
BLE_p2pServer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011be0  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ba4  08011d20  08011d20  00012d20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080138c4  080138c4  000148c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080138cc  080138cc  000148cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080138d0  080138d0  000148d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000210  20000008  080138d4  00015008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000025  20000218  08013ae4  00015218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000240  08013b09  00015240  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000185c  20000254  08013b1a  00015254  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  20001ab0  08013b1a  00015ab0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00015251  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00016000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  00016000  2**2
                  ALLOC
 14 MB_MEM2       00000883  200301e4  200301e4  00016000  2**2
                  ALLOC
 15 .debug_info   00034298  00000000  00000000  00015281  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000742e  00000000  00000000  00049519  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00002ef8  00000000  00000000  00050948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000240a  00000000  00000000  00053840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002f120  00000000  00000000  00055c4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00039cbe  00000000  00000000  00084d6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000ffba7  00000000  00000000  000bea28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001be5cf  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000d638  00000000  00000000  001be614  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 000000c5  00000000  00000000  001cbc4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000254 	.word	0x20000254
 800015c:	00000000 	.word	0x00000000
 8000160:	08011d08 	.word	0x08011d08

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000258 	.word	0x20000258
 800017c:	08011d08 	.word	0x08011d08

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr
	...

080001a0 <memchr>:
 80001a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001a4:	2a10      	cmp	r2, #16
 80001a6:	db2b      	blt.n	8000200 <memchr+0x60>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	d008      	beq.n	80001c0 <memchr+0x20>
 80001ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b2:	3a01      	subs	r2, #1
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d02d      	beq.n	8000214 <memchr+0x74>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	b342      	cbz	r2, 8000210 <memchr+0x70>
 80001be:	d1f6      	bne.n	80001ae <memchr+0xe>
 80001c0:	b4f0      	push	{r4, r5, r6, r7}
 80001c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ca:	f022 0407 	bic.w	r4, r2, #7
 80001ce:	f07f 0700 	mvns.w	r7, #0
 80001d2:	2300      	movs	r3, #0
 80001d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001d8:	3c08      	subs	r4, #8
 80001da:	ea85 0501 	eor.w	r5, r5, r1
 80001de:	ea86 0601 	eor.w	r6, r6, r1
 80001e2:	fa85 f547 	uadd8	r5, r5, r7
 80001e6:	faa3 f587 	sel	r5, r3, r7
 80001ea:	fa86 f647 	uadd8	r6, r6, r7
 80001ee:	faa5 f687 	sel	r6, r5, r7
 80001f2:	b98e      	cbnz	r6, 8000218 <memchr+0x78>
 80001f4:	d1ee      	bne.n	80001d4 <memchr+0x34>
 80001f6:	bcf0      	pop	{r4, r5, r6, r7}
 80001f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001fc:	f002 0207 	and.w	r2, r2, #7
 8000200:	b132      	cbz	r2, 8000210 <memchr+0x70>
 8000202:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000206:	3a01      	subs	r2, #1
 8000208:	ea83 0301 	eor.w	r3, r3, r1
 800020c:	b113      	cbz	r3, 8000214 <memchr+0x74>
 800020e:	d1f8      	bne.n	8000202 <memchr+0x62>
 8000210:	2000      	movs	r0, #0
 8000212:	4770      	bx	lr
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr
 8000218:	2d00      	cmp	r5, #0
 800021a:	bf06      	itte	eq
 800021c:	4635      	moveq	r5, r6
 800021e:	3803      	subeq	r0, #3
 8000220:	3807      	subne	r0, #7
 8000222:	f015 0f01 	tst.w	r5, #1
 8000226:	d107      	bne.n	8000238 <memchr+0x98>
 8000228:	3001      	adds	r0, #1
 800022a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800022e:	bf02      	ittt	eq
 8000230:	3001      	addeq	r0, #1
 8000232:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000236:	3001      	addeq	r0, #1
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
 800023a:	3801      	subs	r0, #1
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <__aeabi_drsub>:
 8000250:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000254:	e002      	b.n	800025c <__adddf3>
 8000256:	bf00      	nop

08000258 <__aeabi_dsub>:
 8000258:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800025c <__adddf3>:
 800025c:	b530      	push	{r4, r5, lr}
 800025e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000262:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000266:	ea94 0f05 	teq	r4, r5
 800026a:	bf08      	it	eq
 800026c:	ea90 0f02 	teqeq	r0, r2
 8000270:	bf1f      	itttt	ne
 8000272:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000276:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000282:	f000 80e2 	beq.w	800044a <__adddf3+0x1ee>
 8000286:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028e:	bfb8      	it	lt
 8000290:	426d      	neglt	r5, r5
 8000292:	dd0c      	ble.n	80002ae <__adddf3+0x52>
 8000294:	442c      	add	r4, r5
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	ea82 0000 	eor.w	r0, r2, r0
 80002a2:	ea83 0101 	eor.w	r1, r3, r1
 80002a6:	ea80 0202 	eor.w	r2, r0, r2
 80002aa:	ea81 0303 	eor.w	r3, r1, r3
 80002ae:	2d36      	cmp	r5, #54	@ 0x36
 80002b0:	bf88      	it	hi
 80002b2:	bd30      	pophi	{r4, r5, pc}
 80002b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x70>
 80002c6:	4240      	negs	r0, r0
 80002c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x84>
 80002da:	4252      	negs	r2, r2
 80002dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e0:	ea94 0f05 	teq	r4, r5
 80002e4:	f000 80a7 	beq.w	8000436 <__adddf3+0x1da>
 80002e8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f0:	db0d      	blt.n	800030e <__adddf3+0xb2>
 80002f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f6:	fa22 f205 	lsr.w	r2, r2, r5
 80002fa:	1880      	adds	r0, r0, r2
 80002fc:	f141 0100 	adc.w	r1, r1, #0
 8000300:	fa03 f20e 	lsl.w	r2, r3, lr
 8000304:	1880      	adds	r0, r0, r2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	4159      	adcs	r1, r3
 800030c:	e00e      	b.n	800032c <__adddf3+0xd0>
 800030e:	f1a5 0520 	sub.w	r5, r5, #32
 8000312:	f10e 0e20 	add.w	lr, lr, #32
 8000316:	2a01      	cmp	r2, #1
 8000318:	fa03 fc0e 	lsl.w	ip, r3, lr
 800031c:	bf28      	it	cs
 800031e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000322:	fa43 f305 	asr.w	r3, r3, r5
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800032c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000330:	d507      	bpl.n	8000342 <__adddf3+0xe6>
 8000332:	f04f 0e00 	mov.w	lr, #0
 8000336:	f1dc 0c00 	rsbs	ip, ip, #0
 800033a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000342:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000346:	d31b      	bcc.n	8000380 <__adddf3+0x124>
 8000348:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800034c:	d30c      	bcc.n	8000368 <__adddf3+0x10c>
 800034e:	0849      	lsrs	r1, r1, #1
 8000350:	ea5f 0030 	movs.w	r0, r0, rrx
 8000354:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000358:	f104 0401 	add.w	r4, r4, #1
 800035c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000360:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000364:	f080 809a 	bcs.w	800049c <__adddf3+0x240>
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800036c:	bf08      	it	eq
 800036e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000372:	f150 0000 	adcs.w	r0, r0, #0
 8000376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037a:	ea41 0105 	orr.w	r1, r1, r5
 800037e:	bd30      	pop	{r4, r5, pc}
 8000380:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000384:	4140      	adcs	r0, r0
 8000386:	eb41 0101 	adc.w	r1, r1, r1
 800038a:	3c01      	subs	r4, #1
 800038c:	bf28      	it	cs
 800038e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000392:	d2e9      	bcs.n	8000368 <__adddf3+0x10c>
 8000394:	f091 0f00 	teq	r1, #0
 8000398:	bf04      	itt	eq
 800039a:	4601      	moveq	r1, r0
 800039c:	2000      	moveq	r0, #0
 800039e:	fab1 f381 	clz	r3, r1
 80003a2:	bf08      	it	eq
 80003a4:	3320      	addeq	r3, #32
 80003a6:	f1a3 030b 	sub.w	r3, r3, #11
 80003aa:	f1b3 0220 	subs.w	r2, r3, #32
 80003ae:	da0c      	bge.n	80003ca <__adddf3+0x16e>
 80003b0:	320c      	adds	r2, #12
 80003b2:	dd08      	ble.n	80003c6 <__adddf3+0x16a>
 80003b4:	f102 0c14 	add.w	ip, r2, #20
 80003b8:	f1c2 020c 	rsb	r2, r2, #12
 80003bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c0:	fa21 f102 	lsr.w	r1, r1, r2
 80003c4:	e00c      	b.n	80003e0 <__adddf3+0x184>
 80003c6:	f102 0214 	add.w	r2, r2, #20
 80003ca:	bfd8      	it	le
 80003cc:	f1c2 0c20 	rsble	ip, r2, #32
 80003d0:	fa01 f102 	lsl.w	r1, r1, r2
 80003d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d8:	bfdc      	itt	le
 80003da:	ea41 010c 	orrle.w	r1, r1, ip
 80003de:	4090      	lslle	r0, r2
 80003e0:	1ae4      	subs	r4, r4, r3
 80003e2:	bfa2      	ittt	ge
 80003e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e8:	4329      	orrge	r1, r5
 80003ea:	bd30      	popge	{r4, r5, pc}
 80003ec:	ea6f 0404 	mvn.w	r4, r4
 80003f0:	3c1f      	subs	r4, #31
 80003f2:	da1c      	bge.n	800042e <__adddf3+0x1d2>
 80003f4:	340c      	adds	r4, #12
 80003f6:	dc0e      	bgt.n	8000416 <__adddf3+0x1ba>
 80003f8:	f104 0414 	add.w	r4, r4, #20
 80003fc:	f1c4 0220 	rsb	r2, r4, #32
 8000400:	fa20 f004 	lsr.w	r0, r0, r4
 8000404:	fa01 f302 	lsl.w	r3, r1, r2
 8000408:	ea40 0003 	orr.w	r0, r0, r3
 800040c:	fa21 f304 	lsr.w	r3, r1, r4
 8000410:	ea45 0103 	orr.w	r1, r5, r3
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f1c4 040c 	rsb	r4, r4, #12
 800041a:	f1c4 0220 	rsb	r2, r4, #32
 800041e:	fa20 f002 	lsr.w	r0, r0, r2
 8000422:	fa01 f304 	lsl.w	r3, r1, r4
 8000426:	ea40 0003 	orr.w	r0, r0, r3
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	fa21 f004 	lsr.w	r0, r1, r4
 8000432:	4629      	mov	r1, r5
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f094 0f00 	teq	r4, #0
 800043a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800043e:	bf06      	itte	eq
 8000440:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000444:	3401      	addeq	r4, #1
 8000446:	3d01      	subne	r5, #1
 8000448:	e74e      	b.n	80002e8 <__adddf3+0x8c>
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf18      	it	ne
 8000450:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000454:	d029      	beq.n	80004aa <__adddf3+0x24e>
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	d005      	beq.n	800046e <__adddf3+0x212>
 8000462:	ea54 0c00 	orrs.w	ip, r4, r0
 8000466:	bf04      	itt	eq
 8000468:	4619      	moveq	r1, r3
 800046a:	4610      	moveq	r0, r2
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	ea91 0f03 	teq	r1, r3
 8000472:	bf1e      	ittt	ne
 8000474:	2100      	movne	r1, #0
 8000476:	2000      	movne	r0, #0
 8000478:	bd30      	popne	{r4, r5, pc}
 800047a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047e:	d105      	bne.n	800048c <__adddf3+0x230>
 8000480:	0040      	lsls	r0, r0, #1
 8000482:	4149      	adcs	r1, r1
 8000484:	bf28      	it	cs
 8000486:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800048a:	bd30      	pop	{r4, r5, pc}
 800048c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000490:	bf3c      	itt	cc
 8000492:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000496:	bd30      	popcc	{r4, r5, pc}
 8000498:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800049c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004a4:	f04f 0000 	mov.w	r0, #0
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf1a      	itte	ne
 80004b0:	4619      	movne	r1, r3
 80004b2:	4610      	movne	r0, r2
 80004b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b8:	bf1c      	itt	ne
 80004ba:	460b      	movne	r3, r1
 80004bc:	4602      	movne	r2, r0
 80004be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c2:	bf06      	itte	eq
 80004c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c8:	ea91 0f03 	teqeq	r1, r3
 80004cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	bf00      	nop

080004d4 <__aeabi_ui2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f04f 0500 	mov.w	r5, #0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e750      	b.n	8000394 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_i2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800050c:	bf48      	it	mi
 800050e:	4240      	negmi	r0, r0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e73e      	b.n	8000394 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_f2d>:
 8000518:	0042      	lsls	r2, r0, #1
 800051a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000522:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000526:	bf1f      	itttt	ne
 8000528:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800052c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000530:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000534:	4770      	bxne	lr
 8000536:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800053a:	bf08      	it	eq
 800053c:	4770      	bxeq	lr
 800053e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000542:	bf04      	itt	eq
 8000544:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000548:	4770      	bxeq	lr
 800054a:	b530      	push	{r4, r5, lr}
 800054c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000554:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000558:	e71c      	b.n	8000394 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_ul2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f04f 0500 	mov.w	r5, #0
 800056a:	e00a      	b.n	8000582 <__aeabi_l2d+0x16>

0800056c <__aeabi_l2d>:
 800056c:	ea50 0201 	orrs.w	r2, r0, r1
 8000570:	bf08      	it	eq
 8000572:	4770      	bxeq	lr
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800057a:	d502      	bpl.n	8000582 <__aeabi_l2d+0x16>
 800057c:	4240      	negs	r0, r0
 800057e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000582:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000586:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800058a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058e:	f43f aed8 	beq.w	8000342 <__adddf3+0xe6>
 8000592:	f04f 0203 	mov.w	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a2:	bf18      	it	ne
 80005a4:	3203      	addne	r2, #3
 80005a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ba:	ea40 000e 	orr.w	r0, r0, lr
 80005be:	fa21 f102 	lsr.w	r1, r1, r2
 80005c2:	4414      	add	r4, r2
 80005c4:	e6bd      	b.n	8000342 <__adddf3+0xe6>
 80005c6:	bf00      	nop

080005c8 <__aeabi_dmul>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d6:	bf1d      	ittte	ne
 80005d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005dc:	ea94 0f0c 	teqne	r4, ip
 80005e0:	ea95 0f0c 	teqne	r5, ip
 80005e4:	f000 f8de 	bleq	80007a4 <__aeabi_dmul+0x1dc>
 80005e8:	442c      	add	r4, r5
 80005ea:	ea81 0603 	eor.w	r6, r1, r3
 80005ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fa:	bf18      	it	ne
 80005fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000600:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000604:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000608:	d038      	beq.n	800067c <__aeabi_dmul+0xb4>
 800060a:	fba0 ce02 	umull	ip, lr, r0, r2
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000616:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800061a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061e:	f04f 0600 	mov.w	r6, #0
 8000622:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000626:	f09c 0f00 	teq	ip, #0
 800062a:	bf18      	it	ne
 800062c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000630:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000634:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000638:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800063c:	d204      	bcs.n	8000648 <__aeabi_dmul+0x80>
 800063e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000642:	416d      	adcs	r5, r5
 8000644:	eb46 0606 	adc.w	r6, r6, r6
 8000648:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800064c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000650:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000654:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000658:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800065c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000660:	bf88      	it	hi
 8000662:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000666:	d81e      	bhi.n	80006a6 <__aeabi_dmul+0xde>
 8000668:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000680:	ea46 0101 	orr.w	r1, r6, r1
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	ea81 0103 	eor.w	r1, r1, r3
 800068c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000690:	bfc2      	ittt	gt
 8000692:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000696:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069a:	bd70      	popgt	{r4, r5, r6, pc}
 800069c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a0:	f04f 0e00 	mov.w	lr, #0
 80006a4:	3c01      	subs	r4, #1
 80006a6:	f300 80ab 	bgt.w	8000800 <__aeabi_dmul+0x238>
 80006aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ae:	bfde      	ittt	le
 80006b0:	2000      	movle	r0, #0
 80006b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006b6:	bd70      	pople	{r4, r5, r6, pc}
 80006b8:	f1c4 0400 	rsb	r4, r4, #0
 80006bc:	3c20      	subs	r4, #32
 80006be:	da35      	bge.n	800072c <__aeabi_dmul+0x164>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc1b      	bgt.n	80006fc <__aeabi_dmul+0x134>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f305 	lsl.w	r3, r0, r5
 80006d0:	fa20 f004 	lsr.w	r0, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ec:	eb42 0106 	adc.w	r1, r2, r6
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 040c 	rsb	r4, r4, #12
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f304 	lsl.w	r3, r0, r4
 8000708:	fa20 f005 	lsr.w	r0, r0, r5
 800070c:	fa01 f204 	lsl.w	r2, r1, r4
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800071c:	f141 0100 	adc.w	r1, r1, #0
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f205 	lsl.w	r2, r0, r5
 8000734:	ea4e 0e02 	orr.w	lr, lr, r2
 8000738:	fa20 f304 	lsr.w	r3, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea43 0302 	orr.w	r3, r3, r2
 8000744:	fa21 f004 	lsr.w	r0, r1, r4
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800074c:	fa21 f204 	lsr.w	r2, r1, r4
 8000750:	ea20 0002 	bic.w	r0, r0, r2
 8000754:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f094 0f00 	teq	r4, #0
 8000768:	d10f      	bne.n	800078a <__aeabi_dmul+0x1c2>
 800076a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800076e:	0040      	lsls	r0, r0, #1
 8000770:	eb41 0101 	adc.w	r1, r1, r1
 8000774:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3c01      	subeq	r4, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1a6>
 800077e:	ea41 0106 	orr.w	r1, r1, r6
 8000782:	f095 0f00 	teq	r5, #0
 8000786:	bf18      	it	ne
 8000788:	4770      	bxne	lr
 800078a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800078e:	0052      	lsls	r2, r2, #1
 8000790:	eb43 0303 	adc.w	r3, r3, r3
 8000794:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3d01      	subeq	r5, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1c6>
 800079e:	ea43 0306 	orr.w	r3, r3, r6
 80007a2:	4770      	bx	lr
 80007a4:	ea94 0f0c 	teq	r4, ip
 80007a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ac:	bf18      	it	ne
 80007ae:	ea95 0f0c 	teqne	r5, ip
 80007b2:	d00c      	beq.n	80007ce <__aeabi_dmul+0x206>
 80007b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007be:	d1d1      	bne.n	8000764 <__aeabi_dmul+0x19c>
 80007c0:	ea81 0103 	eor.w	r1, r1, r3
 80007c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
 80007ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d2:	bf06      	itte	eq
 80007d4:	4610      	moveq	r0, r2
 80007d6:	4619      	moveq	r1, r3
 80007d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007dc:	d019      	beq.n	8000812 <__aeabi_dmul+0x24a>
 80007de:	ea94 0f0c 	teq	r4, ip
 80007e2:	d102      	bne.n	80007ea <__aeabi_dmul+0x222>
 80007e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e8:	d113      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007ea:	ea95 0f0c 	teq	r5, ip
 80007ee:	d105      	bne.n	80007fc <__aeabi_dmul+0x234>
 80007f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f4:	bf1c      	itt	ne
 80007f6:	4610      	movne	r0, r2
 80007f8:	4619      	movne	r1, r3
 80007fa:	d10a      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007fc:	ea81 0103 	eor.w	r1, r1, r3
 8000800:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000804:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000808:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000816:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <__aeabi_ddiv>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000822:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000826:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082a:	bf1d      	ittte	ne
 800082c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000830:	ea94 0f0c 	teqne	r4, ip
 8000834:	ea95 0f0c 	teqne	r5, ip
 8000838:	f000 f8a7 	bleq	800098a <__aeabi_ddiv+0x16e>
 800083c:	eba4 0405 	sub.w	r4, r4, r5
 8000840:	ea81 0e03 	eor.w	lr, r1, r3
 8000844:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000848:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800084c:	f000 8088 	beq.w	8000960 <__aeabi_ddiv+0x144>
 8000850:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000854:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000858:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800085c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000860:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000864:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000868:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800086c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000870:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000874:	429d      	cmp	r5, r3
 8000876:	bf08      	it	eq
 8000878:	4296      	cmpeq	r6, r2
 800087a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800087e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000882:	d202      	bcs.n	800088a <__aeabi_ddiv+0x6e>
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	1ab6      	subs	r6, r6, r2
 800088c:	eb65 0503 	sbc.w	r5, r5, r3
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800089a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008fc:	d018      	beq.n	8000930 <__aeabi_ddiv+0x114>
 80008fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000902:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000906:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000912:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000916:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091a:	d1c0      	bne.n	800089e <__aeabi_ddiv+0x82>
 800091c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000920:	d10b      	bne.n	800093a <__aeabi_ddiv+0x11e>
 8000922:	ea41 0100 	orr.w	r1, r1, r0
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800092e:	e7b6      	b.n	800089e <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000934:	bf04      	itt	eq
 8000936:	4301      	orreq	r1, r0
 8000938:	2000      	moveq	r0, #0
 800093a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800093e:	bf88      	it	hi
 8000940:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000944:	f63f aeaf 	bhi.w	80006a6 <__aeabi_dmul+0xde>
 8000948:	ebb5 0c03 	subs.w	ip, r5, r3
 800094c:	bf04      	itt	eq
 800094e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000952:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000956:	f150 0000 	adcs.w	r0, r0, #0
 800095a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095e:	bd70      	pop	{r4, r5, r6, pc}
 8000960:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000964:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000968:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800096c:	bfc2      	ittt	gt
 800096e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000972:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000976:	bd70      	popgt	{r4, r5, r6, pc}
 8000978:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800097c:	f04f 0e00 	mov.w	lr, #0
 8000980:	3c01      	subs	r4, #1
 8000982:	e690      	b.n	80006a6 <__aeabi_dmul+0xde>
 8000984:	ea45 0e06 	orr.w	lr, r5, r6
 8000988:	e68d      	b.n	80006a6 <__aeabi_dmul+0xde>
 800098a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098e:	ea94 0f0c 	teq	r4, ip
 8000992:	bf08      	it	eq
 8000994:	ea95 0f0c 	teqeq	r5, ip
 8000998:	f43f af3b 	beq.w	8000812 <__aeabi_dmul+0x24a>
 800099c:	ea94 0f0c 	teq	r4, ip
 80009a0:	d10a      	bne.n	80009b8 <__aeabi_ddiv+0x19c>
 80009a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a6:	f47f af34 	bne.w	8000812 <__aeabi_dmul+0x24a>
 80009aa:	ea95 0f0c 	teq	r5, ip
 80009ae:	f47f af25 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009b2:	4610      	mov	r0, r2
 80009b4:	4619      	mov	r1, r3
 80009b6:	e72c      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009b8:	ea95 0f0c 	teq	r5, ip
 80009bc:	d106      	bne.n	80009cc <__aeabi_ddiv+0x1b0>
 80009be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c2:	f43f aefd 	beq.w	80007c0 <__aeabi_dmul+0x1f8>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e722      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	f47f aec5 	bne.w	8000764 <__aeabi_dmul+0x19c>
 80009da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009de:	f47f af0d 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e6:	f47f aeeb 	bne.w	80007c0 <__aeabi_dmul+0x1f8>
 80009ea:	e712      	b.n	8000812 <__aeabi_dmul+0x24a>

080009ec <__gedf2>:
 80009ec:	f04f 3cff 	mov.w	ip, #4294967295
 80009f0:	e006      	b.n	8000a00 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__ledf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	e002      	b.n	8000a00 <__cmpdf2+0x4>
 80009fa:	bf00      	nop

080009fc <__cmpdf2>:
 80009fc:	f04f 0c01 	mov.w	ip, #1
 8000a00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a16:	d01b      	beq.n	8000a50 <__cmpdf2+0x54>
 8000a18:	b001      	add	sp, #4
 8000a1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1e:	bf0c      	ite	eq
 8000a20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a24:	ea91 0f03 	teqne	r1, r3
 8000a28:	bf02      	ittt	eq
 8000a2a:	ea90 0f02 	teqeq	r0, r2
 8000a2e:	2000      	moveq	r0, #0
 8000a30:	4770      	bxeq	lr
 8000a32:	f110 0f00 	cmn.w	r0, #0
 8000a36:	ea91 0f03 	teq	r1, r3
 8000a3a:	bf58      	it	pl
 8000a3c:	4299      	cmppl	r1, r3
 8000a3e:	bf08      	it	eq
 8000a40:	4290      	cmpeq	r0, r2
 8000a42:	bf2c      	ite	cs
 8000a44:	17d8      	asrcs	r0, r3, #31
 8000a46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4a:	f040 0001 	orr.w	r0, r0, #1
 8000a4e:	4770      	bx	lr
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__cmpdf2+0x64>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d107      	bne.n	8000a70 <__cmpdf2+0x74>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d1d6      	bne.n	8000a18 <__cmpdf2+0x1c>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d0d3      	beq.n	8000a18 <__cmpdf2+0x1c>
 8000a70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdrcmple>:
 8000a78:	4684      	mov	ip, r0
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4662      	mov	r2, ip
 8000a7e:	468c      	mov	ip, r1
 8000a80:	4619      	mov	r1, r3
 8000a82:	4663      	mov	r3, ip
 8000a84:	e000      	b.n	8000a88 <__aeabi_cdcmpeq>
 8000a86:	bf00      	nop

08000a88 <__aeabi_cdcmpeq>:
 8000a88:	b501      	push	{r0, lr}
 8000a8a:	f7ff ffb7 	bl	80009fc <__cmpdf2>
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	bf48      	it	mi
 8000a92:	f110 0f00 	cmnmi.w	r0, #0
 8000a96:	bd01      	pop	{r0, pc}

08000a98 <__aeabi_dcmpeq>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff fff4 	bl	8000a88 <__aeabi_cdcmpeq>
 8000aa0:	bf0c      	ite	eq
 8000aa2:	2001      	moveq	r0, #1
 8000aa4:	2000      	movne	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmplt>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffea 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ab4:	bf34      	ite	cc
 8000ab6:	2001      	movcc	r0, #1
 8000ab8:	2000      	movcs	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmple>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffe0 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ac8:	bf94      	ite	ls
 8000aca:	2001      	movls	r0, #1
 8000acc:	2000      	movhi	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpge>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffce 	bl	8000a78 <__aeabi_cdrcmple>
 8000adc:	bf94      	ite	ls
 8000ade:	2001      	movls	r0, #1
 8000ae0:	2000      	movhi	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmpgt>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffc4 	bl	8000a78 <__aeabi_cdrcmple>
 8000af0:	bf34      	ite	cc
 8000af2:	2001      	movcc	r0, #1
 8000af4:	2000      	movcs	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpun>:
 8000afc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x10>
 8000b06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0a:	d10a      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b14:	d102      	bne.n	8000b1c <__aeabi_dcmpun+0x20>
 8000b16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1a:	d102      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	f04f 0001 	mov.w	r0, #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_d2iz>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b30:	d215      	bcs.n	8000b5e <__aeabi_d2iz+0x36>
 8000b32:	d511      	bpl.n	8000b58 <__aeabi_d2iz+0x30>
 8000b34:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d912      	bls.n	8000b64 <__aeabi_d2iz+0x3c>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	bf18      	it	ne
 8000b54:	4240      	negne	r0, r0
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d105      	bne.n	8000b70 <__aeabi_d2iz+0x48>
 8000b64:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b68:	bf08      	it	eq
 8000b6a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_uldivmod>:
 8000b78:	b953      	cbnz	r3, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7a:	b94a      	cbnz	r2, 8000b90 <__aeabi_uldivmod+0x18>
 8000b7c:	2900      	cmp	r1, #0
 8000b7e:	bf08      	it	eq
 8000b80:	2800      	cmpeq	r0, #0
 8000b82:	bf1c      	itt	ne
 8000b84:	f04f 31ff 	movne.w	r1, #4294967295
 8000b88:	f04f 30ff 	movne.w	r0, #4294967295
 8000b8c:	f000 b988 	b.w	8000ea0 <__aeabi_idiv0>
 8000b90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b98:	f000 f806 	bl	8000ba8 <__udivmoddi4>
 8000b9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba4:	b004      	add	sp, #16
 8000ba6:	4770      	bx	lr

08000ba8 <__udivmoddi4>:
 8000ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bac:	9d08      	ldr	r5, [sp, #32]
 8000bae:	468e      	mov	lr, r1
 8000bb0:	4604      	mov	r4, r0
 8000bb2:	4688      	mov	r8, r1
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d14a      	bne.n	8000c4e <__udivmoddi4+0xa6>
 8000bb8:	428a      	cmp	r2, r1
 8000bba:	4617      	mov	r7, r2
 8000bbc:	d962      	bls.n	8000c84 <__udivmoddi4+0xdc>
 8000bbe:	fab2 f682 	clz	r6, r2
 8000bc2:	b14e      	cbz	r6, 8000bd8 <__udivmoddi4+0x30>
 8000bc4:	f1c6 0320 	rsb	r3, r6, #32
 8000bc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bcc:	fa20 f303 	lsr.w	r3, r0, r3
 8000bd0:	40b7      	lsls	r7, r6
 8000bd2:	ea43 0808 	orr.w	r8, r3, r8
 8000bd6:	40b4      	lsls	r4, r6
 8000bd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bdc:	fa1f fc87 	uxth.w	ip, r7
 8000be0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000be4:	0c23      	lsrs	r3, r4, #16
 8000be6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bee:	fb01 f20c 	mul.w	r2, r1, ip
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d909      	bls.n	8000c0a <__udivmoddi4+0x62>
 8000bf6:	18fb      	adds	r3, r7, r3
 8000bf8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bfc:	f080 80ea 	bcs.w	8000dd4 <__udivmoddi4+0x22c>
 8000c00:	429a      	cmp	r2, r3
 8000c02:	f240 80e7 	bls.w	8000dd4 <__udivmoddi4+0x22c>
 8000c06:	3902      	subs	r1, #2
 8000c08:	443b      	add	r3, r7
 8000c0a:	1a9a      	subs	r2, r3, r2
 8000c0c:	b2a3      	uxth	r3, r4
 8000c0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c1e:	459c      	cmp	ip, r3
 8000c20:	d909      	bls.n	8000c36 <__udivmoddi4+0x8e>
 8000c22:	18fb      	adds	r3, r7, r3
 8000c24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c28:	f080 80d6 	bcs.w	8000dd8 <__udivmoddi4+0x230>
 8000c2c:	459c      	cmp	ip, r3
 8000c2e:	f240 80d3 	bls.w	8000dd8 <__udivmoddi4+0x230>
 8000c32:	443b      	add	r3, r7
 8000c34:	3802      	subs	r0, #2
 8000c36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c3a:	eba3 030c 	sub.w	r3, r3, ip
 8000c3e:	2100      	movs	r1, #0
 8000c40:	b11d      	cbz	r5, 8000c4a <__udivmoddi4+0xa2>
 8000c42:	40f3      	lsrs	r3, r6
 8000c44:	2200      	movs	r2, #0
 8000c46:	e9c5 3200 	strd	r3, r2, [r5]
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d905      	bls.n	8000c5e <__udivmoddi4+0xb6>
 8000c52:	b10d      	cbz	r5, 8000c58 <__udivmoddi4+0xb0>
 8000c54:	e9c5 0100 	strd	r0, r1, [r5]
 8000c58:	2100      	movs	r1, #0
 8000c5a:	4608      	mov	r0, r1
 8000c5c:	e7f5      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000c5e:	fab3 f183 	clz	r1, r3
 8000c62:	2900      	cmp	r1, #0
 8000c64:	d146      	bne.n	8000cf4 <__udivmoddi4+0x14c>
 8000c66:	4573      	cmp	r3, lr
 8000c68:	d302      	bcc.n	8000c70 <__udivmoddi4+0xc8>
 8000c6a:	4282      	cmp	r2, r0
 8000c6c:	f200 8105 	bhi.w	8000e7a <__udivmoddi4+0x2d2>
 8000c70:	1a84      	subs	r4, r0, r2
 8000c72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c76:	2001      	movs	r0, #1
 8000c78:	4690      	mov	r8, r2
 8000c7a:	2d00      	cmp	r5, #0
 8000c7c:	d0e5      	beq.n	8000c4a <__udivmoddi4+0xa2>
 8000c7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000c82:	e7e2      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000c84:	2a00      	cmp	r2, #0
 8000c86:	f000 8090 	beq.w	8000daa <__udivmoddi4+0x202>
 8000c8a:	fab2 f682 	clz	r6, r2
 8000c8e:	2e00      	cmp	r6, #0
 8000c90:	f040 80a4 	bne.w	8000ddc <__udivmoddi4+0x234>
 8000c94:	1a8a      	subs	r2, r1, r2
 8000c96:	0c03      	lsrs	r3, r0, #16
 8000c98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c9c:	b280      	uxth	r0, r0
 8000c9e:	b2bc      	uxth	r4, r7
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ca6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000caa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cae:	fb04 f20c 	mul.w	r2, r4, ip
 8000cb2:	429a      	cmp	r2, r3
 8000cb4:	d907      	bls.n	8000cc6 <__udivmoddi4+0x11e>
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cbc:	d202      	bcs.n	8000cc4 <__udivmoddi4+0x11c>
 8000cbe:	429a      	cmp	r2, r3
 8000cc0:	f200 80e0 	bhi.w	8000e84 <__udivmoddi4+0x2dc>
 8000cc4:	46c4      	mov	ip, r8
 8000cc6:	1a9b      	subs	r3, r3, r2
 8000cc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ccc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cd4:	fb02 f404 	mul.w	r4, r2, r4
 8000cd8:	429c      	cmp	r4, r3
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0x144>
 8000cdc:	18fb      	adds	r3, r7, r3
 8000cde:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0x142>
 8000ce4:	429c      	cmp	r4, r3
 8000ce6:	f200 80ca 	bhi.w	8000e7e <__udivmoddi4+0x2d6>
 8000cea:	4602      	mov	r2, r0
 8000cec:	1b1b      	subs	r3, r3, r4
 8000cee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cf2:	e7a5      	b.n	8000c40 <__udivmoddi4+0x98>
 8000cf4:	f1c1 0620 	rsb	r6, r1, #32
 8000cf8:	408b      	lsls	r3, r1
 8000cfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000cfe:	431f      	orrs	r7, r3
 8000d00:	fa0e f401 	lsl.w	r4, lr, r1
 8000d04:	fa20 f306 	lsr.w	r3, r0, r6
 8000d08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d10:	4323      	orrs	r3, r4
 8000d12:	fa00 f801 	lsl.w	r8, r0, r1
 8000d16:	fa1f fc87 	uxth.w	ip, r7
 8000d1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d1e:	0c1c      	lsrs	r4, r3, #16
 8000d20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x1a0>
 8000d34:	193c      	adds	r4, r7, r4
 8000d36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d3a:	f080 809c 	bcs.w	8000e76 <__udivmoddi4+0x2ce>
 8000d3e:	45a6      	cmp	lr, r4
 8000d40:	f240 8099 	bls.w	8000e76 <__udivmoddi4+0x2ce>
 8000d44:	3802      	subs	r0, #2
 8000d46:	443c      	add	r4, r7
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	fa1f fe83 	uxth.w	lr, r3
 8000d50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d54:	fb09 4413 	mls	r4, r9, r3, r4
 8000d58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d60:	45a4      	cmp	ip, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x1ce>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d6a:	f080 8082 	bcs.w	8000e72 <__udivmoddi4+0x2ca>
 8000d6e:	45a4      	cmp	ip, r4
 8000d70:	d97f      	bls.n	8000e72 <__udivmoddi4+0x2ca>
 8000d72:	3b02      	subs	r3, #2
 8000d74:	443c      	add	r4, r7
 8000d76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d7a:	eba4 040c 	sub.w	r4, r4, ip
 8000d7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d82:	4564      	cmp	r4, ip
 8000d84:	4673      	mov	r3, lr
 8000d86:	46e1      	mov	r9, ip
 8000d88:	d362      	bcc.n	8000e50 <__udivmoddi4+0x2a8>
 8000d8a:	d05f      	beq.n	8000e4c <__udivmoddi4+0x2a4>
 8000d8c:	b15d      	cbz	r5, 8000da6 <__udivmoddi4+0x1fe>
 8000d8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000d92:	eb64 0409 	sbc.w	r4, r4, r9
 8000d96:	fa04 f606 	lsl.w	r6, r4, r6
 8000d9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000d9e:	431e      	orrs	r6, r3
 8000da0:	40cc      	lsrs	r4, r1
 8000da2:	e9c5 6400 	strd	r6, r4, [r5]
 8000da6:	2100      	movs	r1, #0
 8000da8:	e74f      	b.n	8000c4a <__udivmoddi4+0xa2>
 8000daa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dae:	0c01      	lsrs	r1, r0, #16
 8000db0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000db4:	b280      	uxth	r0, r0
 8000db6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dba:	463b      	mov	r3, r7
 8000dbc:	4638      	mov	r0, r7
 8000dbe:	463c      	mov	r4, r7
 8000dc0:	46b8      	mov	r8, r7
 8000dc2:	46be      	mov	lr, r7
 8000dc4:	2620      	movs	r6, #32
 8000dc6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dca:	eba2 0208 	sub.w	r2, r2, r8
 8000dce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dd2:	e766      	b.n	8000ca2 <__udivmoddi4+0xfa>
 8000dd4:	4601      	mov	r1, r0
 8000dd6:	e718      	b.n	8000c0a <__udivmoddi4+0x62>
 8000dd8:	4610      	mov	r0, r2
 8000dda:	e72c      	b.n	8000c36 <__udivmoddi4+0x8e>
 8000ddc:	f1c6 0220 	rsb	r2, r6, #32
 8000de0:	fa2e f302 	lsr.w	r3, lr, r2
 8000de4:	40b7      	lsls	r7, r6
 8000de6:	40b1      	lsls	r1, r6
 8000de8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df0:	430a      	orrs	r2, r1
 8000df2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000df6:	b2bc      	uxth	r4, r7
 8000df8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dfc:	0c11      	lsrs	r1, r2, #16
 8000dfe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e02:	fb08 f904 	mul.w	r9, r8, r4
 8000e06:	40b0      	lsls	r0, r6
 8000e08:	4589      	cmp	r9, r1
 8000e0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e0e:	b280      	uxth	r0, r0
 8000e10:	d93e      	bls.n	8000e90 <__udivmoddi4+0x2e8>
 8000e12:	1879      	adds	r1, r7, r1
 8000e14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e18:	d201      	bcs.n	8000e1e <__udivmoddi4+0x276>
 8000e1a:	4589      	cmp	r9, r1
 8000e1c:	d81f      	bhi.n	8000e5e <__udivmoddi4+0x2b6>
 8000e1e:	eba1 0109 	sub.w	r1, r1, r9
 8000e22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e26:	fb09 f804 	mul.w	r8, r9, r4
 8000e2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e2e:	b292      	uxth	r2, r2
 8000e30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e34:	4542      	cmp	r2, r8
 8000e36:	d229      	bcs.n	8000e8c <__udivmoddi4+0x2e4>
 8000e38:	18ba      	adds	r2, r7, r2
 8000e3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e3e:	d2c4      	bcs.n	8000dca <__udivmoddi4+0x222>
 8000e40:	4542      	cmp	r2, r8
 8000e42:	d2c2      	bcs.n	8000dca <__udivmoddi4+0x222>
 8000e44:	f1a9 0102 	sub.w	r1, r9, #2
 8000e48:	443a      	add	r2, r7
 8000e4a:	e7be      	b.n	8000dca <__udivmoddi4+0x222>
 8000e4c:	45f0      	cmp	r8, lr
 8000e4e:	d29d      	bcs.n	8000d8c <__udivmoddi4+0x1e4>
 8000e50:	ebbe 0302 	subs.w	r3, lr, r2
 8000e54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e58:	3801      	subs	r0, #1
 8000e5a:	46e1      	mov	r9, ip
 8000e5c:	e796      	b.n	8000d8c <__udivmoddi4+0x1e4>
 8000e5e:	eba7 0909 	sub.w	r9, r7, r9
 8000e62:	4449      	add	r1, r9
 8000e64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6c:	fb09 f804 	mul.w	r8, r9, r4
 8000e70:	e7db      	b.n	8000e2a <__udivmoddi4+0x282>
 8000e72:	4673      	mov	r3, lr
 8000e74:	e77f      	b.n	8000d76 <__udivmoddi4+0x1ce>
 8000e76:	4650      	mov	r0, sl
 8000e78:	e766      	b.n	8000d48 <__udivmoddi4+0x1a0>
 8000e7a:	4608      	mov	r0, r1
 8000e7c:	e6fd      	b.n	8000c7a <__udivmoddi4+0xd2>
 8000e7e:	443b      	add	r3, r7
 8000e80:	3a02      	subs	r2, #2
 8000e82:	e733      	b.n	8000cec <__udivmoddi4+0x144>
 8000e84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e88:	443b      	add	r3, r7
 8000e8a:	e71c      	b.n	8000cc6 <__udivmoddi4+0x11e>
 8000e8c:	4649      	mov	r1, r9
 8000e8e:	e79c      	b.n	8000dca <__udivmoddi4+0x222>
 8000e90:	eba1 0109 	sub.w	r1, r1, r9
 8000e94:	46c4      	mov	ip, r8
 8000e96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9a:	fb09 f804 	mul.w	r8, r9, r4
 8000e9e:	e7c4      	b.n	8000e2a <__udivmoddi4+0x282>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000eac:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <LL_EXTI_EnableIT_32_63+0x24>)
 8000eae:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000eb2:	4905      	ldr	r1, [pc, #20]	@ (8000ec8 <LL_EXTI_EnableIT_32_63+0x24>)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000ebc:	bf00      	nop
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr
 8000ec8:	58000800 	.word	0x58000800

08000ecc <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ed4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ed8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000eda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ee4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ee8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4013      	ands	r3, r2
 8000eee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
}
 8000ef2:	bf00      	nop
 8000ef4:	3714      	adds	r7, #20
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr

08000efe <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000efe:	b480      	push	{r7}
 8000f00:	b085      	sub	sp, #20
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000f06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f0a:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f0e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000f1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f1e:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4013      	ands	r3, r2
 8000f26:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f28:	68fb      	ldr	r3, [r7, #12]
}
 8000f2a:	bf00      	nop
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr

08000f36 <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000f3a:	f004 fd73 	bl	8005a24 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000f3e:	f004 fd77 	bl	8005a30 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000f42:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000f46:	f7ff ffad 	bl	8000ea4 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000f4a:	f00b ff8d 	bl	800ce68 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8000f4e:	f000 f821 	bl	8000f94 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8000f52:	f000 f8c1 	bl	80010d8 <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8000f56:	bf00      	nop
}
 8000f58:	bd80      	pop	{r7, pc}
	...

08000f5c <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000f5c:	b5b0      	push	{r4, r5, r7, lr}
 8000f5e:	b088      	sub	sp, #32
 8000f60:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000f62:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <APPD_EnableCPU2+0x34>)
 8000f64:	1d3c      	adds	r4, r7, #4
 8000f66:	461d      	mov	r5, r3
 8000f68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f6c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f70:	c403      	stmia	r4!, {r0, r1}
 8000f72:	8022      	strh	r2, [r4, #0]
 8000f74:	3402      	adds	r4, #2
 8000f76:	0c13      	lsrs	r3, r2, #16
 8000f78:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000f7a:	f00d fcc1 	bl	800e900 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000f7e:	1d3b      	adds	r3, r7, #4
 8000f80:	4618      	mov	r0, r3
 8000f82:	f00c fb16 	bl	800d5b2 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000f86:	bf00      	nop
}
 8000f88:	3720      	adds	r7, #32
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bdb0      	pop	{r4, r5, r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	08011d20 	.word	0x08011d20

08000f94 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8000f9a:	1d3b      	adds	r3, r7, #4
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	60da      	str	r2, [r3, #12]
 8000fa6:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	77fb      	strb	r3, [r7, #31]
 8000fb8:	e036      	b.n	8001028 <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8000fba:	7ffb      	ldrb	r3, [r7, #31]
 8000fbc:	4a43      	ldr	r2, [pc, #268]	@ (80010cc <APPD_SetCPU2GpioConfig+0x138>)
 8000fbe:	00db      	lsls	r3, r3, #3
 8000fc0:	4413      	add	r3, r2
 8000fc2:	799b      	ldrb	r3, [r3, #6]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d02c      	beq.n	8001022 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8000fc8:	7ffb      	ldrb	r3, [r7, #31]
 8000fca:	4a40      	ldr	r2, [pc, #256]	@ (80010cc <APPD_SetCPU2GpioConfig+0x138>)
 8000fcc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000fd0:	4a3f      	ldr	r2, [pc, #252]	@ (80010d0 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d01b      	beq.n	800100e <APPD_SetCPU2GpioConfig+0x7a>
 8000fd6:	4a3e      	ldr	r2, [pc, #248]	@ (80010d0 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d821      	bhi.n	8001020 <APPD_SetCPU2GpioConfig+0x8c>
 8000fdc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000fe0:	d003      	beq.n	8000fea <APPD_SetCPU2GpioConfig+0x56>
 8000fe2:	4a3c      	ldr	r2, [pc, #240]	@ (80010d4 <APPD_SetCPU2GpioConfig+0x140>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d009      	beq.n	8000ffc <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8000fe8:	e01a      	b.n	8001020 <APPD_SetCPU2GpioConfig+0x8c>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8000fea:	7ffb      	ldrb	r3, [r7, #31]
 8000fec:	4a37      	ldr	r2, [pc, #220]	@ (80010cc <APPD_SetCPU2GpioConfig+0x138>)
 8000fee:	00db      	lsls	r3, r3, #3
 8000ff0:	4413      	add	r3, r2
 8000ff2:	889a      	ldrh	r2, [r3, #4]
 8000ff4:	8bbb      	ldrh	r3, [r7, #28]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	83bb      	strh	r3, [r7, #28]
          break;
 8000ffa:	e012      	b.n	8001022 <APPD_SetCPU2GpioConfig+0x8e>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8000ffc:	7ffb      	ldrb	r3, [r7, #31]
 8000ffe:	4a33      	ldr	r2, [pc, #204]	@ (80010cc <APPD_SetCPU2GpioConfig+0x138>)
 8001000:	00db      	lsls	r3, r3, #3
 8001002:	4413      	add	r3, r2
 8001004:	889a      	ldrh	r2, [r3, #4]
 8001006:	8b7b      	ldrh	r3, [r7, #26]
 8001008:	4313      	orrs	r3, r2
 800100a:	837b      	strh	r3, [r7, #26]
          break;
 800100c:	e009      	b.n	8001022 <APPD_SetCPU2GpioConfig+0x8e>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 800100e:	7ffb      	ldrb	r3, [r7, #31]
 8001010:	4a2e      	ldr	r2, [pc, #184]	@ (80010cc <APPD_SetCPU2GpioConfig+0x138>)
 8001012:	00db      	lsls	r3, r3, #3
 8001014:	4413      	add	r3, r2
 8001016:	889a      	ldrh	r2, [r3, #4]
 8001018:	8b3b      	ldrh	r3, [r7, #24]
 800101a:	4313      	orrs	r3, r2
 800101c:	833b      	strh	r3, [r7, #24]
          break;
 800101e:	e000      	b.n	8001022 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8001020:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001022:	7ffb      	ldrb	r3, [r7, #31]
 8001024:	3301      	adds	r3, #1
 8001026:	77fb      	strb	r3, [r7, #31]
 8001028:	7ffb      	ldrb	r3, [r7, #31]
 800102a:	2b25      	cmp	r3, #37	@ 0x25
 800102c:	d9c5      	bls.n	8000fba <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8001032:	2301      	movs	r3, #1
 8001034:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001036:	2303      	movs	r3, #3
 8001038:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 800103a:	8bbb      	ldrh	r3, [r7, #28]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d014      	beq.n	800106a <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 8001040:	8bbb      	ldrh	r3, [r7, #28]
 8001042:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001044:	2001      	movs	r0, #1
 8001046:	f7ff ff41 	bl	8000ecc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 800104a:	2001      	movs	r0, #1
 800104c:	f7ff ff57 	bl	8000efe <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	4619      	mov	r1, r3
 8001054:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001058:	f005 fa1e 	bl	8006498 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 800105c:	8bbb      	ldrh	r3, [r7, #28]
 800105e:	2200      	movs	r2, #0
 8001060:	4619      	mov	r1, r3
 8001062:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001066:	f005 fb9f 	bl	80067a8 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 800106a:	8b7b      	ldrh	r3, [r7, #26]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d012      	beq.n	8001096 <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 8001070:	8b7b      	ldrh	r3, [r7, #26]
 8001072:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001074:	2002      	movs	r0, #2
 8001076:	f7ff ff29 	bl	8000ecc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 800107a:	2002      	movs	r0, #2
 800107c:	f7ff ff3f 	bl	8000efe <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	4619      	mov	r1, r3
 8001084:	4813      	ldr	r0, [pc, #76]	@ (80010d4 <APPD_SetCPU2GpioConfig+0x140>)
 8001086:	f005 fa07 	bl	8006498 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 800108a:	8b7b      	ldrh	r3, [r7, #26]
 800108c:	2200      	movs	r2, #0
 800108e:	4619      	mov	r1, r3
 8001090:	4810      	ldr	r0, [pc, #64]	@ (80010d4 <APPD_SetCPU2GpioConfig+0x140>)
 8001092:	f005 fb89 	bl	80067a8 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 8001096:	8b3b      	ldrh	r3, [r7, #24]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d013      	beq.n	80010c4 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 800109c:	8b3b      	ldrh	r3, [r7, #24]
 800109e:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a0:	2004      	movs	r0, #4
 80010a2:	f7ff ff13 	bl	8000ecc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 80010a6:	2004      	movs	r0, #4
 80010a8:	f7ff ff29 	bl	8000efe <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 80010ac:	1d3b      	adds	r3, r7, #4
 80010ae:	4619      	mov	r1, r3
 80010b0:	4807      	ldr	r0, [pc, #28]	@ (80010d0 <APPD_SetCPU2GpioConfig+0x13c>)
 80010b2:	f005 f9f1 	bl	8006498 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 80010b6:	8b3b      	ldrh	r3, [r7, #24]
 80010b8:	2200      	movs	r2, #0
 80010ba:	4619      	mov	r1, r3
 80010bc:	4804      	ldr	r0, [pc, #16]	@ (80010d0 <APPD_SetCPU2GpioConfig+0x13c>)
 80010be:	f005 fb73 	bl	80067a8 <HAL_GPIO_WritePin>
  }
  
/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 80010c2:	bf00      	nop
 80010c4:	bf00      	nop
}
 80010c6:	3720      	adds	r7, #32
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	08013310 	.word	0x08013310
 80010d0:	48000800 	.word	0x48000800
 80010d4:	48000400 	.word	0x48000400

080010d8 <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 80010dc:	bf00      	nop
}
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr

080010e6 <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	af00      	add	r7, sp, #0
#endif
  }
  else if (CFG_DEBUG_TRACE_UART == hw_uart1)
  {
#if(CFG_HW_USART1_ENABLED == 1)
    MX_USART1_UART_Init();
 80010ea:	f002 fa35 	bl	8003558 <MX_USART1_UART_Init>
#endif
  }
#endif

/* USER CODE END DbgOutputInit */
  return;
 80010ee:	bf00      	nop
}
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b084      	sub	sp, #16
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	60f8      	str	r0, [r7, #12]
 80010fa:	460b      	mov	r3, r1
 80010fc:	607a      	str	r2, [r7, #4]
 80010fe:	817b      	strh	r3, [r7, #10]
/* USER CODE END DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8001100:	897a      	ldrh	r2, [r7, #10]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	68f9      	ldr	r1, [r7, #12]
 8001106:	2000      	movs	r0, #0
 8001108:	f001 fb70 	bl	80027ec <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 800110c:	bf00      	nop
}
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 800111c:	4b07      	ldr	r3, [pc, #28]	@ (800113c <LL_C2_PWR_SetPowerMode+0x28>)
 800111e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001122:	f023 0207 	bic.w	r2, r3, #7
 8001126:	4905      	ldr	r1, [pc, #20]	@ (800113c <LL_C2_PWR_SetPowerMode+0x28>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4313      	orrs	r3, r2
 800112c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	58000400 	.word	0x58000400

08001140 <LL_EXTI_EnableIT_32_63>:
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001148:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <LL_EXTI_EnableIT_32_63+0x24>)
 800114a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800114e:	4905      	ldr	r1, [pc, #20]	@ (8001164 <LL_EXTI_EnableIT_32_63+0x24>)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4313      	orrs	r3, r2
 8001154:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	58000800 	.word	0x58000800

08001168 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001174:	4a0a      	ldr	r2, [pc, #40]	@ (80011a0 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8001176:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800117a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800117e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001182:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	021b      	lsls	r3, r3, #8
 800118a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800118e:	4313      	orrs	r3, r2
 8001190:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001194:	bf00      	nop
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	cafecafe 	.word	0xcafecafe

080011a4 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80011ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80011b6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4313      	orrs	r3, r2
 80011be:	608b      	str	r3, [r1, #8]
}
 80011c0:	bf00      	nop
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80011d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr

080011ee <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 80011ee:	b480      	push	{r7}
 80011f0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80011f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80011fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001202:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001206:	bf00      	nop
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <LL_RCC_IsActiveFlag_PINRST>:
  * @brief  Check if RCC flag Pin reset is set or not.
  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
 8001214:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001218:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800121c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001220:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001224:	d101      	bne.n	800122a <LL_RCC_IsActiveFlag_PINRST+0x1a>
 8001226:	2301      	movs	r3, #1
 8001228:	e000      	b.n	800122c <LL_RCC_IsActiveFlag_PINRST+0x1c>
 800122a:	2300      	movs	r3, #0
}
 800122c:	4618      	mov	r0, r3
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <LL_RCC_IsActiveFlag_SFTRST>:
  * @brief  Check if RCC flag Software reset is set or not.
  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
 800123a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800123e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001242:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001246:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800124a:	d101      	bne.n	8001250 <LL_RCC_IsActiveFlag_SFTRST+0x1a>
 800124c:	2301      	movs	r3, #1
 800124e:	e000      	b.n	8001252 <LL_RCC_IsActiveFlag_SFTRST+0x1c>
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <LL_AHB3_GRP1_EnableClock>:
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001264:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001268:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800126a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4313      	orrs	r3, r2
 8001272:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001278:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4013      	ands	r3, r2
 800127e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001280:	68fb      	ldr	r3, [r7, #12]
}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
	...

08001290 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8001294:	4b04      	ldr	r3, [pc, #16]	@ (80012a8 <LL_DBGMCU_GetDeviceID+0x18>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 800129c:	4618      	mov	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	e0042000 	.word	0xe0042000

080012ac <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 80012b0:	4b04      	ldr	r3, [pc, #16]	@ (80012c4 <LL_DBGMCU_GetRevisionID+0x18>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	0c1b      	lsrs	r3, r3, #16
 80012b6:	b29b      	uxth	r3, r3
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	e0042000 	.word	0xe0042000

080012c8 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685a      	ldr	r2, [r3, #4]
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	041b      	lsls	r3, r3, #16
 80012da:	431a      	orrs	r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	605a      	str	r2, [r3, #4]
}
 80012e0:	bf00      	nop
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	431a      	orrs	r2, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	605a      	str	r2, [r3, #4]
}
 8001302:	bf00      	nop
 8001304:	370c      	adds	r7, #12
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr

0800130e <LL_C2_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800130e:	b480      	push	{r7}
 8001310:	b083      	sub	sp, #12
 8001312:	af00      	add	r7, sp, #0
 8001314:	6078      	str	r0, [r7, #4]
 8001316:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos));
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	695a      	ldr	r2, [r3, #20]
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	041b      	lsls	r3, r3, #16
 8001320:	431a      	orrs	r2, r3
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	615a      	str	r2, [r3, #20]
}
 8001326:	bf00      	nop
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <LL_C2_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001332:	b480      	push	{r7}
 8001334:	b083      	sub	sp, #12
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	695a      	ldr	r2, [r3, #20]
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	431a      	orrs	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	615a      	str	r2, [r3, #20]
}
 8001348:	bf00      	nop
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	683a      	ldr	r2, [r7, #0]
 8001362:	609a      	str	r2, [r3, #8]
}
 8001364:	bf00      	nop
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr

08001370 <LL_C2_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C2SCR, Channel);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	683a      	ldr	r2, [r7, #0]
 800137e:	619a      	str	r2, [r3, #24]
}
 8001380:	bf00      	nop
 8001382:	370c      	adds	r7, #12
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001390:	4b05      	ldr	r3, [pc, #20]	@ (80013a8 <LL_LPM_EnableSleep+0x1c>)
 8001392:	691b      	ldr	r3, [r3, #16]
 8001394:	4a04      	ldr	r2, [pc, #16]	@ (80013a8 <LL_LPM_EnableSleep+0x1c>)
 8001396:	f023 0304 	bic.w	r3, r3, #4
 800139a:	6113      	str	r3, [r2, #16]
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	22ff      	movs	r2, #255	@ 0xff
 80013b8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80013c6:	b480      	push	{r7}
 80013c8:	b083      	sub	sp, #12
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	22ca      	movs	r2, #202	@ 0xca
 80013d2:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2253      	movs	r2, #83	@ 0x53
 80013d8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr

080013e6 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80013e6:	b480      	push	{r7}
 80013e8:	b083      	sub	sp, #12
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
 80013ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	689b      	ldr	r3, [r3, #8]
 80013f4:	f023 0207 	bic.w	r2, r3, #7
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	431a      	orrs	r2, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	609a      	str	r2, [r3, #8]
}
 8001400:	bf00      	nop
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr

0800140c <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001410:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <MX_APPE_Config+0x18>)
 8001412:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001416:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001418:	f000 f830 	bl	800147c <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 800141c:	f000 f870 	bl	8001500 <Config_HSE>

  return;
 8001420:	bf00      	nop
}
 8001422:	bd80      	pop	{r7, pc}
 8001424:	58004000 	.word	0x58004000

08001428 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 800142c:	f000 f87c 	bl	8001528 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8001430:	f000 f894 	bl	800155c <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001434:	4909      	ldr	r1, [pc, #36]	@ (800145c <MX_APPE_Init+0x34>)
 8001436:	2000      	movs	r0, #0
 8001438:	f000 ff32 	bl	80022a0 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 800143c:	f7ff fd7b 	bl	8000f36 <APPD_Init>

  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001440:	2101      	movs	r1, #1
 8001442:	2001      	movs	r0, #1
 8001444:	f00d fafa 	bl	800ea3c <UTIL_LPM_SetOffMode>

  Led_Init();
 8001448:	f000 f9ea 	bl	8001820 <Led_Init>

  Button_Init();
 800144c:	f000 f9f8 	bl	8001840 <Button_Init>
  
  RxUART_Init();
 8001450:	f000 fa7a 	bl	8001948 <RxUART_Init>

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001454:	f000 f890 	bl	8001578 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001458:	bf00      	nop
}
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000714 	.word	0x20000714

08001460 <Init_Smps>:

void Init_Smps(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001464:	bf00      	nop
}
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <Init_Exti>:

void Init_Exti(void)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8001472:	2050      	movs	r0, #80	@ 0x50
 8001474:	f7ff fe64 	bl	8001140 <LL_EXTI_EnableIT_32_63>

  return;
 8001478:	bf00      	nop
}
 800147a:	bd80      	pop	{r7, pc}

0800147c <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
#if (CFG_HW_RESET_BY_FW == 1)
  Reset_BackupDomain();
 8001480:	f000 f804 	bl	800148c <Reset_BackupDomain>

  Reset_IPCC();
 8001484:	f000 f81a 	bl	80014bc <Reset_IPCC>
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001488:	bf00      	nop
}
 800148a:	bd80      	pop	{r7, pc}

0800148c <Reset_BackupDomain>:

#if (CFG_HW_RESET_BY_FW == 1)
static void Reset_BackupDomain(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 8001490:	f7ff febe 	bl	8001210 <LL_RCC_IsActiveFlag_PINRST>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d00d      	beq.n	80014b6 <Reset_BackupDomain+0x2a>
 800149a:	f7ff fecc 	bl	8001236 <LL_RCC_IsActiveFlag_SFTRST>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d108      	bne.n	80014b6 <Reset_BackupDomain+0x2a>
  {
    HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 80014a4:	f006 f898 	bl	80075d8 <HAL_PWR_EnableBkUpAccess>

    /**
     *  Write twice the value to flush the APB-AHB bridge
     *  This bit shall be written in the register before writing the next one
     */
    HAL_PWR_EnableBkUpAccess();
 80014a8:	f006 f896 	bl	80075d8 <HAL_PWR_EnableBkUpAccess>

    __HAL_RCC_BACKUPRESET_FORCE();
 80014ac:	f7ff fe8e 	bl	80011cc <LL_RCC_ForceBackupDomainReset>
    __HAL_RCC_BACKUPRESET_RELEASE();
 80014b0:	f7ff fe9d 	bl	80011ee <LL_RCC_ReleaseBackupDomainReset>
  }

  return;
 80014b4:	bf00      	nop
 80014b6:	bf00      	nop
}
 80014b8:	bd80      	pop	{r7, pc}
	...

080014bc <Reset_IPCC>:

static void Reset_IPCC(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC);
 80014c0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80014c4:	f7ff feca 	bl	800125c <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_ClearFlag_CHx(
 80014c8:	213f      	movs	r1, #63	@ 0x3f
 80014ca:	480c      	ldr	r0, [pc, #48]	@ (80014fc <Reset_IPCC+0x40>)
 80014cc:	f7ff ff42 	bl	8001354 <LL_C1_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_ClearFlag_CHx(
 80014d0:	213f      	movs	r1, #63	@ 0x3f
 80014d2:	480a      	ldr	r0, [pc, #40]	@ (80014fc <Reset_IPCC+0x40>)
 80014d4:	f7ff ff4c 	bl	8001370 <LL_C2_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableTransmitChannel(
 80014d8:	213f      	movs	r1, #63	@ 0x3f
 80014da:	4808      	ldr	r0, [pc, #32]	@ (80014fc <Reset_IPCC+0x40>)
 80014dc:	f7ff fef4 	bl	80012c8 <LL_C1_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableTransmitChannel(
 80014e0:	213f      	movs	r1, #63	@ 0x3f
 80014e2:	4806      	ldr	r0, [pc, #24]	@ (80014fc <Reset_IPCC+0x40>)
 80014e4:	f7ff ff13 	bl	800130e <LL_C2_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableReceiveChannel(
 80014e8:	213f      	movs	r1, #63	@ 0x3f
 80014ea:	4804      	ldr	r0, [pc, #16]	@ (80014fc <Reset_IPCC+0x40>)
 80014ec:	f7ff fefe 	bl	80012ec <LL_C1_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableReceiveChannel(
 80014f0:	213f      	movs	r1, #63	@ 0x3f
 80014f2:	4802      	ldr	r0, [pc, #8]	@ (80014fc <Reset_IPCC+0x40>)
 80014f4:	f7ff ff1d 	bl	8001332 <LL_C2_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  return;
 80014f8:	bf00      	nop
}
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	58000c00 	.word	0x58000c00

08001500 <Config_HSE>:
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001506:	2000      	movs	r0, #0
 8001508:	f00b fee8 	bl	800d2dc <OTP_Read>
 800150c:	6078      	str	r0, [r7, #4]
  if (p_otp)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d005      	beq.n	8001520 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	799b      	ldrb	r3, [r3, #6]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff fe25 	bl	8001168 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 800151e:	bf00      	nop
 8001520:	bf00      	nop
}
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <System_Init>:

static void System_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  Init_Smps();
 800152c:	f7ff ff98 	bl	8001460 <Init_Smps>

  Init_Exti();
 8001530:	f7ff ff9d 	bl	800146e <Init_Exti>

  Init_Rtc();
 8001534:	f000 f802 	bl	800153c <Init_Rtc>

  return;
 8001538:	bf00      	nop
}
 800153a:	bd80      	pop	{r7, pc}

0800153c <Init_Rtc>:

static void Init_Rtc(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001540:	4805      	ldr	r0, [pc, #20]	@ (8001558 <Init_Rtc+0x1c>)
 8001542:	f7ff ff40 	bl	80013c6 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8001546:	2100      	movs	r1, #0
 8001548:	4803      	ldr	r0, [pc, #12]	@ (8001558 <Init_Rtc+0x1c>)
 800154a:	f7ff ff4c 	bl	80013e6 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 800154e:	4802      	ldr	r0, [pc, #8]	@ (8001558 <Init_Rtc+0x1c>)
 8001550:	f7ff ff2c 	bl	80013ac <LL_RTC_EnableWriteProtection>

  return;
 8001554:	bf00      	nop
}
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40002800 	.word	0x40002800

0800155c <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001560:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001564:	f7ff fe1e 	bl	80011a4 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001568:	f00d fa56 	bl	800ea18 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 800156c:	2004      	movs	r0, #4
 800156e:	f7ff fdd1 	bl	8001114 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8001572:	bf00      	nop
}
 8001574:	bd80      	pop	{r7, pc}
	...

08001578 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b088      	sub	sp, #32
 800157c:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 800157e:	f00d f809 	bl	800e594 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8001582:	4a11      	ldr	r2, [pc, #68]	@ (80015c8 <appe_Tl_Init+0x50>)
 8001584:	2100      	movs	r1, #0
 8001586:	2040      	movs	r0, #64	@ 0x40
 8001588:	f00d fb84 	bl	800ec94 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 800158c:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <appe_Tl_Init+0x54>)
 800158e:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001590:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <appe_Tl_Init+0x58>)
 8001592:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001594:	463b      	mov	r3, r7
 8001596:	4619      	mov	r1, r3
 8001598:	480e      	ldr	r0, [pc, #56]	@ (80015d4 <appe_Tl_Init+0x5c>)
 800159a:	f00c f8e5 	bl	800d768 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 800159e:	4b0e      	ldr	r3, [pc, #56]	@ (80015d8 <appe_Tl_Init+0x60>)
 80015a0:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <appe_Tl_Init+0x64>)
 80015a4:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80015a6:	4b0e      	ldr	r3, [pc, #56]	@ (80015e0 <appe_Tl_Init+0x68>)
 80015a8:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 80015aa:	f240 533c 	movw	r3, #1340	@ 0x53c
 80015ae:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 80015b0:	f107 0308 	add.w	r3, r7, #8
 80015b4:	4618      	mov	r0, r3
 80015b6:	f00d f92f 	bl	800e818 <TL_MM_Init>

  TL_Enable();
 80015ba:	f00c ffe5 	bl	800e588 <TL_Enable>

  return;
 80015be:	bf00      	nop
}
 80015c0:	3720      	adds	r7, #32
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	0800d7a1 	.word	0x0800d7a1
 80015cc:	20030734 	.word	0x20030734
 80015d0:	080015e5 	.word	0x080015e5
 80015d4:	080015fd 	.word	0x080015fd
 80015d8:	2003094c 	.word	0x2003094c
 80015dc:	20030840 	.word	0x20030840
 80015e0:	200301f8 	.word	0x200301f8

080015e4 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 80015ee:	bf00      	nop
}
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
	...

080015fc <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	330b      	adds	r3, #11
 800160a:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	b29b      	uxth	r3, r3
 8001612:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8001616:	2b07      	cmp	r3, #7
 8001618:	d860      	bhi.n	80016dc <APPE_SysUserEvtRx+0xe0>
 800161a:	a201      	add	r2, pc, #4	@ (adr r2, 8001620 <APPE_SysUserEvtRx+0x24>)
 800161c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001620:	08001641 	.word	0x08001641
 8001624:	08001683 	.word	0x08001683
 8001628:	08001691 	.word	0x08001691
 800162c:	080016dd 	.word	0x080016dd
 8001630:	080016ad 	.word	0x080016ad
 8001634:	080016bd 	.word	0x080016bd
 8001638:	080016c5 	.word	0x080016c5
 800163c:	080016d5 	.word	0x080016d5
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 8001640:	f107 030c 	add.w	r3, r7, #12
 8001644:	4618      	mov	r0, r3
 8001646:	f00b ffe1 	bl	800d60c <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 800164a:	7b3b      	ldrb	r3, [r7, #12]
 800164c:	4619      	mov	r1, r3
 800164e:	7b7b      	ldrb	r3, [r7, #13]
 8001650:	461a      	mov	r2, r3
 8001652:	7bbb      	ldrb	r3, [r7, #14]
 8001654:	4824      	ldr	r0, [pc, #144]	@ (80016e8 <APPE_SysUserEvtRx+0xec>)
 8001656:	f00e f961 	bl	800f91c <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 800165a:	7c3b      	ldrb	r3, [r7, #16]
 800165c:	4619      	mov	r1, r3
 800165e:	4823      	ldr	r0, [pc, #140]	@ (80016ec <APPE_SysUserEvtRx+0xf0>)
 8001660:	f00e f95c 	bl	800f91c <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 8001664:	7dbb      	ldrb	r3, [r7, #22]
 8001666:	4619      	mov	r1, r3
 8001668:	7dfb      	ldrb	r3, [r7, #23]
 800166a:	461a      	mov	r2, r3
 800166c:	7e3b      	ldrb	r3, [r7, #24]
 800166e:	4820      	ldr	r0, [pc, #128]	@ (80016f0 <APPE_SysUserEvtRx+0xf4>)
 8001670:	f00e f954 	bl	800f91c <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 8001674:	481f      	ldr	r0, [pc, #124]	@ (80016f4 <APPE_SysUserEvtRx+0xf8>)
 8001676:	f00e f951 	bl	800f91c <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f000 f870 	bl	8001760 <APPE_SysEvtReadyProcessing>
    break;
 8001680:	e02d      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 8001682:	481d      	ldr	r0, [pc, #116]	@ (80016f8 <APPE_SysUserEvtRx+0xfc>)
 8001684:	f00e f94a 	bl	800f91c <iprintf>
    APPE_SysEvtError(pPayload);
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f000 f843 	bl	8001714 <APPE_SysEvtError>
    break;
 800168e:	e026      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 8001690:	481a      	ldr	r0, [pc, #104]	@ (80016fc <APPE_SysUserEvtRx+0x100>)
 8001692:	f00e f9b3 	bl	800f9fc <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 800169a:	6819      	ldr	r1, [r3, #0]
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
 800169c:	69fb      	ldr	r3, [r7, #28]
 800169e:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	461a      	mov	r2, r3
 80016a4:	4816      	ldr	r0, [pc, #88]	@ (8001700 <APPE_SysUserEvtRx+0x104>)
 80016a6:	f00e f939 	bl	800f91c <iprintf>
    break;
 80016aa:	e018      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	3302      	adds	r3, #2
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4619      	mov	r1, r3
 80016b4:	4813      	ldr	r0, [pc, #76]	@ (8001704 <APPE_SysUserEvtRx+0x108>)
 80016b6:	f00e f931 	bl	800f91c <iprintf>
    break;
 80016ba:	e010      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 80016bc:	4812      	ldr	r0, [pc, #72]	@ (8001708 <APPE_SysUserEvtRx+0x10c>)
 80016be:	f00e f92d 	bl	800f91c <iprintf>
    break;
 80016c2:	e00c      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	3302      	adds	r3, #2
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4619      	mov	r1, r3
 80016cc:	480f      	ldr	r0, [pc, #60]	@ (800170c <APPE_SysUserEvtRx+0x110>)
 80016ce:	f00e f925 	bl	800f91c <iprintf>
    break;
 80016d2:	e004      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 80016d4:	480e      	ldr	r0, [pc, #56]	@ (8001710 <APPE_SysUserEvtRx+0x114>)
 80016d6:	f00e f921 	bl	800f91c <iprintf>
    break;
 80016da:	e000      	b.n	80016de <APPE_SysUserEvtRx+0xe2>

  default:
    break;
 80016dc:	bf00      	nop
  }

  return;
 80016de:	bf00      	nop
}
 80016e0:	3720      	adds	r7, #32
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	08011d3c 	.word	0x08011d3c
 80016ec:	08011d60 	.word	0x08011d60
 80016f0:	08011d7c 	.word	0x08011d7c
 80016f4:	08011d94 	.word	0x08011d94
 80016f8:	08011db4 	.word	0x08011db4
 80016fc:	08011dd8 	.word	0x08011dd8
 8001700:	08011e28 	.word	0x08011e28
 8001704:	08011e50 	.word	0x08011e50
 8001708:	08011e8c 	.word	0x08011e8c
 800170c:	08011eb0 	.word	0x08011eb0
 8001710:	08011eec 	.word	0x08011eec

08001714 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b084      	sub	sp, #16
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	330b      	adds	r3, #11
 8001722:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	3302      	adds	r3, #2
 8001728:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	4619      	mov	r1, r3
 8001730:	4808      	ldr	r0, [pc, #32]	@ (8001754 <APPE_SysEvtError+0x40>)
 8001732:	f00e f8f3 	bl	800f91c <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d103      	bne.n	8001746 <APPE_SysEvtError+0x32>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 800173e:	4806      	ldr	r0, [pc, #24]	@ (8001758 <APPE_SysEvtError+0x44>)
 8001740:	f00e f95c 	bl	800f9fc <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8001744:	e003      	b.n	800174e <APPE_SysEvtError+0x3a>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 8001746:	4805      	ldr	r0, [pc, #20]	@ (800175c <APPE_SysEvtError+0x48>)
 8001748:	f00e f958 	bl	800f9fc <puts>
  return;
 800174c:	bf00      	nop
}
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	08011f10 	.word	0x08011f10
 8001758:	08011f40 	.word	0x08011f40
 800175c:	08011f7c 	.word	0x08011f7c

08001760 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b08a      	sub	sp, #40	@ 0x28
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001768:	f107 0308 	add.w	r3, r7, #8
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001776:	2300      	movs	r3, #0
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 800177a:	2300      	movs	r3, #0
 800177c:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	330b      	adds	r3, #11
 8001784:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	3302      	adds	r3, #2
 800178a:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 800178c:	69bb      	ldr	r3, [r7, #24]
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d128      	bne.n	80017e6 <APPE_SysEvtReadyProcessing+0x86>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 8001794:	481d      	ldr	r0, [pc, #116]	@ (800180c <APPE_SysEvtReadyProcessing+0xac>)
 8001796:	f00e f931 	bl	800f9fc <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 800179a:	f7ff fbdf 	bl	8000f5c <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800179e:	230f      	movs	r3, #15
 80017a0:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 80017a2:	237f      	movs	r3, #127	@ 0x7f
 80017a4:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 80017a6:	f7ff fd81 	bl	80012ac <LL_DBGMCU_GetRevisionID>
 80017aa:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 80017ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80017ae:	4818      	ldr	r0, [pc, #96]	@ (8001810 <APPE_SysEvtReadyProcessing+0xb0>)
 80017b0:	f00e f8b4 	bl	800f91c <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 80017b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 80017ba:	f7ff fd69 	bl	8001290 <LL_DBGMCU_GetDeviceID>
 80017be:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 80017c0:	6a39      	ldr	r1, [r7, #32]
 80017c2:	4814      	ldr	r0, [pc, #80]	@ (8001814 <APPE_SysEvtReadyProcessing+0xb4>)
 80017c4:	f00e f8aa 	bl	800f91c <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 80017c8:	6a3b      	ldr	r3, [r7, #32]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 80017ce:	f107 0308 	add.w	r3, r7, #8
 80017d2:	4618      	mov	r0, r3
 80017d4:	f00b ff04 	bl	800d5e0 <SHCI_C2_Config>

    APP_BLE_Init();
 80017d8:	f002 fbe8 	bl	8003fac <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80017dc:	2100      	movs	r1, #0
 80017de:	2001      	movs	r0, #1
 80017e0:	f00d f92c 	bl	800ea3c <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80017e4:	e00e      	b.n	8001804 <APPE_SysEvtReadyProcessing+0xa4>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d106      	bne.n	80017fc <APPE_SysEvtReadyProcessing+0x9c>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 80017ee:	480a      	ldr	r0, [pc, #40]	@ (8001818 <APPE_SysEvtReadyProcessing+0xb8>)
 80017f0:	f00e f894 	bl	800f91c <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2200      	movs	r2, #0
 80017f8:	701a      	strb	r2, [r3, #0]
  return;
 80017fa:	e003      	b.n	8001804 <APPE_SysEvtReadyProcessing+0xa4>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 80017fc:	4807      	ldr	r0, [pc, #28]	@ (800181c <APPE_SysEvtReadyProcessing+0xbc>)
 80017fe:	f00e f88d 	bl	800f91c <iprintf>
  return;
 8001802:	bf00      	nop
}
 8001804:	3728      	adds	r7, #40	@ 0x28
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	08011fb4 	.word	0x08011fb4
 8001810:	08011fd0 	.word	0x08011fd0
 8001814:	08011ff4 	.word	0x08011ff4
 8001818:	08012014 	.word	0x08012014
 800181c:	08012048 	.word	0x08012048

08001820 <Led_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Led_Init( void )
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
#if (CFG_LED_SUPPORTED == 1)
  /**
   * Leds Initialization
   */

  BSP_LED_Init(LED_BLUE);
 8001824:	2000      	movs	r0, #0
 8001826:	f003 ff17 	bl	8005658 <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);
 800182a:	2001      	movs	r0, #1
 800182c:	f003 ff14 	bl	8005658 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8001830:	2002      	movs	r0, #2
 8001832:	f003 ff11 	bl	8005658 <BSP_LED_Init>

  BSP_LED_On(LED_GREEN);
 8001836:	2001      	movs	r0, #1
 8001838:	f003 ff48 	bl	80056cc <BSP_LED_On>
#endif

  return;
 800183c:	bf00      	nop
}
 800183e:	bd80      	pop	{r7, pc}

08001840 <Button_Init>:

static void Button_Init( void )
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */

  BSP_PB_Init(BUTTON_SW1, BUTTON_MODE_EXTI);
 8001844:	2101      	movs	r1, #1
 8001846:	2000      	movs	r0, #0
 8001848:	f003 ff74 	bl	8005734 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
 800184c:	2101      	movs	r1, #1
 800184e:	2001      	movs	r0, #1
 8001850:	f003 ff70 	bl	8005734 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_SW3, BUTTON_MODE_EXTI);
 8001854:	2101      	movs	r1, #1
 8001856:	2002      	movs	r0, #2
 8001858:	f003 ff6c 	bl	8005734 <BSP_PB_Init>
#endif

  return;
 800185c:	bf00      	nop
}
 800185e:	bd80      	pop	{r7, pc}

08001860 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001868:	f004 f8b8 	bl	80059dc <HAL_GetTick>
 800186c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001878:	d00a      	beq.n	8001890 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 800187a:	f004 f8c7 	bl	8005a0c <HAL_GetTickFreq>
 800187e:	4603      	mov	r3, r0
 8001880:	461a      	mov	r2, r3
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	4413      	add	r3, r2
 8001886:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001888:	e002      	b.n	8001890 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 800188a:	f7ff fd7f 	bl	800138c <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 800188e:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001890:	f004 f8a4 	bl	80059dc <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	68fa      	ldr	r2, [r7, #12]
 800189c:	429a      	cmp	r2, r3
 800189e:	d8f4      	bhi.n	800188a <HAL_Delay+0x2a>
  }
}
 80018a0:	bf00      	nop
 80018a2:	bf00      	nop
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80018ae:	f04f 30ff 	mov.w	r0, #4294967295
 80018b2:	f00d f8f3 	bl	800ea9c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}

080018ba <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80018be:	bf00      	nop
}
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80018d0:	2100      	movs	r1, #0
 80018d2:	2040      	movs	r0, #64	@ 0x40
 80018d4:	f00d fa00 	bl	800ecd8 <UTIL_SEQ_SetTask>
  return;
 80018d8:	bf00      	nop
}
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018e8:	2002      	movs	r0, #2
 80018ea:	f00d fa61 	bl	800edb0 <UTIL_SEQ_SetEvt>
  return;
 80018ee:	bf00      	nop
}
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80018f6:	b580      	push	{r7, lr}
 80018f8:	b082      	sub	sp, #8
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018fe:	2002      	movs	r0, #2
 8001900:	f00d fa76 	bl	800edf0 <UTIL_SEQ_WaitEvt>
  return;
 8001904:	bf00      	nop
}
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}

0800190c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	2b10      	cmp	r3, #16
 800191a:	d006      	beq.n	800192a <HAL_GPIO_EXTI_Callback+0x1e>
 800191c:	2b10      	cmp	r3, #16
 800191e:	dc0d      	bgt.n	800193c <HAL_GPIO_EXTI_Callback+0x30>
 8001920:	2b01      	cmp	r3, #1
 8001922:	d005      	beq.n	8001930 <HAL_GPIO_EXTI_Callback+0x24>
 8001924:	2b02      	cmp	r3, #2
 8001926:	d006      	beq.n	8001936 <HAL_GPIO_EXTI_Callback+0x2a>
    case BUTTON_SW3_PIN:
      APP_BLE_Key_Button3_Action();
      break;

    default:
      break;
 8001928:	e008      	b.n	800193c <HAL_GPIO_EXTI_Callback+0x30>
      APP_BLE_Key_Button1_Action();
 800192a:	f002 fe57 	bl	80045dc <APP_BLE_Key_Button1_Action>
      break; 
 800192e:	e006      	b.n	800193e <HAL_GPIO_EXTI_Callback+0x32>
      APP_BLE_Key_Button2_Action();
 8001930:	f002 fe5a 	bl	80045e8 <APP_BLE_Key_Button2_Action>
      break; 
 8001934:	e003      	b.n	800193e <HAL_GPIO_EXTI_Callback+0x32>
      APP_BLE_Key_Button3_Action();
 8001936:	f002 fe5f 	bl	80045f8 <APP_BLE_Key_Button3_Action>
      break;
 800193a:	e000      	b.n	800193e <HAL_GPIO_EXTI_Callback+0x32>
      break;
 800193c:	bf00      	nop

  }
  return;
 800193e:	bf00      	nop
}
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
	...

08001948 <RxUART_Init>:

static void RxUART_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
  HW_UART_Receive_IT((hw_uart_id_t)CFG_DEBUG_TRACE_UART, aRxBuffer, 1U, RxCpltCallback);
 800194c:	4b03      	ldr	r3, [pc, #12]	@ (800195c <RxUART_Init+0x14>)
 800194e:	2201      	movs	r2, #1
 8001950:	4903      	ldr	r1, [pc, #12]	@ (8001960 <RxUART_Init+0x18>)
 8001952:	2000      	movs	r0, #0
 8001954:	f000 ff10 	bl	8002778 <HW_UART_Receive_IT>
}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	08001965 	.word	0x08001965
 8001960:	20000278 	.word	0x20000278

08001964 <RxCpltCallback>:

static void RxCpltCallback(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* Filling buffer and wait for '\r' char */
  if (indexReceiveChar < C_SIZE_CMD_STRING)
 8001968:	4b15      	ldr	r3, [pc, #84]	@ (80019c0 <RxCpltCallback+0x5c>)
 800196a:	881b      	ldrh	r3, [r3, #0]
 800196c:	2bff      	cmp	r3, #255	@ 0xff
 800196e:	d81e      	bhi.n	80019ae <RxCpltCallback+0x4a>
  {
    if (aRxBuffer[0] == '\r')
 8001970:	4b14      	ldr	r3, [pc, #80]	@ (80019c4 <RxCpltCallback+0x60>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b0d      	cmp	r3, #13
 8001976:	d10f      	bne.n	8001998 <RxCpltCallback+0x34>
    {
      APP_DBG_MSG("received %s\n", CommandString);
 8001978:	4913      	ldr	r1, [pc, #76]	@ (80019c8 <RxCpltCallback+0x64>)
 800197a:	4814      	ldr	r0, [pc, #80]	@ (80019cc <RxCpltCallback+0x68>)
 800197c:	f00d ffce 	bl	800f91c <iprintf>

      UartCmdExecute();
 8001980:	f000 f828 	bl	80019d4 <UartCmdExecute>

      /* Clear receive buffer and character counter*/
      indexReceiveChar = 0;
 8001984:	4b0e      	ldr	r3, [pc, #56]	@ (80019c0 <RxCpltCallback+0x5c>)
 8001986:	2200      	movs	r2, #0
 8001988:	801a      	strh	r2, [r3, #0]
      memset(CommandString, 0, C_SIZE_CMD_STRING);
 800198a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800198e:	2100      	movs	r1, #0
 8001990:	480d      	ldr	r0, [pc, #52]	@ (80019c8 <RxCpltCallback+0x64>)
 8001992:	f00e f949 	bl	800fc28 <memset>
 8001996:	e00a      	b.n	80019ae <RxCpltCallback+0x4a>
    }
    else
    {
      CommandString[indexReceiveChar++] = aRxBuffer[0];
 8001998:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <RxCpltCallback+0x5c>)
 800199a:	881b      	ldrh	r3, [r3, #0]
 800199c:	1c5a      	adds	r2, r3, #1
 800199e:	b291      	uxth	r1, r2
 80019a0:	4a07      	ldr	r2, [pc, #28]	@ (80019c0 <RxCpltCallback+0x5c>)
 80019a2:	8011      	strh	r1, [r2, #0]
 80019a4:	461a      	mov	r2, r3
 80019a6:	4b07      	ldr	r3, [pc, #28]	@ (80019c4 <RxCpltCallback+0x60>)
 80019a8:	7819      	ldrb	r1, [r3, #0]
 80019aa:	4b07      	ldr	r3, [pc, #28]	@ (80019c8 <RxCpltCallback+0x64>)
 80019ac:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Once a character has been sent, put back the device in reception mode */
  HW_UART_Receive_IT((hw_uart_id_t)CFG_DEBUG_TRACE_UART, aRxBuffer, 1U, RxCpltCallback);
 80019ae:	4b08      	ldr	r3, [pc, #32]	@ (80019d0 <RxCpltCallback+0x6c>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	4904      	ldr	r1, [pc, #16]	@ (80019c4 <RxCpltCallback+0x60>)
 80019b4:	2000      	movs	r0, #0
 80019b6:	f000 fedf 	bl	8002778 <HW_UART_Receive_IT>
}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000380 	.word	0x20000380
 80019c4:	20000278 	.word	0x20000278
 80019c8:	20000280 	.word	0x20000280
 80019cc:	0801207c 	.word	0x0801207c
 80019d0:	08001965 	.word	0x08001965

080019d4 <UartCmdExecute>:

static void UartCmdExecute(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* Parse received CommandString */
  if(strcmp((char const*)CommandString, "SW1") == 0)
 80019d8:	491c      	ldr	r1, [pc, #112]	@ (8001a4c <UartCmdExecute+0x78>)
 80019da:	481d      	ldr	r0, [pc, #116]	@ (8001a50 <UartCmdExecute+0x7c>)
 80019dc:	f7fe fbd0 	bl	8000180 <strcmp>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d109      	bne.n	80019fa <UartCmdExecute+0x26>
  {
    APP_DBG_MSG("SW1 OK\n");
 80019e6:	481b      	ldr	r0, [pc, #108]	@ (8001a54 <UartCmdExecute+0x80>)
 80019e8:	f00e f808 	bl	800f9fc <puts>
    exti_handle.Line = EXTI_LINE_4;
 80019ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <UartCmdExecute+0x84>)
 80019ee:	4a1b      	ldr	r2, [pc, #108]	@ (8001a5c <UartCmdExecute+0x88>)
 80019f0:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 80019f2:	4819      	ldr	r0, [pc, #100]	@ (8001a58 <UartCmdExecute+0x84>)
 80019f4:	f004 fd2e 	bl	8006454 <HAL_EXTI_GenerateSWI>
  }
  else
  {
    APP_DBG_MSG("NOT RECOGNIZED COMMAND : %s\n", CommandString);
  }
}
 80019f8:	e026      	b.n	8001a48 <UartCmdExecute+0x74>
  else if (strcmp((char const*)CommandString, "SW2") == 0)
 80019fa:	4919      	ldr	r1, [pc, #100]	@ (8001a60 <UartCmdExecute+0x8c>)
 80019fc:	4814      	ldr	r0, [pc, #80]	@ (8001a50 <UartCmdExecute+0x7c>)
 80019fe:	f7fe fbbf 	bl	8000180 <strcmp>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d10a      	bne.n	8001a1e <UartCmdExecute+0x4a>
    APP_DBG_MSG("SW2 OK\n");
 8001a08:	4816      	ldr	r0, [pc, #88]	@ (8001a64 <UartCmdExecute+0x90>)
 8001a0a:	f00d fff7 	bl	800f9fc <puts>
    exti_handle.Line = EXTI_LINE_0;
 8001a0e:	4b12      	ldr	r3, [pc, #72]	@ (8001a58 <UartCmdExecute+0x84>)
 8001a10:	f04f 52b0 	mov.w	r2, #369098752	@ 0x16000000
 8001a14:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 8001a16:	4810      	ldr	r0, [pc, #64]	@ (8001a58 <UartCmdExecute+0x84>)
 8001a18:	f004 fd1c 	bl	8006454 <HAL_EXTI_GenerateSWI>
}
 8001a1c:	e014      	b.n	8001a48 <UartCmdExecute+0x74>
  else if (strcmp((char const*)CommandString, "SW3") == 0)
 8001a1e:	4912      	ldr	r1, [pc, #72]	@ (8001a68 <UartCmdExecute+0x94>)
 8001a20:	480b      	ldr	r0, [pc, #44]	@ (8001a50 <UartCmdExecute+0x7c>)
 8001a22:	f7fe fbad 	bl	8000180 <strcmp>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d109      	bne.n	8001a40 <UartCmdExecute+0x6c>
    APP_DBG_MSG("SW3 OK\n");
 8001a2c:	480f      	ldr	r0, [pc, #60]	@ (8001a6c <UartCmdExecute+0x98>)
 8001a2e:	f00d ffe5 	bl	800f9fc <puts>
    exti_handle.Line = EXTI_LINE_1;
 8001a32:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <UartCmdExecute+0x84>)
 8001a34:	4a0e      	ldr	r2, [pc, #56]	@ (8001a70 <UartCmdExecute+0x9c>)
 8001a36:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 8001a38:	4807      	ldr	r0, [pc, #28]	@ (8001a58 <UartCmdExecute+0x84>)
 8001a3a:	f004 fd0b 	bl	8006454 <HAL_EXTI_GenerateSWI>
}
 8001a3e:	e003      	b.n	8001a48 <UartCmdExecute+0x74>
    APP_DBG_MSG("NOT RECOGNIZED COMMAND : %s\n", CommandString);
 8001a40:	4903      	ldr	r1, [pc, #12]	@ (8001a50 <UartCmdExecute+0x7c>)
 8001a42:	480c      	ldr	r0, [pc, #48]	@ (8001a74 <UartCmdExecute+0xa0>)
 8001a44:	f00d ff6a 	bl	800f91c <iprintf>
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	0801208c 	.word	0x0801208c
 8001a50:	20000280 	.word	0x20000280
 8001a54:	08012090 	.word	0x08012090
 8001a58:	20000270 	.word	0x20000270
 8001a5c:	16000004 	.word	0x16000004
 8001a60:	08012098 	.word	0x08012098
 8001a64:	0801209c 	.word	0x0801209c
 8001a68:	080120a4 	.word	0x080120a4
 8001a6c:	080120a8 	.word	0x080120a8
 8001a70:	16000001 	.word	0x16000001
 8001a74:	080120b0 	.word	0x080120b0

08001a78 <LL_EXTI_EnableIT_0_31>:
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001a80:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <LL_EXTI_EnableIT_0_31+0x24>)
 8001a82:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001a86:	4905      	ldr	r1, [pc, #20]	@ (8001a9c <LL_EXTI_EnableIT_0_31+0x24>)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	58000800 	.word	0x58000800

08001aa0 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001aa8:	4b05      	ldr	r3, [pc, #20]	@ (8001ac0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	4904      	ldr	r1, [pc, #16]	@ (8001ac0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	600b      	str	r3, [r1, #0]

}
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr
 8001ac0:	58000800 	.word	0x58000800

08001ac4 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001aca:	4b0d      	ldr	r3, [pc, #52]	@ (8001b00 <ReadRtcSsrValue+0x3c>)
 8001acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8001b00 <ReadRtcSsrValue+0x3c>)
 8001ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8001ada:	e005      	b.n	8001ae8 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001ae0:	4b07      	ldr	r3, [pc, #28]	@ (8001b00 <ReadRtcSsrValue+0x3c>)
 8001ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d1f5      	bne.n	8001adc <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001af0:	683b      	ldr	r3, [r7, #0]
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	370c      	adds	r7, #12
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	40002800 	.word	0x40002800

08001b04 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	460a      	mov	r2, r1
 8001b0e:	71fb      	strb	r3, [r7, #7]
 8001b10:	4613      	mov	r3, r2
 8001b12:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001b14:	79ba      	ldrb	r2, [r7, #6]
 8001b16:	491d      	ldr	r1, [pc, #116]	@ (8001b8c <LinkTimerAfter+0x88>)
 8001b18:	4613      	mov	r3, r2
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	4413      	add	r3, r2
 8001b1e:	00db      	lsls	r3, r3, #3
 8001b20:	440b      	add	r3, r1
 8001b22:	3315      	adds	r3, #21
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	2b06      	cmp	r3, #6
 8001b2c:	d009      	beq.n	8001b42 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001b2e:	7bfa      	ldrb	r2, [r7, #15]
 8001b30:	4916      	ldr	r1, [pc, #88]	@ (8001b8c <LinkTimerAfter+0x88>)
 8001b32:	4613      	mov	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	4413      	add	r3, r2
 8001b38:	00db      	lsls	r3, r3, #3
 8001b3a:	440b      	add	r3, r1
 8001b3c:	3314      	adds	r3, #20
 8001b3e:	79fa      	ldrb	r2, [r7, #7]
 8001b40:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001b42:	79fa      	ldrb	r2, [r7, #7]
 8001b44:	4911      	ldr	r1, [pc, #68]	@ (8001b8c <LinkTimerAfter+0x88>)
 8001b46:	4613      	mov	r3, r2
 8001b48:	005b      	lsls	r3, r3, #1
 8001b4a:	4413      	add	r3, r2
 8001b4c:	00db      	lsls	r3, r3, #3
 8001b4e:	440b      	add	r3, r1
 8001b50:	3315      	adds	r3, #21
 8001b52:	7bfa      	ldrb	r2, [r7, #15]
 8001b54:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001b56:	79fa      	ldrb	r2, [r7, #7]
 8001b58:	490c      	ldr	r1, [pc, #48]	@ (8001b8c <LinkTimerAfter+0x88>)
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	4413      	add	r3, r2
 8001b60:	00db      	lsls	r3, r3, #3
 8001b62:	440b      	add	r3, r1
 8001b64:	3314      	adds	r3, #20
 8001b66:	79ba      	ldrb	r2, [r7, #6]
 8001b68:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001b6a:	79ba      	ldrb	r2, [r7, #6]
 8001b6c:	4907      	ldr	r1, [pc, #28]	@ (8001b8c <LinkTimerAfter+0x88>)
 8001b6e:	4613      	mov	r3, r2
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	4413      	add	r3, r2
 8001b74:	00db      	lsls	r3, r3, #3
 8001b76:	440b      	add	r3, r1
 8001b78:	3315      	adds	r3, #21
 8001b7a:	79fa      	ldrb	r2, [r7, #7]
 8001b7c:	701a      	strb	r2, [r3, #0]

  return;
 8001b7e:	bf00      	nop
}
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	20000384 	.word	0x20000384

08001b90 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b085      	sub	sp, #20
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	460a      	mov	r2, r1
 8001b9a:	71fb      	strb	r3, [r7, #7]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001ba0:	4b29      	ldr	r3, [pc, #164]	@ (8001c48 <LinkTimerBefore+0xb8>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	79ba      	ldrb	r2, [r7, #6]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d032      	beq.n	8001c12 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001bac:	79ba      	ldrb	r2, [r7, #6]
 8001bae:	4927      	ldr	r1, [pc, #156]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	4413      	add	r3, r2
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	440b      	add	r3, r1
 8001bba:	3314      	adds	r3, #20
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001bc0:	7bfa      	ldrb	r2, [r7, #15]
 8001bc2:	4922      	ldr	r1, [pc, #136]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	005b      	lsls	r3, r3, #1
 8001bc8:	4413      	add	r3, r2
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	440b      	add	r3, r1
 8001bce:	3315      	adds	r3, #21
 8001bd0:	79fa      	ldrb	r2, [r7, #7]
 8001bd2:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001bd4:	79fa      	ldrb	r2, [r7, #7]
 8001bd6:	491d      	ldr	r1, [pc, #116]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001bd8:	4613      	mov	r3, r2
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4413      	add	r3, r2
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	440b      	add	r3, r1
 8001be2:	3315      	adds	r3, #21
 8001be4:	79ba      	ldrb	r2, [r7, #6]
 8001be6:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001be8:	79fa      	ldrb	r2, [r7, #7]
 8001bea:	4918      	ldr	r1, [pc, #96]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001bec:	4613      	mov	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	440b      	add	r3, r1
 8001bf6:	3314      	adds	r3, #20
 8001bf8:	7bfa      	ldrb	r2, [r7, #15]
 8001bfa:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001bfc:	79ba      	ldrb	r2, [r7, #6]
 8001bfe:	4913      	ldr	r1, [pc, #76]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001c00:	4613      	mov	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	4413      	add	r3, r2
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	440b      	add	r3, r1
 8001c0a:	3314      	adds	r3, #20
 8001c0c:	79fa      	ldrb	r2, [r7, #7]
 8001c0e:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001c10:	e014      	b.n	8001c3c <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001c12:	79fa      	ldrb	r2, [r7, #7]
 8001c14:	490d      	ldr	r1, [pc, #52]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001c16:	4613      	mov	r3, r2
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	4413      	add	r3, r2
 8001c1c:	00db      	lsls	r3, r3, #3
 8001c1e:	440b      	add	r3, r1
 8001c20:	3315      	adds	r3, #21
 8001c22:	79ba      	ldrb	r2, [r7, #6]
 8001c24:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001c26:	79ba      	ldrb	r2, [r7, #6]
 8001c28:	4908      	ldr	r1, [pc, #32]	@ (8001c4c <LinkTimerBefore+0xbc>)
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	4413      	add	r3, r2
 8001c30:	00db      	lsls	r3, r3, #3
 8001c32:	440b      	add	r3, r1
 8001c34:	3314      	adds	r3, #20
 8001c36:	79fa      	ldrb	r2, [r7, #7]
 8001c38:	701a      	strb	r2, [r3, #0]
  return;
 8001c3a:	bf00      	nop
}
 8001c3c:	3714      	adds	r7, #20
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	20000414 	.word	0x20000414
 8001c4c:	20000384 	.word	0x20000384

08001c50 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001c5a:	4b4e      	ldr	r3, [pc, #312]	@ (8001d94 <linkTimer+0x144>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b06      	cmp	r3, #6
 8001c62:	d118      	bne.n	8001c96 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001c64:	4b4b      	ldr	r3, [pc, #300]	@ (8001d94 <linkTimer+0x144>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	b2da      	uxtb	r2, r3
 8001c6a:	4b4b      	ldr	r3, [pc, #300]	@ (8001d98 <linkTimer+0x148>)
 8001c6c:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001c6e:	4a49      	ldr	r2, [pc, #292]	@ (8001d94 <linkTimer+0x144>)
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001c74:	79fa      	ldrb	r2, [r7, #7]
 8001c76:	4949      	ldr	r1, [pc, #292]	@ (8001d9c <linkTimer+0x14c>)
 8001c78:	4613      	mov	r3, r2
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	4413      	add	r3, r2
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	440b      	add	r3, r1
 8001c82:	3315      	adds	r3, #21
 8001c84:	2206      	movs	r2, #6
 8001c86:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001c88:	4b45      	ldr	r3, [pc, #276]	@ (8001da0 <linkTimer+0x150>)
 8001c8a:	f04f 32ff 	mov.w	r2, #4294967295
 8001c8e:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	81fb      	strh	r3, [r7, #14]
 8001c94:	e078      	b.n	8001d88 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001c96:	f000 f909 	bl	8001eac <ReturnTimeElapsed>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001c9e:	79fa      	ldrb	r2, [r7, #7]
 8001ca0:	493e      	ldr	r1, [pc, #248]	@ (8001d9c <linkTimer+0x14c>)
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	4413      	add	r3, r2
 8001ca8:	00db      	lsls	r3, r3, #3
 8001caa:	440b      	add	r3, r1
 8001cac:	3308      	adds	r3, #8
 8001cae:	6819      	ldr	r1, [r3, #0]
 8001cb0:	89fb      	ldrh	r3, [r7, #14]
 8001cb2:	79fa      	ldrb	r2, [r7, #7]
 8001cb4:	4419      	add	r1, r3
 8001cb6:	4839      	ldr	r0, [pc, #228]	@ (8001d9c <linkTimer+0x14c>)
 8001cb8:	4613      	mov	r3, r2
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	4413      	add	r3, r2
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	4403      	add	r3, r0
 8001cc2:	3308      	adds	r3, #8
 8001cc4:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001cc6:	79fa      	ldrb	r2, [r7, #7]
 8001cc8:	4934      	ldr	r1, [pc, #208]	@ (8001d9c <linkTimer+0x14c>)
 8001cca:	4613      	mov	r3, r2
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4413      	add	r3, r2
 8001cd0:	00db      	lsls	r3, r3, #3
 8001cd2:	440b      	add	r3, r1
 8001cd4:	3308      	adds	r3, #8
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001cda:	4b2e      	ldr	r3, [pc, #184]	@ (8001d94 <linkTimer+0x144>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4a2e      	ldr	r2, [pc, #184]	@ (8001d9c <linkTimer+0x14c>)
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	440b      	add	r3, r1
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	4413      	add	r3, r2
 8001cee:	3308      	adds	r3, #8
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d337      	bcc.n	8001d68 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001cf8:	4b26      	ldr	r3, [pc, #152]	@ (8001d94 <linkTimer+0x144>)
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001cfe:	7b7a      	ldrb	r2, [r7, #13]
 8001d00:	4926      	ldr	r1, [pc, #152]	@ (8001d9c <linkTimer+0x14c>)
 8001d02:	4613      	mov	r3, r2
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	4413      	add	r3, r2
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	440b      	add	r3, r1
 8001d0c:	3315      	adds	r3, #21
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001d12:	e013      	b.n	8001d3c <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001d14:	7b7a      	ldrb	r2, [r7, #13]
 8001d16:	4921      	ldr	r1, [pc, #132]	@ (8001d9c <linkTimer+0x14c>)
 8001d18:	4613      	mov	r3, r2
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4413      	add	r3, r2
 8001d1e:	00db      	lsls	r3, r3, #3
 8001d20:	440b      	add	r3, r1
 8001d22:	3315      	adds	r3, #21
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001d28:	7b7a      	ldrb	r2, [r7, #13]
 8001d2a:	491c      	ldr	r1, [pc, #112]	@ (8001d9c <linkTimer+0x14c>)
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	4413      	add	r3, r2
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	440b      	add	r3, r1
 8001d36:	3315      	adds	r3, #21
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001d3c:	7b3b      	ldrb	r3, [r7, #12]
 8001d3e:	2b06      	cmp	r3, #6
 8001d40:	d00b      	beq.n	8001d5a <linkTimer+0x10a>
 8001d42:	7b3a      	ldrb	r2, [r7, #12]
 8001d44:	4915      	ldr	r1, [pc, #84]	@ (8001d9c <linkTimer+0x14c>)
 8001d46:	4613      	mov	r3, r2
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	4413      	add	r3, r2
 8001d4c:	00db      	lsls	r3, r3, #3
 8001d4e:	440b      	add	r3, r1
 8001d50:	3308      	adds	r3, #8
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	68ba      	ldr	r2, [r7, #8]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d2dc      	bcs.n	8001d14 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001d5a:	7b7a      	ldrb	r2, [r7, #13]
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	4611      	mov	r1, r2
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff fecf 	bl	8001b04 <LinkTimerAfter>
 8001d66:	e00f      	b.n	8001d88 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001d68:	4b0a      	ldr	r3, [pc, #40]	@ (8001d94 <linkTimer+0x144>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	4611      	mov	r1, r2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff ff0c 	bl	8001b90 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001d78:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <linkTimer+0x144>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	b2da      	uxtb	r2, r3
 8001d7e:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <linkTimer+0x148>)
 8001d80:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001d82:	4a04      	ldr	r2, [pc, #16]	@ (8001d94 <linkTimer+0x144>)
 8001d84:	79fb      	ldrb	r3, [r7, #7]
 8001d86:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001d88:	89fb      	ldrh	r3, [r7, #14]
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	20000414 	.word	0x20000414
 8001d98:	20000415 	.word	0x20000415
 8001d9c:	20000384 	.word	0x20000384
 8001da0:	20000418 	.word	0x20000418

08001da4 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	460a      	mov	r2, r1
 8001dae:	71fb      	strb	r3, [r7, #7]
 8001db0:	4613      	mov	r3, r2
 8001db2:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001db4:	4b39      	ldr	r3, [pc, #228]	@ (8001e9c <UnlinkTimer+0xf8>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	79fa      	ldrb	r2, [r7, #7]
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d111      	bne.n	8001de4 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001dc0:	4b36      	ldr	r3, [pc, #216]	@ (8001e9c <UnlinkTimer+0xf8>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	4b36      	ldr	r3, [pc, #216]	@ (8001ea0 <UnlinkTimer+0xfc>)
 8001dc8:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001dca:	79fa      	ldrb	r2, [r7, #7]
 8001dcc:	4935      	ldr	r1, [pc, #212]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001dce:	4613      	mov	r3, r2
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	4413      	add	r3, r2
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	440b      	add	r3, r1
 8001dd8:	3315      	adds	r3, #21
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	b2da      	uxtb	r2, r3
 8001dde:	4b2f      	ldr	r3, [pc, #188]	@ (8001e9c <UnlinkTimer+0xf8>)
 8001de0:	701a      	strb	r2, [r3, #0]
 8001de2:	e03e      	b.n	8001e62 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001de4:	79fa      	ldrb	r2, [r7, #7]
 8001de6:	492f      	ldr	r1, [pc, #188]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001de8:	4613      	mov	r3, r2
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	4413      	add	r3, r2
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	440b      	add	r3, r1
 8001df2:	3314      	adds	r3, #20
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001df8:	79fa      	ldrb	r2, [r7, #7]
 8001dfa:	492a      	ldr	r1, [pc, #168]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	00db      	lsls	r3, r3, #3
 8001e04:	440b      	add	r3, r1
 8001e06:	3315      	adds	r3, #21
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001e0c:	79f9      	ldrb	r1, [r7, #7]
 8001e0e:	7bfa      	ldrb	r2, [r7, #15]
 8001e10:	4824      	ldr	r0, [pc, #144]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001e12:	460b      	mov	r3, r1
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	440b      	add	r3, r1
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	4403      	add	r3, r0
 8001e1c:	3315      	adds	r3, #21
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	b2d8      	uxtb	r0, r3
 8001e22:	4920      	ldr	r1, [pc, #128]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001e24:	4613      	mov	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	4413      	add	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	440b      	add	r3, r1
 8001e2e:	3315      	adds	r3, #21
 8001e30:	4602      	mov	r2, r0
 8001e32:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001e34:	7bbb      	ldrb	r3, [r7, #14]
 8001e36:	2b06      	cmp	r3, #6
 8001e38:	d013      	beq.n	8001e62 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001e3a:	79f9      	ldrb	r1, [r7, #7]
 8001e3c:	7bba      	ldrb	r2, [r7, #14]
 8001e3e:	4819      	ldr	r0, [pc, #100]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001e40:	460b      	mov	r3, r1
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	440b      	add	r3, r1
 8001e46:	00db      	lsls	r3, r3, #3
 8001e48:	4403      	add	r3, r0
 8001e4a:	3314      	adds	r3, #20
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	b2d8      	uxtb	r0, r3
 8001e50:	4914      	ldr	r1, [pc, #80]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001e52:	4613      	mov	r3, r2
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	4413      	add	r3, r2
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	440b      	add	r3, r1
 8001e5c:	3314      	adds	r3, #20
 8001e5e:	4602      	mov	r2, r0
 8001e60:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001e62:	79fa      	ldrb	r2, [r7, #7]
 8001e64:	490f      	ldr	r1, [pc, #60]	@ (8001ea4 <UnlinkTimer+0x100>)
 8001e66:	4613      	mov	r3, r2
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	4413      	add	r3, r2
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	440b      	add	r3, r1
 8001e70:	330c      	adds	r3, #12
 8001e72:	2201      	movs	r2, #1
 8001e74:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001e76:	4b09      	ldr	r3, [pc, #36]	@ (8001e9c <UnlinkTimer+0xf8>)
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	2b06      	cmp	r3, #6
 8001e7e:	d107      	bne.n	8001e90 <UnlinkTimer+0xec>
 8001e80:	79bb      	ldrb	r3, [r7, #6]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d104      	bne.n	8001e90 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001e86:	4b08      	ldr	r3, [pc, #32]	@ (8001ea8 <UnlinkTimer+0x104>)
 8001e88:	f04f 32ff 	mov.w	r2, #4294967295
 8001e8c:	601a      	str	r2, [r3, #0]
  }

  return;
 8001e8e:	bf00      	nop
 8001e90:	bf00      	nop
}
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	20000414 	.word	0x20000414
 8001ea0:	20000415 	.word	0x20000415
 8001ea4:	20000384 	.word	0x20000384
 8001ea8:	20000418 	.word	0x20000418

08001eac <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f1c <ReturnTimeElapsed+0x70>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eba:	d026      	beq.n	8001f0a <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001ebc:	f7ff fe02 	bl	8001ac4 <ReadRtcSsrValue>
 8001ec0:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001ec2:	4b16      	ldr	r3, [pc, #88]	@ (8001f1c <ReturnTimeElapsed+0x70>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d805      	bhi.n	8001ed8 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001ecc:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <ReturnTimeElapsed+0x70>)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	1ad3      	subs	r3, r2, r3
 8001ed4:	607b      	str	r3, [r7, #4]
 8001ed6:	e00a      	b.n	8001eee <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001ed8:	4b11      	ldr	r3, [pc, #68]	@ (8001f20 <ReturnTimeElapsed+0x74>)
 8001eda:	881b      	ldrh	r3, [r3, #0]
 8001edc:	461a      	mov	r2, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8001f1c <ReturnTimeElapsed+0x70>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	683a      	ldr	r2, [r7, #0]
 8001eea:	4413      	add	r3, r2
 8001eec:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001eee:	4b0d      	ldr	r3, [pc, #52]	@ (8001f24 <ReturnTimeElapsed+0x78>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	fb02 f303 	mul.w	r3, r2, r3
 8001efa:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001efc:	4b0a      	ldr	r3, [pc, #40]	@ (8001f28 <ReturnTimeElapsed+0x7c>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	461a      	mov	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	40d3      	lsrs	r3, r2
 8001f06:	607b      	str	r3, [r7, #4]
 8001f08:	e001      	b.n	8001f0e <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	b29b      	uxth	r3, r3
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000418 	.word	0x20000418
 8001f20:	20000420 	.word	0x20000420
 8001f24:	2000041e 	.word	0x2000041e
 8001f28:	2000041d 	.word	0x2000041d

08001f2c <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001f36:	88fb      	ldrh	r3, [r7, #6]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d108      	bne.n	8001f4e <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001f3c:	f7ff fdc2 	bl	8001ac4 <ReadRtcSsrValue>
 8001f40:	4603      	mov	r3, r0
 8001f42:	4a21      	ldr	r2, [pc, #132]	@ (8001fc8 <RestartWakeupCounter+0x9c>)
 8001f44:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001f46:	2003      	movs	r0, #3
 8001f48:	f003 fef5 	bl	8005d36 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001f4c:	e039      	b.n	8001fc2 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001f4e:	88fb      	ldrh	r3, [r7, #6]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d803      	bhi.n	8001f5c <RestartWakeupCounter+0x30>
 8001f54:	4b1d      	ldr	r3, [pc, #116]	@ (8001fcc <RestartWakeupCounter+0xa0>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d002      	beq.n	8001f62 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001f5c:	88fb      	ldrh	r3, [r7, #6]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001f62:	bf00      	nop
 8001f64:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd0 <RestartWakeupCounter+0xa4>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	f003 0304 	and.w	r3, r3, #4
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d0f8      	beq.n	8001f64 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001f72:	4b17      	ldr	r3, [pc, #92]	@ (8001fd0 <RestartWakeupCounter+0xa4>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	4b15      	ldr	r3, [pc, #84]	@ (8001fd0 <RestartWakeupCounter+0xa4>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001f82:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001f84:	4b13      	ldr	r3, [pc, #76]	@ (8001fd4 <RestartWakeupCounter+0xa8>)
 8001f86:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001f8a:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001f8c:	2003      	movs	r0, #3
 8001f8e:	f003 fee0 	bl	8005d52 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001f92:	4b11      	ldr	r3, [pc, #68]	@ (8001fd8 <RestartWakeupCounter+0xac>)
 8001f94:	695b      	ldr	r3, [r3, #20]
 8001f96:	0c1b      	lsrs	r3, r3, #16
 8001f98:	041b      	lsls	r3, r3, #16
 8001f9a:	88fa      	ldrh	r2, [r7, #6]
 8001f9c:	490e      	ldr	r1, [pc, #56]	@ (8001fd8 <RestartWakeupCounter+0xac>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001fa2:	f7ff fd8f 	bl	8001ac4 <ReadRtcSsrValue>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	4a07      	ldr	r2, [pc, #28]	@ (8001fc8 <RestartWakeupCounter+0x9c>)
 8001faa:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001fac:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <RestartWakeupCounter+0xa4>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	4b07      	ldr	r3, [pc, #28]	@ (8001fd0 <RestartWakeupCounter+0xa4>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001fba:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001fbc:	f3af 8000 	nop.w
  return ;
 8001fc0:	bf00      	nop
}
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000418 	.word	0x20000418
 8001fcc:	2000041d 	.word	0x2000041d
 8001fd0:	20000714 	.word	0x20000714
 8001fd4:	58000800 	.word	0x58000800
 8001fd8:	40002800 	.word	0x40002800

08001fdc <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001fe2:	4b45      	ldr	r3, [pc, #276]	@ (80020f8 <RescheduleTimerList+0x11c>)
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fee:	d107      	bne.n	8002000 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001ff0:	bf00      	nop
 8001ff2:	4b42      	ldr	r3, [pc, #264]	@ (80020fc <RescheduleTimerList+0x120>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	f003 0304 	and.w	r3, r3, #4
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d1f8      	bne.n	8001ff2 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002000:	4b3e      	ldr	r3, [pc, #248]	@ (80020fc <RescheduleTimerList+0x120>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	689a      	ldr	r2, [r3, #8]
 8002006:	4b3d      	ldr	r3, [pc, #244]	@ (80020fc <RescheduleTimerList+0x120>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800200e:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8002010:	4b3b      	ldr	r3, [pc, #236]	@ (8002100 <RescheduleTimerList+0x124>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8002016:	7bfa      	ldrb	r2, [r7, #15]
 8002018:	493a      	ldr	r1, [pc, #232]	@ (8002104 <RescheduleTimerList+0x128>)
 800201a:	4613      	mov	r3, r2
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	4413      	add	r3, r2
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	440b      	add	r3, r1
 8002024:	3308      	adds	r3, #8
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 800202a:	f7ff ff3f 	bl	8001eac <ReturnTimeElapsed>
 800202e:	4603      	mov	r3, r0
 8002030:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8002032:	88fb      	ldrh	r3, [r7, #6]
 8002034:	68ba      	ldr	r2, [r7, #8]
 8002036:	429a      	cmp	r2, r3
 8002038:	d205      	bcs.n	8002046 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 800203a:	2300      	movs	r3, #0
 800203c:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800203e:	4b32      	ldr	r3, [pc, #200]	@ (8002108 <RescheduleTimerList+0x12c>)
 8002040:	2201      	movs	r2, #1
 8002042:	701a      	strb	r2, [r3, #0]
 8002044:	e04d      	b.n	80020e2 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8002046:	88fb      	ldrh	r3, [r7, #6]
 8002048:	4a30      	ldr	r2, [pc, #192]	@ (800210c <RescheduleTimerList+0x130>)
 800204a:	8812      	ldrh	r2, [r2, #0]
 800204c:	b292      	uxth	r2, r2
 800204e:	4413      	add	r3, r2
 8002050:	461a      	mov	r2, r3
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	4293      	cmp	r3, r2
 8002056:	d906      	bls.n	8002066 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8002058:	4b2c      	ldr	r3, [pc, #176]	@ (800210c <RescheduleTimerList+0x130>)
 800205a:	881b      	ldrh	r3, [r3, #0]
 800205c:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 800205e:	4b2a      	ldr	r3, [pc, #168]	@ (8002108 <RescheduleTimerList+0x12c>)
 8002060:	2200      	movs	r2, #0
 8002062:	701a      	strb	r2, [r3, #0]
 8002064:	e03d      	b.n	80020e2 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	b29a      	uxth	r2, r3
 800206a:	88fb      	ldrh	r3, [r7, #6]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002070:	4b25      	ldr	r3, [pc, #148]	@ (8002108 <RescheduleTimerList+0x12c>)
 8002072:	2201      	movs	r2, #1
 8002074:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002076:	e034      	b.n	80020e2 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8002078:	7bfa      	ldrb	r2, [r7, #15]
 800207a:	4922      	ldr	r1, [pc, #136]	@ (8002104 <RescheduleTimerList+0x128>)
 800207c:	4613      	mov	r3, r2
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	4413      	add	r3, r2
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	440b      	add	r3, r1
 8002086:	3308      	adds	r3, #8
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	88fb      	ldrh	r3, [r7, #6]
 800208c:	429a      	cmp	r2, r3
 800208e:	d20a      	bcs.n	80020a6 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8002090:	7bfa      	ldrb	r2, [r7, #15]
 8002092:	491c      	ldr	r1, [pc, #112]	@ (8002104 <RescheduleTimerList+0x128>)
 8002094:	4613      	mov	r3, r2
 8002096:	005b      	lsls	r3, r3, #1
 8002098:	4413      	add	r3, r2
 800209a:	00db      	lsls	r3, r3, #3
 800209c:	440b      	add	r3, r1
 800209e:	3308      	adds	r3, #8
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	e013      	b.n	80020ce <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 80020a6:	7bfa      	ldrb	r2, [r7, #15]
 80020a8:	4916      	ldr	r1, [pc, #88]	@ (8002104 <RescheduleTimerList+0x128>)
 80020aa:	4613      	mov	r3, r2
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	4413      	add	r3, r2
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	440b      	add	r3, r1
 80020b4:	3308      	adds	r3, #8
 80020b6:	6819      	ldr	r1, [r3, #0]
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	7bfa      	ldrb	r2, [r7, #15]
 80020bc:	1ac9      	subs	r1, r1, r3
 80020be:	4811      	ldr	r0, [pc, #68]	@ (8002104 <RescheduleTimerList+0x128>)
 80020c0:	4613      	mov	r3, r2
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	4413      	add	r3, r2
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	4403      	add	r3, r0
 80020ca:	3308      	adds	r3, #8
 80020cc:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 80020ce:	7bfa      	ldrb	r2, [r7, #15]
 80020d0:	490c      	ldr	r1, [pc, #48]	@ (8002104 <RescheduleTimerList+0x128>)
 80020d2:	4613      	mov	r3, r2
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	4413      	add	r3, r2
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	440b      	add	r3, r1
 80020dc:	3315      	adds	r3, #21
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80020e2:	7bfb      	ldrb	r3, [r7, #15]
 80020e4:	2b06      	cmp	r3, #6
 80020e6:	d1c7      	bne.n	8002078 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 80020e8:	89bb      	ldrh	r3, [r7, #12]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff ff1e 	bl	8001f2c <RestartWakeupCounter>

  return ;
 80020f0:	bf00      	nop
}
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40002800 	.word	0x40002800
 80020fc:	20000714 	.word	0x20000714
 8002100:	20000414 	.word	0x20000414
 8002104:	20000384 	.word	0x20000384
 8002108:	2000041c 	.word	0x2000041c
 800210c:	20000422 	.word	0x20000422

08002110 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08a      	sub	sp, #40	@ 0x28
 8002114:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002116:	f3ef 8310 	mrs	r3, PRIMASK
 800211a:	617b      	str	r3, [r7, #20]
  return(result);
 800211c:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800211e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8002120:	b672      	cpsid	i
}
 8002122:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002124:	4b59      	ldr	r3, [pc, #356]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	22ca      	movs	r2, #202	@ 0xca
 800212a:	625a      	str	r2, [r3, #36]	@ 0x24
 800212c:	4b57      	ldr	r3, [pc, #348]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2253      	movs	r2, #83	@ 0x53
 8002132:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002134:	4b55      	ldr	r3, [pc, #340]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	689a      	ldr	r2, [r3, #8]
 800213a:	4b54      	ldr	r3, [pc, #336]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002142:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002144:	4b52      	ldr	r3, [pc, #328]	@ (8002290 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 800214c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002150:	4950      	ldr	r1, [pc, #320]	@ (8002294 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002152:	4613      	mov	r3, r2
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	4413      	add	r3, r2
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	440b      	add	r3, r1
 800215c:	330c      	adds	r3, #12
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d16e      	bne.n	8002244 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002166:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800216a:	494a      	ldr	r1, [pc, #296]	@ (8002294 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800216c:	4613      	mov	r3, r2
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	4413      	add	r3, r2
 8002172:	00db      	lsls	r3, r3, #3
 8002174:	440b      	add	r3, r1
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 800217a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800217e:	4945      	ldr	r1, [pc, #276]	@ (8002294 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002180:	4613      	mov	r3, r2
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	4413      	add	r3, r2
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	440b      	add	r3, r1
 800218a:	3310      	adds	r3, #16
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002190:	4b41      	ldr	r3, [pc, #260]	@ (8002298 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b00      	cmp	r3, #0
 8002198:	d04c      	beq.n	8002234 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 800219a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800219e:	493d      	ldr	r1, [pc, #244]	@ (8002294 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80021a0:	4613      	mov	r3, r2
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	4413      	add	r3, r2
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	440b      	add	r3, r1
 80021aa:	330d      	adds	r3, #13
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d124      	bne.n	80021fe <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 80021b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80021b8:	2101      	movs	r1, #1
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff fdf2 	bl	8001da4 <UnlinkTimer>
 80021c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c2:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	f383 8810 	msr	PRIMASK, r3
}
 80021ca:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 80021cc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80021d0:	4930      	ldr	r1, [pc, #192]	@ (8002294 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80021d2:	4613      	mov	r3, r2
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	4413      	add	r3, r2
 80021d8:	00db      	lsls	r3, r3, #3
 80021da:	440b      	add	r3, r1
 80021dc:	3304      	adds	r3, #4
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80021e4:	4611      	mov	r1, r2
 80021e6:	4618      	mov	r0, r3
 80021e8:	f000 fa32 	bl	8002650 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80021ec:	4b27      	ldr	r3, [pc, #156]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	22ca      	movs	r2, #202	@ 0xca
 80021f2:	625a      	str	r2, [r3, #36]	@ 0x24
 80021f4:	4b25      	ldr	r3, [pc, #148]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2253      	movs	r2, #83	@ 0x53
 80021fa:	625a      	str	r2, [r3, #36]	@ 0x24
 80021fc:	e012      	b.n	8002224 <HW_TS_RTC_Wakeup_Handler+0x114>
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002200:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f383 8810 	msr	PRIMASK, r3
}
 8002208:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 800220a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800220e:	4618      	mov	r0, r3
 8002210:	f000 f99a 	bl	8002548 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002214:	4b1d      	ldr	r3, [pc, #116]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	22ca      	movs	r2, #202	@ 0xca
 800221a:	625a      	str	r2, [r3, #36]	@ 0x24
 800221c:	4b1b      	ldr	r3, [pc, #108]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2253      	movs	r2, #83	@ 0x53
 8002222:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002224:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002228:	69fa      	ldr	r2, [r7, #28]
 800222a:	4619      	mov	r1, r3
 800222c:	69b8      	ldr	r0, [r7, #24]
 800222e:	f000 fa95 	bl	800275c <HW_TS_RTC_Int_AppNot>
 8002232:	e022      	b.n	800227a <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8002234:	f7ff fed2 	bl	8001fdc <RescheduleTimerList>
 8002238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800223a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	f383 8810 	msr	PRIMASK, r3
}
 8002242:	e01a      	b.n	800227a <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002244:	bf00      	nop
 8002246:	4b11      	ldr	r3, [pc, #68]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0f8      	beq.n	8002246 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002254:	4b0d      	ldr	r3, [pc, #52]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	b2da      	uxtb	r2, r3
 800225c:	4b0b      	ldr	r3, [pc, #44]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002264:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002266:	4b0d      	ldr	r3, [pc, #52]	@ (800229c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002268:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800226c:	60da      	str	r2, [r3, #12]
 800226e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002270:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f383 8810 	msr	PRIMASK, r3
}
 8002278:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800227a:	4b04      	ldr	r3, [pc, #16]	@ (800228c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	22ff      	movs	r2, #255	@ 0xff
 8002280:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8002282:	bf00      	nop
}
 8002284:	3728      	adds	r7, #40	@ 0x28
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000714 	.word	0x20000714
 8002290:	20000414 	.word	0x20000414
 8002294:	20000384 	.word	0x20000384
 8002298:	2000041c 	.word	0x2000041c
 800229c:	58000800 	.word	0x58000800

080022a0 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	6039      	str	r1, [r7, #0]
 80022aa:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80022ac:	4b5e      	ldr	r3, [pc, #376]	@ (8002428 <HW_TS_Init+0x188>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	22ca      	movs	r2, #202	@ 0xca
 80022b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80022b4:	4b5c      	ldr	r3, [pc, #368]	@ (8002428 <HW_TS_Init+0x188>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2253      	movs	r2, #83	@ 0x53
 80022ba:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80022bc:	4b5b      	ldr	r3, [pc, #364]	@ (800242c <HW_TS_Init+0x18c>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	4a5a      	ldr	r2, [pc, #360]	@ (800242c <HW_TS_Init+0x18c>)
 80022c2:	f043 0320 	orr.w	r3, r3, #32
 80022c6:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80022c8:	4b58      	ldr	r3, [pc, #352]	@ (800242c <HW_TS_Init+0x18c>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	f1c3 0304 	rsb	r3, r3, #4
 80022d8:	b2da      	uxtb	r2, r3
 80022da:	4b55      	ldr	r3, [pc, #340]	@ (8002430 <HW_TS_Init+0x190>)
 80022dc:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80022de:	4b53      	ldr	r3, [pc, #332]	@ (800242c <HW_TS_Init+0x18c>)
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80022e6:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80022ea:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	fa92 f2a2 	rbit	r2, r2
 80022f2:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022f4:	68fa      	ldr	r2, [r7, #12]
 80022f6:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80022f8:	697a      	ldr	r2, [r7, #20]
 80022fa:	2a00      	cmp	r2, #0
 80022fc:	d101      	bne.n	8002302 <HW_TS_Init+0x62>
  {
    return 32U;
 80022fe:	2220      	movs	r2, #32
 8002300:	e003      	b.n	800230a <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	fab2 f282 	clz	r2, r2
 8002308:	b2d2      	uxtb	r2, r2
 800230a:	40d3      	lsrs	r3, r2
 800230c:	b2db      	uxtb	r3, r3
 800230e:	3301      	adds	r3, #1
 8002310:	b2da      	uxtb	r2, r3
 8002312:	4b48      	ldr	r3, [pc, #288]	@ (8002434 <HW_TS_Init+0x194>)
 8002314:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002316:	4b45      	ldr	r3, [pc, #276]	@ (800242c <HW_TS_Init+0x18c>)
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	b29b      	uxth	r3, r3
 800231c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002320:	b29b      	uxth	r3, r3
 8002322:	3301      	adds	r3, #1
 8002324:	b29a      	uxth	r2, r3
 8002326:	4b44      	ldr	r3, [pc, #272]	@ (8002438 <HW_TS_Init+0x198>)
 8002328:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 800232a:	4b43      	ldr	r3, [pc, #268]	@ (8002438 <HW_TS_Init+0x198>)
 800232c:	881b      	ldrh	r3, [r3, #0]
 800232e:	3b01      	subs	r3, #1
 8002330:	4a40      	ldr	r2, [pc, #256]	@ (8002434 <HW_TS_Init+0x194>)
 8002332:	7812      	ldrb	r2, [r2, #0]
 8002334:	fb02 f303 	mul.w	r3, r2, r3
 8002338:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800233c:	4a3c      	ldr	r2, [pc, #240]	@ (8002430 <HW_TS_Init+0x190>)
 800233e:	7812      	ldrb	r2, [r2, #0]
 8002340:	40d3      	lsrs	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800234a:	4293      	cmp	r3, r2
 800234c:	d904      	bls.n	8002358 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800234e:	4b3b      	ldr	r3, [pc, #236]	@ (800243c <HW_TS_Init+0x19c>)
 8002350:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002354:	801a      	strh	r2, [r3, #0]
 8002356:	e003      	b.n	8002360 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	b29a      	uxth	r2, r3
 800235c:	4b37      	ldr	r3, [pc, #220]	@ (800243c <HW_TS_Init+0x19c>)
 800235e:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002360:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002364:	f7ff fb9c 	bl	8001aa0 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002368:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800236c:	f7ff fb84 	bl	8001a78 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d13d      	bne.n	80023f2 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002376:	4b32      	ldr	r3, [pc, #200]	@ (8002440 <HW_TS_Init+0x1a0>)
 8002378:	2201      	movs	r2, #1
 800237a:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800237c:	4b31      	ldr	r3, [pc, #196]	@ (8002444 <HW_TS_Init+0x1a4>)
 800237e:	f04f 32ff 	mov.w	r2, #4294967295
 8002382:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002384:	2300      	movs	r3, #0
 8002386:	77fb      	strb	r3, [r7, #31]
 8002388:	e00c      	b.n	80023a4 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800238a:	7ffa      	ldrb	r2, [r7, #31]
 800238c:	492e      	ldr	r1, [pc, #184]	@ (8002448 <HW_TS_Init+0x1a8>)
 800238e:	4613      	mov	r3, r2
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	4413      	add	r3, r2
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	440b      	add	r3, r1
 8002398:	330c      	adds	r3, #12
 800239a:	2200      	movs	r2, #0
 800239c:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800239e:	7ffb      	ldrb	r3, [r7, #31]
 80023a0:	3301      	adds	r3, #1
 80023a2:	77fb      	strb	r3, [r7, #31]
 80023a4:	7ffb      	ldrb	r3, [r7, #31]
 80023a6:	2b05      	cmp	r3, #5
 80023a8:	d9ef      	bls.n	800238a <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 80023aa:	4b28      	ldr	r3, [pc, #160]	@ (800244c <HW_TS_Init+0x1ac>)
 80023ac:	2206      	movs	r2, #6
 80023ae:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 80023b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002428 <HW_TS_Init+0x188>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	4b1c      	ldr	r3, [pc, #112]	@ (8002428 <HW_TS_Init+0x188>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023be:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80023c0:	4b19      	ldr	r3, [pc, #100]	@ (8002428 <HW_TS_Init+0x188>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	b2da      	uxtb	r2, r3
 80023c8:	4b17      	ldr	r3, [pc, #92]	@ (8002428 <HW_TS_Init+0x188>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80023d0:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80023d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002450 <HW_TS_Init+0x1b0>)
 80023d4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80023d8:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80023da:	2003      	movs	r0, #3
 80023dc:	f003 fcb9 	bl	8005d52 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80023e0:	4b11      	ldr	r3, [pc, #68]	@ (8002428 <HW_TS_Init+0x188>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	4b10      	ldr	r3, [pc, #64]	@ (8002428 <HW_TS_Init+0x188>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	e009      	b.n	8002406 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80023f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002428 <HW_TS_Init+0x188>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d002      	beq.n	8002406 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002400:	2003      	movs	r0, #3
 8002402:	f003 fc98 	bl	8005d36 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002406:	4b08      	ldr	r3, [pc, #32]	@ (8002428 <HW_TS_Init+0x188>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	22ff      	movs	r2, #255	@ 0xff
 800240c:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 800240e:	2200      	movs	r2, #0
 8002410:	2103      	movs	r1, #3
 8002412:	2003      	movs	r0, #3
 8002414:	f003 fc4d 	bl	8005cb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002418:	2003      	movs	r0, #3
 800241a:	f003 fc64 	bl	8005ce6 <HAL_NVIC_EnableIRQ>

  return;
 800241e:	bf00      	nop
}
 8002420:	3720      	adds	r7, #32
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20000714 	.word	0x20000714
 800242c:	40002800 	.word	0x40002800
 8002430:	2000041d 	.word	0x2000041d
 8002434:	2000041e 	.word	0x2000041e
 8002438:	20000420 	.word	0x20000420
 800243c:	20000422 	.word	0x20000422
 8002440:	2000041c 	.word	0x2000041c
 8002444:	20000418 	.word	0x20000418
 8002448:	20000384 	.word	0x20000384
 800244c:	20000414 	.word	0x20000414
 8002450:	58000800 	.word	0x58000800

08002454 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002454:	b480      	push	{r7}
 8002456:	b08b      	sub	sp, #44	@ 0x2c
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	603b      	str	r3, [r7, #0]
 8002460:	4613      	mov	r3, r2
 8002462:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002464:	2300      	movs	r3, #0
 8002466:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800246a:	f3ef 8310 	mrs	r3, PRIMASK
 800246e:	61fb      	str	r3, [r7, #28]
  return(result);
 8002470:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002472:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002474:	b672      	cpsid	i
}
 8002476:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002478:	e004      	b.n	8002484 <HW_TS_Create+0x30>
  {
    loop++;
 800247a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800247e:	3301      	adds	r3, #1
 8002480:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002484:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002488:	2b05      	cmp	r3, #5
 800248a:	d80c      	bhi.n	80024a6 <HW_TS_Create+0x52>
 800248c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002490:	492c      	ldr	r1, [pc, #176]	@ (8002544 <HW_TS_Create+0xf0>)
 8002492:	4613      	mov	r3, r2
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	4413      	add	r3, r2
 8002498:	00db      	lsls	r3, r3, #3
 800249a:	440b      	add	r3, r1
 800249c:	330c      	adds	r3, #12
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d1e9      	bne.n	800247a <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80024a6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80024aa:	2b06      	cmp	r3, #6
 80024ac:	d038      	beq.n	8002520 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 80024ae:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80024b2:	4924      	ldr	r1, [pc, #144]	@ (8002544 <HW_TS_Create+0xf0>)
 80024b4:	4613      	mov	r3, r2
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	4413      	add	r3, r2
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	440b      	add	r3, r1
 80024be:	330c      	adds	r3, #12
 80024c0:	2201      	movs	r2, #1
 80024c2:	701a      	strb	r2, [r3, #0]
 80024c4:	6a3b      	ldr	r3, [r7, #32]
 80024c6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	f383 8810 	msr	PRIMASK, r3
}
 80024ce:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 80024d0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80024d4:	491b      	ldr	r1, [pc, #108]	@ (8002544 <HW_TS_Create+0xf0>)
 80024d6:	4613      	mov	r3, r2
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	4413      	add	r3, r2
 80024dc:	00db      	lsls	r3, r3, #3
 80024de:	440b      	add	r3, r1
 80024e0:	3310      	adds	r3, #16
 80024e2:	68fa      	ldr	r2, [r7, #12]
 80024e4:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 80024e6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80024ea:	4916      	ldr	r1, [pc, #88]	@ (8002544 <HW_TS_Create+0xf0>)
 80024ec:	4613      	mov	r3, r2
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	4413      	add	r3, r2
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	440b      	add	r3, r1
 80024f6:	330d      	adds	r3, #13
 80024f8:	79fa      	ldrb	r2, [r7, #7]
 80024fa:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80024fc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002500:	4910      	ldr	r1, [pc, #64]	@ (8002544 <HW_TS_Create+0xf0>)
 8002502:	4613      	mov	r3, r2
 8002504:	005b      	lsls	r3, r3, #1
 8002506:	4413      	add	r3, r2
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	440b      	add	r3, r1
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002516:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8002518:	2300      	movs	r3, #0
 800251a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800251e:	e008      	b.n	8002532 <HW_TS_Create+0xde>
 8002520:	6a3b      	ldr	r3, [r7, #32]
 8002522:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	f383 8810 	msr	PRIMASK, r3
}
 800252a:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 800252c:	2301      	movs	r3, #1
 800252e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 8002532:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002536:	4618      	mov	r0, r3
 8002538:	372c      	adds	r7, #44	@ 0x2c
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	20000384 	.word	0x20000384

08002548 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002552:	f3ef 8310 	mrs	r3, PRIMASK
 8002556:	60fb      	str	r3, [r7, #12]
  return(result);
 8002558:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800255a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800255c:	b672      	cpsid	i
}
 800255e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002560:	2003      	movs	r0, #3
 8002562:	f003 fbce 	bl	8005d02 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002566:	4b34      	ldr	r3, [pc, #208]	@ (8002638 <HW_TS_Stop+0xf0>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	22ca      	movs	r2, #202	@ 0xca
 800256c:	625a      	str	r2, [r3, #36]	@ 0x24
 800256e:	4b32      	ldr	r3, [pc, #200]	@ (8002638 <HW_TS_Stop+0xf0>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	2253      	movs	r2, #83	@ 0x53
 8002574:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002576:	79fa      	ldrb	r2, [r7, #7]
 8002578:	4930      	ldr	r1, [pc, #192]	@ (800263c <HW_TS_Stop+0xf4>)
 800257a:	4613      	mov	r3, r2
 800257c:	005b      	lsls	r3, r3, #1
 800257e:	4413      	add	r3, r2
 8002580:	00db      	lsls	r3, r3, #3
 8002582:	440b      	add	r3, r1
 8002584:	330c      	adds	r3, #12
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	b2db      	uxtb	r3, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d142      	bne.n	8002614 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800258e:	79fb      	ldrb	r3, [r7, #7]
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff fc06 	bl	8001da4 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002598:	4b29      	ldr	r3, [pc, #164]	@ (8002640 <HW_TS_Stop+0xf8>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800259e:	7cfb      	ldrb	r3, [r7, #19]
 80025a0:	2b06      	cmp	r3, #6
 80025a2:	d12f      	bne.n	8002604 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80025a4:	4b27      	ldr	r3, [pc, #156]	@ (8002644 <HW_TS_Stop+0xfc>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025b0:	d107      	bne.n	80025c2 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80025b2:	bf00      	nop
 80025b4:	4b20      	ldr	r3, [pc, #128]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68db      	ldr	r3, [r3, #12]
 80025ba:	f003 0304 	and.w	r3, r3, #4
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d1f8      	bne.n	80025b4 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80025c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	4b1b      	ldr	r3, [pc, #108]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80025d0:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80025d2:	bf00      	nop
 80025d4:	4b18      	ldr	r3, [pc, #96]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	f003 0304 	and.w	r3, r3, #4
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d0f8      	beq.n	80025d4 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80025e2:	4b15      	ldr	r3, [pc, #84]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	b2da      	uxtb	r2, r3
 80025ea:	4b13      	ldr	r3, [pc, #76]	@ (8002638 <HW_TS_Stop+0xf0>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80025f2:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80025f4:	4b14      	ldr	r3, [pc, #80]	@ (8002648 <HW_TS_Stop+0x100>)
 80025f6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80025fa:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80025fc:	2003      	movs	r0, #3
 80025fe:	f003 fba8 	bl	8005d52 <HAL_NVIC_ClearPendingIRQ>
 8002602:	e007      	b.n	8002614 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002604:	4b11      	ldr	r3, [pc, #68]	@ (800264c <HW_TS_Stop+0x104>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	b2db      	uxtb	r3, r3
 800260a:	7cfa      	ldrb	r2, [r7, #19]
 800260c:	429a      	cmp	r2, r3
 800260e:	d001      	beq.n	8002614 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8002610:	f7ff fce4 	bl	8001fdc <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002614:	4b08      	ldr	r3, [pc, #32]	@ (8002638 <HW_TS_Stop+0xf0>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	22ff      	movs	r2, #255	@ 0xff
 800261a:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800261c:	2003      	movs	r0, #3
 800261e:	f003 fb62 	bl	8005ce6 <HAL_NVIC_EnableIRQ>
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f383 8810 	msr	PRIMASK, r3
}
 800262c:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800262e:	bf00      	nop
}
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20000714 	.word	0x20000714
 800263c:	20000384 	.word	0x20000384
 8002640:	20000414 	.word	0x20000414
 8002644:	40002800 	.word	0x40002800
 8002648:	58000800 	.word	0x58000800
 800264c:	20000415 	.word	0x20000415

08002650 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	4603      	mov	r3, r0
 8002658:	6039      	str	r1, [r7, #0]
 800265a:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 800265c:	79fa      	ldrb	r2, [r7, #7]
 800265e:	493b      	ldr	r1, [pc, #236]	@ (800274c <HW_TS_Start+0xfc>)
 8002660:	4613      	mov	r3, r2
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	4413      	add	r3, r2
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	440b      	add	r3, r1
 800266a:	330c      	adds	r3, #12
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d103      	bne.n	800267c <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff ff66 	bl	8002548 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800267c:	f3ef 8310 	mrs	r3, PRIMASK
 8002680:	60fb      	str	r3, [r7, #12]
  return(result);
 8002682:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002684:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002686:	b672      	cpsid	i
}
 8002688:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800268a:	2003      	movs	r0, #3
 800268c:	f003 fb39 	bl	8005d02 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002690:	4b2f      	ldr	r3, [pc, #188]	@ (8002750 <HW_TS_Start+0x100>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	22ca      	movs	r2, #202	@ 0xca
 8002696:	625a      	str	r2, [r3, #36]	@ 0x24
 8002698:	4b2d      	ldr	r3, [pc, #180]	@ (8002750 <HW_TS_Start+0x100>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2253      	movs	r2, #83	@ 0x53
 800269e:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80026a0:	79fa      	ldrb	r2, [r7, #7]
 80026a2:	492a      	ldr	r1, [pc, #168]	@ (800274c <HW_TS_Start+0xfc>)
 80026a4:	4613      	mov	r3, r2
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	4413      	add	r3, r2
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	440b      	add	r3, r1
 80026ae:	330c      	adds	r3, #12
 80026b0:	2202      	movs	r2, #2
 80026b2:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80026b4:	79fa      	ldrb	r2, [r7, #7]
 80026b6:	4925      	ldr	r1, [pc, #148]	@ (800274c <HW_TS_Start+0xfc>)
 80026b8:	4613      	mov	r3, r2
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	4413      	add	r3, r2
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	440b      	add	r3, r1
 80026c2:	3308      	adds	r3, #8
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80026c8:	79fa      	ldrb	r2, [r7, #7]
 80026ca:	4920      	ldr	r1, [pc, #128]	@ (800274c <HW_TS_Start+0xfc>)
 80026cc:	4613      	mov	r3, r2
 80026ce:	005b      	lsls	r3, r3, #1
 80026d0:	4413      	add	r3, r2
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	440b      	add	r3, r1
 80026d6:	3304      	adds	r3, #4
 80026d8:	683a      	ldr	r2, [r7, #0]
 80026da:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 80026dc:	79fb      	ldrb	r3, [r7, #7]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7ff fab6 	bl	8001c50 <linkTimer>
 80026e4:	4603      	mov	r3, r0
 80026e6:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80026e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002754 <HW_TS_Start+0x104>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80026ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002758 <HW_TS_Start+0x108>)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	7c7a      	ldrb	r2, [r7, #17]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d002      	beq.n	8002700 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80026fa:	f7ff fc6f 	bl	8001fdc <RescheduleTimerList>
 80026fe:	e013      	b.n	8002728 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002700:	79fa      	ldrb	r2, [r7, #7]
 8002702:	4912      	ldr	r1, [pc, #72]	@ (800274c <HW_TS_Start+0xfc>)
 8002704:	4613      	mov	r3, r2
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	4413      	add	r3, r2
 800270a:	00db      	lsls	r3, r3, #3
 800270c:	440b      	add	r3, r1
 800270e:	3308      	adds	r3, #8
 8002710:	6819      	ldr	r1, [r3, #0]
 8002712:	8a7b      	ldrh	r3, [r7, #18]
 8002714:	79fa      	ldrb	r2, [r7, #7]
 8002716:	1ac9      	subs	r1, r1, r3
 8002718:	480c      	ldr	r0, [pc, #48]	@ (800274c <HW_TS_Start+0xfc>)
 800271a:	4613      	mov	r3, r2
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	4413      	add	r3, r2
 8002720:	00db      	lsls	r3, r3, #3
 8002722:	4403      	add	r3, r0
 8002724:	3308      	adds	r3, #8
 8002726:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002728:	4b09      	ldr	r3, [pc, #36]	@ (8002750 <HW_TS_Start+0x100>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	22ff      	movs	r2, #255	@ 0xff
 800272e:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002730:	2003      	movs	r0, #3
 8002732:	f003 fad8 	bl	8005ce6 <HAL_NVIC_EnableIRQ>
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	f383 8810 	msr	PRIMASK, r3
}
 8002740:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002742:	bf00      	nop
}
 8002744:	3718      	adds	r7, #24
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	20000384 	.word	0x20000384
 8002750:	20000714 	.word	0x20000714
 8002754:	20000414 	.word	0x20000414
 8002758:	20000415 	.word	0x20000415

0800275c <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	460b      	mov	r3, r1
 8002766:	607a      	str	r2, [r7, #4]
 8002768:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4798      	blx	r3

  return;
 800276e:	bf00      	nop
}
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
	...

08002778 <HW_UART_Receive_IT>:
    void (*HW_hlpuart1RxCb)(void);
    void (*HW_hlpuart1TxCb)(void);
#endif

void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	60b9      	str	r1, [r7, #8]
 8002780:	607b      	str	r3, [r7, #4]
 8002782:	4603      	mov	r3, r0
 8002784:	73fb      	strb	r3, [r7, #15]
 8002786:	4613      	mov	r3, r2
 8002788:	81bb      	strh	r3, [r7, #12]
    switch (hw_uart_id)
 800278a:	7bfb      	ldrb	r3, [r7, #15]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d002      	beq.n	8002796 <HW_UART_Receive_IT+0x1e>
 8002790:	2b02      	cmp	r3, #2
 8002792:	d00d      	beq.n	80027b0 <HW_UART_Receive_IT+0x38>
            HW_UART_RX_IT(hlpuart1, LPUART1);
            break;
#endif

        default:
            break;
 8002794:	e019      	b.n	80027ca <HW_UART_Receive_IT+0x52>
            HW_UART_RX_IT(huart1, USART1);
 8002796:	4a0f      	ldr	r2, [pc, #60]	@ (80027d4 <HW_UART_Receive_IT+0x5c>)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6013      	str	r3, [r2, #0]
 800279c:	4b0e      	ldr	r3, [pc, #56]	@ (80027d8 <HW_UART_Receive_IT+0x60>)
 800279e:	4a0f      	ldr	r2, [pc, #60]	@ (80027dc <HW_UART_Receive_IT+0x64>)
 80027a0:	601a      	str	r2, [r3, #0]
 80027a2:	89bb      	ldrh	r3, [r7, #12]
 80027a4:	461a      	mov	r2, r3
 80027a6:	68b9      	ldr	r1, [r7, #8]
 80027a8:	480b      	ldr	r0, [pc, #44]	@ (80027d8 <HW_UART_Receive_IT+0x60>)
 80027aa:	f006 ff97 	bl	80096dc <HAL_UART_Receive_IT>
            break;
 80027ae:	e00c      	b.n	80027ca <HW_UART_Receive_IT+0x52>
            HW_UART_RX_IT(hlpuart1, LPUART1);
 80027b0:	4a0b      	ldr	r2, [pc, #44]	@ (80027e0 <HW_UART_Receive_IT+0x68>)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6013      	str	r3, [r2, #0]
 80027b6:	4b0b      	ldr	r3, [pc, #44]	@ (80027e4 <HW_UART_Receive_IT+0x6c>)
 80027b8:	4a0b      	ldr	r2, [pc, #44]	@ (80027e8 <HW_UART_Receive_IT+0x70>)
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	89bb      	ldrh	r3, [r7, #12]
 80027be:	461a      	mov	r2, r3
 80027c0:	68b9      	ldr	r1, [r7, #8]
 80027c2:	4808      	ldr	r0, [pc, #32]	@ (80027e4 <HW_UART_Receive_IT+0x6c>)
 80027c4:	f006 ff8a 	bl	80096dc <HAL_UART_Receive_IT>
            break;
 80027c8:	bf00      	nop
    }

    return;
 80027ca:	bf00      	nop
}
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	20000424 	.word	0x20000424
 80027d8:	200005ac 	.word	0x200005ac
 80027dc:	40013800 	.word	0x40013800
 80027e0:	2000042c 	.word	0x2000042c
 80027e4:	20000518 	.word	0x20000518
 80027e8:	40008000 	.word	0x40008000

080027ec <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60b9      	str	r1, [r7, #8]
 80027f4:	607b      	str	r3, [r7, #4]
 80027f6:	4603      	mov	r3, r0
 80027f8:	73fb      	strb	r3, [r7, #15]
 80027fa:	4613      	mov	r3, r2
 80027fc:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 80027fe:	2300      	movs	r3, #0
 8002800:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 8002802:	2300      	movs	r3, #0
 8002804:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 8002806:	7bfb      	ldrb	r3, [r7, #15]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d002      	beq.n	8002812 <HW_UART_Transmit_DMA+0x26>
 800280c:	2b02      	cmp	r3, #2
 800280e:	d00f      	beq.n	8002830 <HW_UART_Transmit_DMA+0x44>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 8002810:	e01d      	b.n	800284e <HW_UART_Transmit_DMA+0x62>
            HW_huart1TxCb = cb;
 8002812:	4a1f      	ldr	r2, [pc, #124]	@ (8002890 <HW_UART_Transmit_DMA+0xa4>)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 8002818:	4b1e      	ldr	r3, [pc, #120]	@ (8002894 <HW_UART_Transmit_DMA+0xa8>)
 800281a:	4a1f      	ldr	r2, [pc, #124]	@ (8002898 <HW_UART_Transmit_DMA+0xac>)
 800281c:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 800281e:	89bb      	ldrh	r3, [r7, #12]
 8002820:	461a      	mov	r2, r3
 8002822:	68b9      	ldr	r1, [r7, #8]
 8002824:	481b      	ldr	r0, [pc, #108]	@ (8002894 <HW_UART_Transmit_DMA+0xa8>)
 8002826:	f006 ffa5 	bl	8009774 <HAL_UART_Transmit_DMA>
 800282a:	4603      	mov	r3, r0
 800282c:	75fb      	strb	r3, [r7, #23]
            break;
 800282e:	e00e      	b.n	800284e <HW_UART_Transmit_DMA+0x62>
            HW_hlpuart1TxCb = cb;
 8002830:	4a1a      	ldr	r2, [pc, #104]	@ (800289c <HW_UART_Transmit_DMA+0xb0>)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6013      	str	r3, [r2, #0]
            hlpuart1.Instance = LPUART1;
 8002836:	4b1a      	ldr	r3, [pc, #104]	@ (80028a0 <HW_UART_Transmit_DMA+0xb4>)
 8002838:	4a1a      	ldr	r2, [pc, #104]	@ (80028a4 <HW_UART_Transmit_DMA+0xb8>)
 800283a:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 800283c:	89bb      	ldrh	r3, [r7, #12]
 800283e:	461a      	mov	r2, r3
 8002840:	68b9      	ldr	r1, [r7, #8]
 8002842:	4817      	ldr	r0, [pc, #92]	@ (80028a0 <HW_UART_Transmit_DMA+0xb4>)
 8002844:	f006 ff96 	bl	8009774 <HAL_UART_Transmit_DMA>
 8002848:	4603      	mov	r3, r0
 800284a:	75fb      	strb	r3, [r7, #23]
            break;
 800284c:	bf00      	nop
    }

    switch (hal_status)
 800284e:	7dfb      	ldrb	r3, [r7, #23]
 8002850:	2b03      	cmp	r3, #3
 8002852:	d817      	bhi.n	8002884 <HW_UART_Transmit_DMA+0x98>
 8002854:	a201      	add	r2, pc, #4	@ (adr r2, 800285c <HW_UART_Transmit_DMA+0x70>)
 8002856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800285a:	bf00      	nop
 800285c:	0800286d 	.word	0x0800286d
 8002860:	08002873 	.word	0x08002873
 8002864:	08002879 	.word	0x08002879
 8002868:	0800287f 	.word	0x0800287f
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 800286c:	2300      	movs	r3, #0
 800286e:	75bb      	strb	r3, [r7, #22]
            break;
 8002870:	e009      	b.n	8002886 <HW_UART_Transmit_DMA+0x9a>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 8002872:	2301      	movs	r3, #1
 8002874:	75bb      	strb	r3, [r7, #22]
            break;
 8002876:	e006      	b.n	8002886 <HW_UART_Transmit_DMA+0x9a>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 8002878:	2302      	movs	r3, #2
 800287a:	75bb      	strb	r3, [r7, #22]
            break;
 800287c:	e003      	b.n	8002886 <HW_UART_Transmit_DMA+0x9a>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 800287e:	2303      	movs	r3, #3
 8002880:	75bb      	strb	r3, [r7, #22]
            break;
 8002882:	e000      	b.n	8002886 <HW_UART_Transmit_DMA+0x9a>

        default:
            break;
 8002884:	bf00      	nop
    }

    return hw_status;
 8002886:	7dbb      	ldrb	r3, [r7, #22]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20000428 	.word	0x20000428
 8002894:	200005ac 	.word	0x200005ac
 8002898:	40013800 	.word	0x40013800
 800289c:	20000430 	.word	0x20000430
 80028a0:	20000518 	.word	0x20000518
 80028a4:	40008000 	.word	0x40008000

080028a8 <HAL_UART_RxCpltCallback>:

    return;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0f      	ldr	r2, [pc, #60]	@ (80028f4 <HAL_UART_RxCpltCallback+0x4c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d00a      	beq.n	80028d0 <HAL_UART_RxCpltCallback+0x28>
 80028ba:	4a0f      	ldr	r2, [pc, #60]	@ (80028f8 <HAL_UART_RxCpltCallback+0x50>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d10f      	bne.n	80028e0 <HAL_UART_RxCpltCallback+0x38>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1RxCb)
 80028c0:	4b0e      	ldr	r3, [pc, #56]	@ (80028fc <HAL_UART_RxCpltCallback+0x54>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d00d      	beq.n	80028e4 <HAL_UART_RxCpltCallback+0x3c>
            {
                HW_huart1RxCb();
 80028c8:	4b0c      	ldr	r3, [pc, #48]	@ (80028fc <HAL_UART_RxCpltCallback+0x54>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4798      	blx	r3
            }
            break;
 80028ce:	e009      	b.n	80028e4 <HAL_UART_RxCpltCallback+0x3c>
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1RxCb)
 80028d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002900 <HAL_UART_RxCpltCallback+0x58>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d007      	beq.n	80028e8 <HAL_UART_RxCpltCallback+0x40>
            {
                HW_hlpuart1RxCb();
 80028d8:	4b09      	ldr	r3, [pc, #36]	@ (8002900 <HAL_UART_RxCpltCallback+0x58>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4798      	blx	r3
            }
            break;
 80028de:	e003      	b.n	80028e8 <HAL_UART_RxCpltCallback+0x40>
#endif

        default:
            break;
 80028e0:	bf00      	nop
 80028e2:	e002      	b.n	80028ea <HAL_UART_RxCpltCallback+0x42>
            break;
 80028e4:	bf00      	nop
 80028e6:	e000      	b.n	80028ea <HAL_UART_RxCpltCallback+0x42>
            break;
 80028e8:	bf00      	nop
    }

    return;
 80028ea:	bf00      	nop
}
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40008000 	.word	0x40008000
 80028f8:	40013800 	.word	0x40013800
 80028fc:	20000424 	.word	0x20000424
 8002900:	2000042c 	.word	0x2000042c

08002904 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a0f      	ldr	r2, [pc, #60]	@ (8002950 <HAL_UART_TxCpltCallback+0x4c>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d00a      	beq.n	800292c <HAL_UART_TxCpltCallback+0x28>
 8002916:	4a0f      	ldr	r2, [pc, #60]	@ (8002954 <HAL_UART_TxCpltCallback+0x50>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d10f      	bne.n	800293c <HAL_UART_TxCpltCallback+0x38>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 800291c:	4b0e      	ldr	r3, [pc, #56]	@ (8002958 <HAL_UART_TxCpltCallback+0x54>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d00d      	beq.n	8002940 <HAL_UART_TxCpltCallback+0x3c>
            {
                HW_huart1TxCb();
 8002924:	4b0c      	ldr	r3, [pc, #48]	@ (8002958 <HAL_UART_TxCpltCallback+0x54>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4798      	blx	r3
            }
            break;
 800292a:	e009      	b.n	8002940 <HAL_UART_TxCpltCallback+0x3c>
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1TxCb)
 800292c:	4b0b      	ldr	r3, [pc, #44]	@ (800295c <HAL_UART_TxCpltCallback+0x58>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d007      	beq.n	8002944 <HAL_UART_TxCpltCallback+0x40>
            {
                HW_hlpuart1TxCb();
 8002934:	4b09      	ldr	r3, [pc, #36]	@ (800295c <HAL_UART_TxCpltCallback+0x58>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4798      	blx	r3
            }
            break;
 800293a:	e003      	b.n	8002944 <HAL_UART_TxCpltCallback+0x40>
#endif

        default:
            break;
 800293c:	bf00      	nop
 800293e:	e002      	b.n	8002946 <HAL_UART_TxCpltCallback+0x42>
            break;
 8002940:	bf00      	nop
 8002942:	e000      	b.n	8002946 <HAL_UART_TxCpltCallback+0x42>
            break;
 8002944:	bf00      	nop
    }

    return;
 8002946:	bf00      	nop
}
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	40008000 	.word	0x40008000
 8002954:	40013800 	.word	0x40013800
 8002958:	20000428 	.word	0x20000428
 800295c:	20000430 	.word	0x20000430

08002960 <LL_RCC_LSE_SetDriveCapability>:
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002968:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800296c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002970:	f023 0218 	bic.w	r2, r3, #24
 8002974:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4313      	orrs	r3, r2
 800297c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <LL_AHB1_GRP1_EnableClock>:
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002994:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002998:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800299a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80029a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4013      	ands	r3, r2
 80029ae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029b0:	68fb      	ldr	r3, [r7, #12]
}
 80029b2:	bf00      	nop
 80029b4:	3714      	adds	r7, #20
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr

080029be <LL_AHB2_GRP1_EnableClock>:
{
 80029be:	b480      	push	{r7}
 80029c0:	b085      	sub	sp, #20
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80029c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029cc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80029d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	4013      	ands	r3, r2
 80029e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029e2:	68fb      	ldr	r3, [r7, #12]
}
 80029e4:	bf00      	nop
 80029e6:	3714      	adds	r7, #20
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <Clock_SetTime>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/*********** CLOCK API ***********/
void Clock_SetTime(uint8_t hour24, uint8_t minute, uint8_t second)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	4603      	mov	r3, r0
 80029f8:	71fb      	strb	r3, [r7, #7]
 80029fa:	460b      	mov	r3, r1
 80029fc:	71bb      	strb	r3, [r7, #6]
 80029fe:	4613      	mov	r3, r2
 8002a00:	717b      	strb	r3, [r7, #5]
  if (hour24 >= 24)  hour24  = 0;
 8002a02:	79fb      	ldrb	r3, [r7, #7]
 8002a04:	2b17      	cmp	r3, #23
 8002a06:	d901      	bls.n	8002a0c <Clock_SetTime+0x1c>
 8002a08:	2300      	movs	r3, #0
 8002a0a:	71fb      	strb	r3, [r7, #7]
  if (minute >= 60)  minute  = 0;
 8002a0c:	79bb      	ldrb	r3, [r7, #6]
 8002a0e:	2b3b      	cmp	r3, #59	@ 0x3b
 8002a10:	d901      	bls.n	8002a16 <Clock_SetTime+0x26>
 8002a12:	2300      	movs	r3, #0
 8002a14:	71bb      	strb	r3, [r7, #6]
  if (second >= 60)  second  = 0;
 8002a16:	797b      	ldrb	r3, [r7, #5]
 8002a18:	2b3b      	cmp	r3, #59	@ 0x3b
 8002a1a:	d901      	bls.n	8002a20 <Clock_SetTime+0x30>
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	717b      	strb	r3, [r7, #5]

  g_hours   = hour24;
 8002a20:	4a09      	ldr	r2, [pc, #36]	@ (8002a48 <Clock_SetTime+0x58>)
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	7013      	strb	r3, [r2, #0]
  g_minutes = minute;
 8002a26:	4a09      	ldr	r2, [pc, #36]	@ (8002a4c <Clock_SetTime+0x5c>)
 8002a28:	79bb      	ldrb	r3, [r7, #6]
 8002a2a:	7013      	strb	r3, [r2, #0]
  g_seconds = second;
 8002a2c:	4a08      	ldr	r2, [pc, #32]	@ (8002a50 <Clock_SetTime+0x60>)
 8002a2e:	797b      	ldrb	r3, [r7, #5]
 8002a30:	7013      	strb	r3, [r2, #0]

  g_bleWriteCount++;    // count how many times BLE called us
 8002a32:	4b08      	ldr	r3, [pc, #32]	@ (8002a54 <Clock_SetTime+0x64>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	3301      	adds	r3, #1
 8002a38:	4a06      	ldr	r2, [pc, #24]	@ (8002a54 <Clock_SetTime+0x64>)
 8002a3a:	6013      	str	r3, [r2, #0]
}
 8002a3c:	bf00      	nop
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	20000778 	.word	0x20000778
 8002a4c:	20000779 	.word	0x20000779
 8002a50:	2000077a 	.word	0x2000077a
 8002a54:	2000077c 	.word	0x2000077c

08002a58 <Clock_SetAlarm>:

void Clock_SetAlarm(uint8_t hour24, uint8_t minute)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	460a      	mov	r2, r1
 8002a62:	71fb      	strb	r3, [r7, #7]
 8002a64:	4613      	mov	r3, r2
 8002a66:	71bb      	strb	r3, [r7, #6]
  if (hour24 >= 24)  hour24 = 0;
 8002a68:	79fb      	ldrb	r3, [r7, #7]
 8002a6a:	2b17      	cmp	r3, #23
 8002a6c:	d901      	bls.n	8002a72 <Clock_SetAlarm+0x1a>
 8002a6e:	2300      	movs	r3, #0
 8002a70:	71fb      	strb	r3, [r7, #7]
  if (minute >= 60)  minute = 0;
 8002a72:	79bb      	ldrb	r3, [r7, #6]
 8002a74:	2b3b      	cmp	r3, #59	@ 0x3b
 8002a76:	d901      	bls.n	8002a7c <Clock_SetAlarm+0x24>
 8002a78:	2300      	movs	r3, #0
 8002a7a:	71bb      	strb	r3, [r7, #6]

  g_alarmHour    = hour24;
 8002a7c:	4a18      	ldr	r2, [pc, #96]	@ (8002ae0 <Clock_SetAlarm+0x88>)
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	7013      	strb	r3, [r2, #0]
  g_alarmMinute  = minute;
 8002a82:	4a18      	ldr	r2, [pc, #96]	@ (8002ae4 <Clock_SetAlarm+0x8c>)
 8002a84:	79bb      	ldrb	r3, [r7, #6]
 8002a86:	7013      	strb	r3, [r2, #0]
  g_alarmEnabled = 1;
 8002a88:	4b17      	ldr	r3, [pc, #92]	@ (8002ae8 <Clock_SetAlarm+0x90>)
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	701a      	strb	r2, [r3, #0]
  g_alarmLatched = 0;
 8002a8e:	4b17      	ldr	r3, [pc, #92]	@ (8002aec <Clock_SetAlarm+0x94>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	701a      	strb	r2, [r3, #0]

  /* Start with LED low */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8002a94:	2200      	movs	r2, #0
 8002a96:	2140      	movs	r1, #64	@ 0x40
 8002a98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a9c:	f003 fe84 	bl	80067a8 <HAL_GPIO_WritePin>

  /* DEBUG: blink PA6 three times whenever an alarm is programmed */
  for (int i = 0; i < 3; i++)
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	60fb      	str	r3, [r7, #12]
 8002aa4:	e014      	b.n	8002ad0 <Clock_SetAlarm+0x78>
  {
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	2140      	movs	r1, #64	@ 0x40
 8002aaa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002aae:	f003 fe7b 	bl	80067a8 <HAL_GPIO_WritePin>
    HAL_Delay(150);
 8002ab2:	2096      	movs	r0, #150	@ 0x96
 8002ab4:	f7fe fed4 	bl	8001860 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2140      	movs	r1, #64	@ 0x40
 8002abc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ac0:	f003 fe72 	bl	80067a8 <HAL_GPIO_WritePin>
    HAL_Delay(150);
 8002ac4:	2096      	movs	r0, #150	@ 0x96
 8002ac6:	f7fe fecb 	bl	8001860 <HAL_Delay>
  for (int i = 0; i < 3; i++)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	3301      	adds	r3, #1
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	dde7      	ble.n	8002aa6 <Clock_SetAlarm+0x4e>
  }
}
 8002ad6:	bf00      	nop
 8002ad8:	bf00      	nop
 8002ada:	3710      	adds	r7, #16
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	20000008 	.word	0x20000008
 8002ae4:	20000780 	.word	0x20000780
 8002ae8:	20000781 	.word	0x20000781
 8002aec:	20000782 	.word	0x20000782

08002af0 <LCD_EnablePulse>:

/*********** LCD DRIVER ***********/
static void LCD_EnablePulse(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LCD_E_GPIO_PORT, LCD_E_PIN, GPIO_PIN_SET);
 8002af4:	2201      	movs	r2, #1
 8002af6:	2108      	movs	r1, #8
 8002af8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002afc:	f003 fe54 	bl	80067a8 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8002b00:	2001      	movs	r0, #1
 8002b02:	f7fe fead 	bl	8001860 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_E_GPIO_PORT, LCD_E_PIN, GPIO_PIN_RESET);
 8002b06:	2200      	movs	r2, #0
 8002b08:	2108      	movs	r1, #8
 8002b0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b0e:	f003 fe4b 	bl	80067a8 <HAL_GPIO_WritePin>
}
 8002b12:	bf00      	nop
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <LCD_Send4Bits>:

static void LCD_Send4Bits(uint8_t data)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b082      	sub	sp, #8
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LCD_D4_GPIO_PORT, LCD_D4_PIN, (data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	461a      	mov	r2, r3
 8002b2a:	2120      	movs	r1, #32
 8002b2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b30:	f003 fe3a 	bl	80067a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_D5_GPIO_PORT, LCD_D5_PIN, (data & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	105b      	asrs	r3, r3, #1
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	461a      	mov	r2, r3
 8002b42:	2101      	movs	r1, #1
 8002b44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b48:	f003 fe2e 	bl	80067a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_D6_GPIO_PORT, LCD_D6_PIN, (data & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	109b      	asrs	r3, r3, #2
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	461a      	mov	r2, r3
 8002b5a:	2102      	movs	r1, #2
 8002b5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b60:	f003 fe22 	bl	80067a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_D7_GPIO_PORT, LCD_D7_PIN, (data & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8002b64:	79fb      	ldrb	r3, [r7, #7]
 8002b66:	10db      	asrs	r3, r3, #3
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	461a      	mov	r2, r3
 8002b72:	2110      	movs	r1, #16
 8002b74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b78:	f003 fe16 	bl	80067a8 <HAL_GPIO_WritePin>
}
 8002b7c:	bf00      	nop
 8002b7e:	3708      	adds	r7, #8
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <LCD_Send>:

static void LCD_Send(uint8_t value, uint8_t isData)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	460a      	mov	r2, r1
 8002b8e:	71fb      	strb	r3, [r7, #7]
 8002b90:	4613      	mov	r3, r2
 8002b92:	71bb      	strb	r3, [r7, #6]
  HAL_GPIO_WritePin(LCD_RS_GPIO_PORT, LCD_RS_PIN,
 8002b94:	79bb      	ldrb	r3, [r7, #6]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	bf14      	ite	ne
 8002b9a:	2301      	movne	r3, #1
 8002b9c:	2300      	moveq	r3, #0
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	2104      	movs	r1, #4
 8002ba4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ba8:	f003 fdfe 	bl	80067a8 <HAL_GPIO_WritePin>
                    isData ? GPIO_PIN_SET : GPIO_PIN_RESET);

  LCD_Send4Bits(value >> 4);
 8002bac:	79fb      	ldrb	r3, [r7, #7]
 8002bae:	091b      	lsrs	r3, r3, #4
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff ffaf 	bl	8002b16 <LCD_Send4Bits>
  LCD_EnablePulse();
 8002bb8:	f7ff ff9a 	bl	8002af0 <LCD_EnablePulse>

  LCD_Send4Bits(value & 0x0F);
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	f003 030f 	and.w	r3, r3, #15
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff ffa6 	bl	8002b16 <LCD_Send4Bits>
  LCD_EnablePulse();
 8002bca:	f7ff ff91 	bl	8002af0 <LCD_EnablePulse>
}
 8002bce:	bf00      	nop
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <LCD_Command>:

static void LCD_Command(uint8_t cmd)
{
 8002bd6:	b580      	push	{r7, lr}
 8002bd8:	b082      	sub	sp, #8
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	4603      	mov	r3, r0
 8002bde:	71fb      	strb	r3, [r7, #7]
  LCD_Send(cmd, 0);
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	2100      	movs	r1, #0
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff ffcd 	bl	8002b84 <LCD_Send>
}
 8002bea:	bf00      	nop
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <LCD_Data>:

static void LCD_Data(uint8_t data)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b082      	sub	sp, #8
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	71fb      	strb	r3, [r7, #7]
  LCD_Send(data, 1);
 8002bfc:	79fb      	ldrb	r3, [r7, #7]
 8002bfe:	2101      	movs	r1, #1
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7ff ffbf 	bl	8002b84 <LCD_Send>
}
 8002c06:	bf00      	nop
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <LCD_Init>:

static void LCD_Init(void)
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	af00      	add	r7, sp, #0
  HAL_Delay(50);
 8002c12:	2032      	movs	r0, #50	@ 0x32
 8002c14:	f7fe fe24 	bl	8001860 <HAL_Delay>

  LCD_Send4Bits(0x03);
 8002c18:	2003      	movs	r0, #3
 8002c1a:	f7ff ff7c 	bl	8002b16 <LCD_Send4Bits>
  LCD_EnablePulse();
 8002c1e:	f7ff ff67 	bl	8002af0 <LCD_EnablePulse>
  HAL_Delay(5);
 8002c22:	2005      	movs	r0, #5
 8002c24:	f7fe fe1c 	bl	8001860 <HAL_Delay>

  LCD_Send4Bits(0x03);
 8002c28:	2003      	movs	r0, #3
 8002c2a:	f7ff ff74 	bl	8002b16 <LCD_Send4Bits>
  LCD_EnablePulse();
 8002c2e:	f7ff ff5f 	bl	8002af0 <LCD_EnablePulse>
  HAL_Delay(5);
 8002c32:	2005      	movs	r0, #5
 8002c34:	f7fe fe14 	bl	8001860 <HAL_Delay>

  LCD_Send4Bits(0x03);
 8002c38:	2003      	movs	r0, #3
 8002c3a:	f7ff ff6c 	bl	8002b16 <LCD_Send4Bits>
  LCD_EnablePulse();
 8002c3e:	f7ff ff57 	bl	8002af0 <LCD_EnablePulse>
  HAL_Delay(5);
 8002c42:	2005      	movs	r0, #5
 8002c44:	f7fe fe0c 	bl	8001860 <HAL_Delay>

  LCD_Send4Bits(0x02);
 8002c48:	2002      	movs	r0, #2
 8002c4a:	f7ff ff64 	bl	8002b16 <LCD_Send4Bits>
  LCD_EnablePulse();
 8002c4e:	f7ff ff4f 	bl	8002af0 <LCD_EnablePulse>
  HAL_Delay(5);
 8002c52:	2005      	movs	r0, #5
 8002c54:	f7fe fe04 	bl	8001860 <HAL_Delay>

  LCD_Command(0x28); // 4-bit, 2-line
 8002c58:	2028      	movs	r0, #40	@ 0x28
 8002c5a:	f7ff ffbc 	bl	8002bd6 <LCD_Command>
  LCD_Command(0x08); // display off
 8002c5e:	2008      	movs	r0, #8
 8002c60:	f7ff ffb9 	bl	8002bd6 <LCD_Command>
  LCD_Command(0x01); // clear
 8002c64:	2001      	movs	r0, #1
 8002c66:	f7ff ffb6 	bl	8002bd6 <LCD_Command>
  HAL_Delay(2);
 8002c6a:	2002      	movs	r0, #2
 8002c6c:	f7fe fdf8 	bl	8001860 <HAL_Delay>
  LCD_Command(0x06); // entry mode
 8002c70:	2006      	movs	r0, #6
 8002c72:	f7ff ffb0 	bl	8002bd6 <LCD_Command>
  LCD_Command(0x0C); // display on, cursor off
 8002c76:	200c      	movs	r0, #12
 8002c78:	f7ff ffad 	bl	8002bd6 <LCD_Command>
}
 8002c7c:	bf00      	nop
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <LCD_SetCursor>:

static void LCD_SetCursor(uint8_t col, uint8_t row)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	460a      	mov	r2, r1
 8002c8a:	71fb      	strb	r3, [r7, #7]
 8002c8c:	4613      	mov	r3, r2
 8002c8e:	71bb      	strb	r3, [r7, #6]
  uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8002c90:	4b0a      	ldr	r3, [pc, #40]	@ (8002cbc <LCD_SetCursor+0x3c>)
 8002c92:	60fb      	str	r3, [r7, #12]
  LCD_Command(0x80 | (col + row_offsets[row]));
 8002c94:	79bb      	ldrb	r3, [r7, #6]
 8002c96:	3310      	adds	r3, #16
 8002c98:	443b      	add	r3, r7
 8002c9a:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	4413      	add	r3, r2
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	b25b      	sxtb	r3, r3
 8002ca6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002caa:	b25b      	sxtb	r3, r3
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff ff91 	bl	8002bd6 <LCD_Command>
}
 8002cb4:	bf00      	nop
 8002cb6:	3710      	adds	r7, #16
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	54144000 	.word	0x54144000

08002cc0 <LCD_Print>:

static void LCD_Print(char *str)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  while (*str)
 8002cc8:	e006      	b.n	8002cd8 <LCD_Print+0x18>
  {
    LCD_Data((uint8_t)*str++);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	1c5a      	adds	r2, r3, #1
 8002cce:	607a      	str	r2, [r7, #4]
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff ff8d 	bl	8002bf2 <LCD_Data>
  while (*str)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	781b      	ldrb	r3, [r3, #0]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d1f4      	bne.n	8002cca <LCD_Print+0xa>
  }
}
 8002ce0:	bf00      	nop
 8002ce2:	bf00      	nop
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
	...

08002cec <INA219_ReadReg>:

/*********** INA219 ***********/
static uint16_t INA219_ReadReg(uint16_t addr, uint8_t reg)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b088      	sub	sp, #32
 8002cf0:	af04      	add	r7, sp, #16
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	460a      	mov	r2, r1
 8002cf6:	80fb      	strh	r3, [r7, #6]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	717b      	strb	r3, [r7, #5]
  uint8_t buf[2];
  if (HAL_I2C_Mem_Read(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, 2, HAL_MAX_DELAY) != HAL_OK)
 8002cfc:	797b      	ldrb	r3, [r7, #5]
 8002cfe:	b29a      	uxth	r2, r3
 8002d00:	88f9      	ldrh	r1, [r7, #6]
 8002d02:	f04f 33ff 	mov.w	r3, #4294967295
 8002d06:	9302      	str	r3, [sp, #8]
 8002d08:	2302      	movs	r3, #2
 8002d0a:	9301      	str	r3, [sp, #4]
 8002d0c:	f107 030c 	add.w	r3, r7, #12
 8002d10:	9300      	str	r3, [sp, #0]
 8002d12:	2301      	movs	r3, #1
 8002d14:	480a      	ldr	r0, [pc, #40]	@ (8002d40 <INA219_ReadReg+0x54>)
 8002d16:	f003 ff65 	bl	8006be4 <HAL_I2C_Mem_Read>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <INA219_ReadReg+0x38>
    return 0;
 8002d20:	2300      	movs	r3, #0
 8002d22:	e008      	b.n	8002d36 <INA219_ReadReg+0x4a>
  return (uint16_t)((buf[0] << 8) | buf[1]);
 8002d24:	7b3b      	ldrb	r3, [r7, #12]
 8002d26:	b21b      	sxth	r3, r3
 8002d28:	021b      	lsls	r3, r3, #8
 8002d2a:	b21a      	sxth	r2, r3
 8002d2c:	7b7b      	ldrb	r3, [r7, #13]
 8002d2e:	b21b      	sxth	r3, r3
 8002d30:	4313      	orrs	r3, r2
 8002d32:	b21b      	sxth	r3, r3
 8002d34:	b29b      	uxth	r3, r3
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3710      	adds	r7, #16
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	20000434 	.word	0x20000434

08002d44 <INA219_WriteReg>:

static void INA219_WriteReg(uint16_t addr, uint8_t reg, uint16_t val)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b088      	sub	sp, #32
 8002d48:	af04      	add	r7, sp, #16
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	80fb      	strh	r3, [r7, #6]
 8002d4e:	460b      	mov	r3, r1
 8002d50:	717b      	strb	r3, [r7, #5]
 8002d52:	4613      	mov	r3, r2
 8002d54:	807b      	strh	r3, [r7, #2]
  uint8_t buf[2] = { (uint8_t)(val >> 8), (uint8_t)(val & 0xFF) };
 8002d56:	887b      	ldrh	r3, [r7, #2]
 8002d58:	0a1b      	lsrs	r3, r3, #8
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	733b      	strb	r3, [r7, #12]
 8002d60:	887b      	ldrh	r3, [r7, #2]
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	737b      	strb	r3, [r7, #13]
  HAL_I2C_Mem_Write(&hi2c1, addr, reg, I2C_MEMADD_SIZE_8BIT, buf, 2, HAL_MAX_DELAY);
 8002d66:	797b      	ldrb	r3, [r7, #5]
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	88f9      	ldrh	r1, [r7, #6]
 8002d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d70:	9302      	str	r3, [sp, #8]
 8002d72:	2302      	movs	r3, #2
 8002d74:	9301      	str	r3, [sp, #4]
 8002d76:	f107 030c 	add.w	r3, r7, #12
 8002d7a:	9300      	str	r3, [sp, #0]
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	4803      	ldr	r0, [pc, #12]	@ (8002d8c <INA219_WriteReg+0x48>)
 8002d80:	f003 fe1c 	bl	80069bc <HAL_I2C_Mem_Write>
}
 8002d84:	bf00      	nop
 8002d86:	3710      	adds	r7, #16
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	20000434 	.word	0x20000434

08002d90 <INA219_Init>:

static void INA219_Init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
  float currentLSB_A = 0.0001f;
 8002d96:	4b16      	ldr	r3, [pc, #88]	@ (8002df0 <INA219_Init+0x60>)
 8002d98:	607b      	str	r3, [r7, #4]
  uint16_t calib = (uint16_t)(0.04096f / (currentLSB_A * 0.1f));
 8002d9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d9e:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002df4 <INA219_Init+0x64>
 8002da2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002da6:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8002df8 <INA219_Init+0x68>
 8002daa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002db2:	ee17 3a90 	vmov	r3, s15
 8002db6:	807b      	strh	r3, [r7, #2]

  INA219_WriteReg(INA1_ADDR, INA219_REG_CONFIG, 0x399F);
 8002db8:	f643 129f 	movw	r2, #14751	@ 0x399f
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	2080      	movs	r0, #128	@ 0x80
 8002dc0:	f7ff ffc0 	bl	8002d44 <INA219_WriteReg>
  INA219_WriteReg(INA1_ADDR, INA219_REG_CALIB, calib);
 8002dc4:	887b      	ldrh	r3, [r7, #2]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	2105      	movs	r1, #5
 8002dca:	2080      	movs	r0, #128	@ 0x80
 8002dcc:	f7ff ffba 	bl	8002d44 <INA219_WriteReg>

  INA219_WriteReg(INA2_ADDR, INA219_REG_CONFIG, 0x399F);
 8002dd0:	f643 129f 	movw	r2, #14751	@ 0x399f
 8002dd4:	2100      	movs	r1, #0
 8002dd6:	2082      	movs	r0, #130	@ 0x82
 8002dd8:	f7ff ffb4 	bl	8002d44 <INA219_WriteReg>
  INA219_WriteReg(INA2_ADDR, INA219_REG_CALIB, calib);
 8002ddc:	887b      	ldrh	r3, [r7, #2]
 8002dde:	461a      	mov	r2, r3
 8002de0:	2105      	movs	r1, #5
 8002de2:	2082      	movs	r0, #130	@ 0x82
 8002de4:	f7ff ffae 	bl	8002d44 <INA219_WriteReg>
}
 8002de8:	bf00      	nop
 8002dea:	3708      	adds	r7, #8
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	38d1b717 	.word	0x38d1b717
 8002df4:	3dcccccd 	.word	0x3dcccccd
 8002df8:	3d27c5ac 	.word	0x3d27c5ac

08002dfc <INA219_GetBusVoltage_V_Addr>:

static float INA219_GetBusVoltage_V_Addr(uint16_t addr)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4603      	mov	r3, r0
 8002e04:	80fb      	strh	r3, [r7, #6]
  uint16_t v = INA219_ReadReg(addr, INA219_REG_BUS_V);
 8002e06:	88fb      	ldrh	r3, [r7, #6]
 8002e08:	2102      	movs	r1, #2
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7ff ff6e 	bl	8002cec <INA219_ReadReg>
 8002e10:	4603      	mov	r3, r0
 8002e12:	81fb      	strh	r3, [r7, #14]
  v >>= 3;
 8002e14:	89fb      	ldrh	r3, [r7, #14]
 8002e16:	08db      	lsrs	r3, r3, #3
 8002e18:	81fb      	strh	r3, [r7, #14]
  return v * 0.004f;
 8002e1a:	89fb      	ldrh	r3, [r7, #14]
 8002e1c:	ee07 3a90 	vmov	s15, r3
 8002e20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e24:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8002e38 <INA219_GetBusVoltage_V_Addr+0x3c>
 8002e28:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002e2c:	eeb0 0a67 	vmov.f32	s0, s15
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	3b83126f 	.word	0x3b83126f

08002e3c <INA219_GetCurrent>:

static float INA219_GetCurrent(uint16_t addr)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	4603      	mov	r3, r0
 8002e44:	80fb      	strh	r3, [r7, #6]
  int16_t raw = (int16_t)INA219_ReadReg(addr, INA219_REG_CURRENT);
 8002e46:	88fb      	ldrh	r3, [r7, #6]
 8002e48:	2104      	movs	r1, #4
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff ff4e 	bl	8002cec <INA219_ReadReg>
 8002e50:	4603      	mov	r3, r0
 8002e52:	81fb      	strh	r3, [r7, #14]
  return raw * 0.1f;
 8002e54:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002e58:	ee07 3a90 	vmov	s15, r3
 8002e5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e60:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 8002e74 <INA219_GetCurrent+0x38>
 8002e64:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002e68:	eeb0 0a67 	vmov.f32	s0, s15
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	3dcccccd 	.word	0x3dcccccd

08002e78 <ThreeLED>:

/*********** TASKS ***********/
int ThreeLED(int state)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  switch (state)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d02d      	beq.n	8002ee2 <ThreeLED+0x6a>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	dc3c      	bgt.n	8002f06 <ThreeLED+0x8e>
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <ThreeLED+0x22>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d012      	beq.n	8002ebe <ThreeLED+0x46>
 8002e98:	e035      	b.n	8002f06 <ThreeLED+0x8e>
  {
    case TL0:
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	2101      	movs	r1, #1
 8002e9e:	481e      	ldr	r0, [pc, #120]	@ (8002f18 <ThreeLED+0xa0>)
 8002ea0:	f003 fc82 	bl	80067a8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	2102      	movs	r1, #2
 8002ea8:	481b      	ldr	r0, [pc, #108]	@ (8002f18 <ThreeLED+0xa0>)
 8002eaa:	f003 fc7d 	bl	80067a8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8002eae:	2200      	movs	r2, #0
 8002eb0:	2120      	movs	r1, #32
 8002eb2:	4819      	ldr	r0, [pc, #100]	@ (8002f18 <ThreeLED+0xa0>)
 8002eb4:	f003 fc78 	bl	80067a8 <HAL_GPIO_WritePin>
      state = TL1;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	607b      	str	r3, [r7, #4]
      break;
 8002ebc:	e026      	b.n	8002f0c <ThreeLED+0x94>

    case TL1:
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2101      	movs	r1, #1
 8002ec2:	4815      	ldr	r0, [pc, #84]	@ (8002f18 <ThreeLED+0xa0>)
 8002ec4:	f003 fc70 	bl	80067a8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8002ec8:	2201      	movs	r2, #1
 8002eca:	2102      	movs	r1, #2
 8002ecc:	4812      	ldr	r0, [pc, #72]	@ (8002f18 <ThreeLED+0xa0>)
 8002ece:	f003 fc6b 	bl	80067a8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	2120      	movs	r1, #32
 8002ed6:	4810      	ldr	r0, [pc, #64]	@ (8002f18 <ThreeLED+0xa0>)
 8002ed8:	f003 fc66 	bl	80067a8 <HAL_GPIO_WritePin>
      state = TL2;
 8002edc:	2302      	movs	r3, #2
 8002ede:	607b      	str	r3, [r7, #4]
      break;
 8002ee0:	e014      	b.n	8002f0c <ThreeLED+0x94>

    case TL2:
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	480c      	ldr	r0, [pc, #48]	@ (8002f18 <ThreeLED+0xa0>)
 8002ee8:	f003 fc5e 	bl	80067a8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8002eec:	2200      	movs	r2, #0
 8002eee:	2102      	movs	r1, #2
 8002ef0:	4809      	ldr	r0, [pc, #36]	@ (8002f18 <ThreeLED+0xa0>)
 8002ef2:	f003 fc59 	bl	80067a8 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	2120      	movs	r1, #32
 8002efa:	4807      	ldr	r0, [pc, #28]	@ (8002f18 <ThreeLED+0xa0>)
 8002efc:	f003 fc54 	bl	80067a8 <HAL_GPIO_WritePin>
      state = TL0;
 8002f00:	2300      	movs	r3, #0
 8002f02:	607b      	str	r3, [r7, #4]
      break;
 8002f04:	e002      	b.n	8002f0c <ThreeLED+0x94>

    default:
      state = TL0;
 8002f06:	2300      	movs	r3, #0
 8002f08:	607b      	str	r3, [r7, #4]
      break;
 8002f0a:	bf00      	nop
  }
  return state;
 8002f0c:	687b      	ldr	r3, [r7, #4]
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3708      	adds	r7, #8
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	48000400 	.word	0x48000400

08002f1c <UpdateLCD>:

int UpdateLCD(int state)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b092      	sub	sp, #72	@ 0x48
 8002f20:	af02      	add	r7, sp, #8
 8002f22:	6078      	str	r0, [r7, #4]
  switch (state)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	f040 80ac 	bne.w	8003084 <UpdateLCD+0x168>
  {
    case UL0:
    {
      /* Local 1 Hz software clock tick */
      g_seconds++;
 8002f2c:	4b58      	ldr	r3, [pc, #352]	@ (8003090 <UpdateLCD+0x174>)
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	3301      	adds	r3, #1
 8002f34:	b2da      	uxtb	r2, r3
 8002f36:	4b56      	ldr	r3, [pc, #344]	@ (8003090 <UpdateLCD+0x174>)
 8002f38:	701a      	strb	r2, [r3, #0]
      if (g_seconds >= 60)
 8002f3a:	4b55      	ldr	r3, [pc, #340]	@ (8003090 <UpdateLCD+0x174>)
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2b3b      	cmp	r3, #59	@ 0x3b
 8002f42:	d909      	bls.n	8002f58 <UpdateLCD+0x3c>
      {
        g_seconds = 0;
 8002f44:	4b52      	ldr	r3, [pc, #328]	@ (8003090 <UpdateLCD+0x174>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	701a      	strb	r2, [r3, #0]
        g_minutes++;
 8002f4a:	4b52      	ldr	r3, [pc, #328]	@ (8003094 <UpdateLCD+0x178>)
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	3301      	adds	r3, #1
 8002f52:	b2da      	uxtb	r2, r3
 8002f54:	4b4f      	ldr	r3, [pc, #316]	@ (8003094 <UpdateLCD+0x178>)
 8002f56:	701a      	strb	r2, [r3, #0]
      }
      if (g_minutes >= 60)
 8002f58:	4b4e      	ldr	r3, [pc, #312]	@ (8003094 <UpdateLCD+0x178>)
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b3b      	cmp	r3, #59	@ 0x3b
 8002f60:	d914      	bls.n	8002f8c <UpdateLCD+0x70>
      {
        g_minutes = 0;
 8002f62:	4b4c      	ldr	r3, [pc, #304]	@ (8003094 <UpdateLCD+0x178>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	701a      	strb	r2, [r3, #0]
        g_hours = (g_hours + 1) % 24;
 8002f68:	4b4b      	ldr	r3, [pc, #300]	@ (8003098 <UpdateLCD+0x17c>)
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	1c5a      	adds	r2, r3, #1
 8002f70:	4b4a      	ldr	r3, [pc, #296]	@ (800309c <UpdateLCD+0x180>)
 8002f72:	fb83 1302 	smull	r1, r3, r3, r2
 8002f76:	1099      	asrs	r1, r3, #2
 8002f78:	17d3      	asrs	r3, r2, #31
 8002f7a:	1ac9      	subs	r1, r1, r3
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	440b      	add	r3, r1
 8002f82:	00db      	lsls	r3, r3, #3
 8002f84:	1ad1      	subs	r1, r2, r3
 8002f86:	b2ca      	uxtb	r2, r1
 8002f88:	4b43      	ldr	r3, [pc, #268]	@ (8003098 <UpdateLCD+0x17c>)
 8002f8a:	701a      	strb	r2, [r3, #0]
      }

      /* Alarm check */
      if (g_alarmEnabled && !g_alarmLatched &&
 8002f8c:	4b44      	ldr	r3, [pc, #272]	@ (80030a0 <UpdateLCD+0x184>)
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d01d      	beq.n	8002fd2 <UpdateLCD+0xb6>
 8002f96:	4b43      	ldr	r3, [pc, #268]	@ (80030a4 <UpdateLCD+0x188>)
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d118      	bne.n	8002fd2 <UpdateLCD+0xb6>
          g_hours == g_alarmHour &&
 8002fa0:	4b3d      	ldr	r3, [pc, #244]	@ (8003098 <UpdateLCD+0x17c>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	b2da      	uxtb	r2, r3
 8002fa6:	4b40      	ldr	r3, [pc, #256]	@ (80030a8 <UpdateLCD+0x18c>)
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	b2db      	uxtb	r3, r3
      if (g_alarmEnabled && !g_alarmLatched &&
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d110      	bne.n	8002fd2 <UpdateLCD+0xb6>
          g_minutes == g_alarmMinute)
 8002fb0:	4b38      	ldr	r3, [pc, #224]	@ (8003094 <UpdateLCD+0x178>)
 8002fb2:	781b      	ldrb	r3, [r3, #0]
 8002fb4:	b2da      	uxtb	r2, r3
 8002fb6:	4b3d      	ldr	r3, [pc, #244]	@ (80030ac <UpdateLCD+0x190>)
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	b2db      	uxtb	r3, r3
          g_hours == g_alarmHour &&
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d108      	bne.n	8002fd2 <UpdateLCD+0xb6>
      {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);  // alarm LED ON
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	2140      	movs	r1, #64	@ 0x40
 8002fc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fc8:	f003 fbee 	bl	80067a8 <HAL_GPIO_WritePin>
        g_alarmLatched = 1;
 8002fcc:	4b35      	ldr	r3, [pc, #212]	@ (80030a4 <UpdateLCD+0x188>)
 8002fce:	2201      	movs	r2, #1
 8002fd0:	701a      	strb	r2, [r3, #0]
      }

      /* Snapshot for display */
      uint8_t  h24 = g_hours;
 8002fd2:	4b31      	ldr	r3, [pc, #196]	@ (8003098 <UpdateLCD+0x17c>)
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      uint8_t  m   = g_minutes;
 8002fda:	4b2e      	ldr	r3, [pc, #184]	@ (8003094 <UpdateLCD+0x178>)
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
      uint32_t cnt = g_bleWriteCount;
 8002fe2:	4b33      	ldr	r3, [pc, #204]	@ (80030b0 <UpdateLCD+0x194>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Convert to 12-hour + AM/PM */
      uint8_t h12;
      const char *ampm;

      if (h24 == 0)
 8002fe8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d105      	bne.n	8002ffc <UpdateLCD+0xe0>
      {
        h12  = 12;
 8002ff0:	230c      	movs	r3, #12
 8002ff2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        ampm = "AM";
 8002ff6:	4b2f      	ldr	r3, [pc, #188]	@ (80030b4 <UpdateLCD+0x198>)
 8002ff8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ffa:	e01b      	b.n	8003034 <UpdateLCD+0x118>
      }
      else if (h24 < 12)
 8002ffc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003000:	2b0b      	cmp	r3, #11
 8003002:	d806      	bhi.n	8003012 <UpdateLCD+0xf6>
      {
        h12  = h24;
 8003004:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003008:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        ampm = "AM";
 800300c:	4b29      	ldr	r3, [pc, #164]	@ (80030b4 <UpdateLCD+0x198>)
 800300e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003010:	e010      	b.n	8003034 <UpdateLCD+0x118>
      }
      else if (h24 == 12)
 8003012:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003016:	2b0c      	cmp	r3, #12
 8003018:	d105      	bne.n	8003026 <UpdateLCD+0x10a>
      {
        h12  = 12;
 800301a:	230c      	movs	r3, #12
 800301c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        ampm = "PM";
 8003020:	4b25      	ldr	r3, [pc, #148]	@ (80030b8 <UpdateLCD+0x19c>)
 8003022:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003024:	e006      	b.n	8003034 <UpdateLCD+0x118>
      }
      else
      {
        h12  = h24 - 12;
 8003026:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800302a:	3b0c      	subs	r3, #12
 800302c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        ampm = "PM";
 8003030:	4b21      	ldr	r3, [pc, #132]	@ (80030b8 <UpdateLCD+0x19c>)
 8003032:	63bb      	str	r3, [r7, #56]	@ 0x38

      char line1[17];
      char line2[17];

      /* Top line: BLE write count (debug) */
      snprintf(line1, sizeof(line1), "BLE:%2lu        ", (unsigned long)cnt);
 8003034:	f107 001c 	add.w	r0, r7, #28
 8003038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800303a:	4a20      	ldr	r2, [pc, #128]	@ (80030bc <UpdateLCD+0x1a0>)
 800303c:	2111      	movs	r1, #17
 800303e:	f00c fce5 	bl	800fa0c <sniprintf>
      /* Second line: time */
      snprintf(line2, sizeof(line2), "%2u:%02u %s     ", h12, m, ampm);
 8003042:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8003046:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800304a:	f107 0008 	add.w	r0, r7, #8
 800304e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003050:	9201      	str	r2, [sp, #4]
 8003052:	9300      	str	r3, [sp, #0]
 8003054:	460b      	mov	r3, r1
 8003056:	4a1a      	ldr	r2, [pc, #104]	@ (80030c0 <UpdateLCD+0x1a4>)
 8003058:	2111      	movs	r1, #17
 800305a:	f00c fcd7 	bl	800fa0c <sniprintf>

      LCD_SetCursor(0, 0);
 800305e:	2100      	movs	r1, #0
 8003060:	2000      	movs	r0, #0
 8003062:	f7ff fe0d 	bl	8002c80 <LCD_SetCursor>
      LCD_Print(line1);
 8003066:	f107 031c 	add.w	r3, r7, #28
 800306a:	4618      	mov	r0, r3
 800306c:	f7ff fe28 	bl	8002cc0 <LCD_Print>

      LCD_SetCursor(0, 1);
 8003070:	2101      	movs	r1, #1
 8003072:	2000      	movs	r0, #0
 8003074:	f7ff fe04 	bl	8002c80 <LCD_SetCursor>
      LCD_Print(line2);
 8003078:	f107 0308 	add.w	r3, r7, #8
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff fe1f 	bl	8002cc0 <LCD_Print>

      break;
 8003082:	e000      	b.n	8003086 <UpdateLCD+0x16a>
    }

    default:
      break;
 8003084:	bf00      	nop
  }
  return state;
 8003086:	687b      	ldr	r3, [r7, #4]
}
 8003088:	4618      	mov	r0, r3
 800308a:	3740      	adds	r7, #64	@ 0x40
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	2000077a 	.word	0x2000077a
 8003094:	20000779 	.word	0x20000779
 8003098:	20000778 	.word	0x20000778
 800309c:	2aaaaaab 	.word	0x2aaaaaab
 80030a0:	20000781 	.word	0x20000781
 80030a4:	20000782 	.word	0x20000782
 80030a8:	20000008 	.word	0x20000008
 80030ac:	20000780 	.word	0x20000780
 80030b0:	2000077c 	.word	0x2000077c
 80030b4:	080120d0 	.word	0x080120d0
 80030b8:	080120d4 	.word	0x080120d4
 80030bc:	080120d8 	.word	0x080120d8
 80030c0:	080120ec 	.word	0x080120ec

080030c4 <UpdateSensors>:

/* INA219 periodic read + BLE publish */
/* INA219 periodic read + BLE publish */
int UpdateSensors(int state)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b088      	sub	sp, #32
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  switch (state)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d146      	bne.n	8003160 <UpdateSensors+0x9c>
  {
    case SL0:
    {
      /* Visual proof the sensor task is running at 1 Hz */
      HAL_GPIO_TogglePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin);
 80030d2:	2120      	movs	r1, #32
 80030d4:	4825      	ldr	r0, [pc, #148]	@ (800316c <UpdateSensors+0xa8>)
 80030d6:	f003 fb7f 	bl	80067d8 <HAL_GPIO_TogglePin>

      /* Read real INA219 values */
      float v1_V   = INA219_GetBusVoltage_V_Addr(INA1_ADDR);  // volts
 80030da:	2080      	movs	r0, #128	@ 0x80
 80030dc:	f7ff fe8e 	bl	8002dfc <INA219_GetBusVoltage_V_Addr>
 80030e0:	ed87 0a07 	vstr	s0, [r7, #28]
      float i1_mA  = INA219_GetCurrent(INA1_ADDR);            // milliamps
 80030e4:	2080      	movs	r0, #128	@ 0x80
 80030e6:	f7ff fea9 	bl	8002e3c <INA219_GetCurrent>
 80030ea:	ed87 0a06 	vstr	s0, [r7, #24]

      float v2_V   = INA219_GetBusVoltage_V_Addr(INA2_ADDR);  // volts
 80030ee:	2082      	movs	r0, #130	@ 0x82
 80030f0:	f7ff fe84 	bl	8002dfc <INA219_GetBusVoltage_V_Addr>
 80030f4:	ed87 0a05 	vstr	s0, [r7, #20]
      float i2_mA  = INA219_GetCurrent(INA2_ADDR);            // milliamps
 80030f8:	2082      	movs	r0, #130	@ 0x82
 80030fa:	f7ff fe9f 	bl	8002e3c <INA219_GetCurrent>
 80030fe:	ed87 0a04 	vstr	s0, [r7, #16]

      /* Convert to mV / mA for BLE payload */
      int16_t mv1 = (int16_t)(v1_V * 1000.0f);  // volts -> mV
 8003102:	edd7 7a07 	vldr	s15, [r7, #28]
 8003106:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8003170 <UpdateSensors+0xac>
 800310a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800310e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003112:	ee17 3a90 	vmov	r3, s15
 8003116:	81fb      	strh	r3, [r7, #14]
      int16_t ma1 = (int16_t)(i1_mA);           // already mA
 8003118:	edd7 7a06 	vldr	s15, [r7, #24]
 800311c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003120:	ee17 3a90 	vmov	r3, s15
 8003124:	81bb      	strh	r3, [r7, #12]

      int16_t mv2 = (int16_t)(v2_V * 1000.0f);
 8003126:	edd7 7a05 	vldr	s15, [r7, #20]
 800312a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8003170 <UpdateSensors+0xac>
 800312e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003132:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003136:	ee17 3a90 	vmov	r3, s15
 800313a:	817b      	strh	r3, [r7, #10]
      int16_t ma2 = (int16_t)(i2_mA);
 800313c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003140:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003144:	ee17 3a90 	vmov	r3, s15
 8003148:	813b      	strh	r3, [r7, #8]

      P2PS_APP_PublishSensors(mv1, ma1, mv2, ma2);
 800314a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800314e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003152:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8003156:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800315a:	f001 ff0f 	bl	8004f7c <P2PS_APP_PublishSensors>
      break;
 800315e:	e000      	b.n	8003162 <UpdateSensors+0x9e>
    }

    default:
      break;
 8003160:	bf00      	nop
  }

  return state;
 8003162:	687b      	ldr	r3, [r7, #4]
}
 8003164:	4618      	mov	r0, r3
 8003166:	3720      	adds	r7, #32
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	48000400 	.word	0x48000400
 8003170:	447a0000 	.word	0x447a0000

08003174 <DisableAlarm>:

int DisableAlarm(int state)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
	switch (state)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d110      	bne.n	80031a4 <DisableAlarm+0x30>
	{
		case DA0:
		{
			GPIO_PinState s = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7);
 8003182:	2180      	movs	r1, #128	@ 0x80
 8003184:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003188:	f003 faf6 	bl	8006778 <HAL_GPIO_ReadPin>
 800318c:	4603      	mov	r3, r0
 800318e:	73fb      	strb	r3, [r7, #15]
			if(s == GPIO_PIN_SET) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8003190:	7bfb      	ldrb	r3, [r7, #15]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d105      	bne.n	80031a2 <DisableAlarm+0x2e>
 8003196:	2200      	movs	r2, #0
 8003198:	2140      	movs	r1, #64	@ 0x40
 800319a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800319e:	f003 fb03 	bl	80067a8 <HAL_GPIO_WritePin>
			break;
 80031a2:	bf00      	nop
		}
	}
	return state;
 80031a4:	687b      	ldr	r3, [r7, #4]
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
	...

080031b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  // init tasks
  tasks[0].state       = TL0;
 80031b6:	4b58      	ldr	r3, [pc, #352]	@ (8003318 <main+0x168>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]
  tasks[0].period      = TL_period;
 80031bc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031c0:	4b55      	ldr	r3, [pc, #340]	@ (8003318 <main+0x168>)
 80031c2:	605a      	str	r2, [r3, #4]
  tasks[0].elapsedTime = 0;
 80031c4:	4b54      	ldr	r3, [pc, #336]	@ (8003318 <main+0x168>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	609a      	str	r2, [r3, #8]
  tasks[0].Function    = &ThreeLED;
 80031ca:	4b53      	ldr	r3, [pc, #332]	@ (8003318 <main+0x168>)
 80031cc:	4a53      	ldr	r2, [pc, #332]	@ (800331c <main+0x16c>)
 80031ce:	60da      	str	r2, [r3, #12]

  tasks[1].state       = UL0;
 80031d0:	4b51      	ldr	r3, [pc, #324]	@ (8003318 <main+0x168>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	611a      	str	r2, [r3, #16]
  tasks[1].period      = UL_period;
 80031d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031da:	4b4f      	ldr	r3, [pc, #316]	@ (8003318 <main+0x168>)
 80031dc:	615a      	str	r2, [r3, #20]
  tasks[1].elapsedTime = 0;
 80031de:	4b4e      	ldr	r3, [pc, #312]	@ (8003318 <main+0x168>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	619a      	str	r2, [r3, #24]
  tasks[1].Function    = &UpdateLCD;
 80031e4:	4b4c      	ldr	r3, [pc, #304]	@ (8003318 <main+0x168>)
 80031e6:	4a4e      	ldr	r2, [pc, #312]	@ (8003320 <main+0x170>)
 80031e8:	61da      	str	r2, [r3, #28]

  /* sensor task */
  tasks[2].state       = SL0;
 80031ea:	4b4b      	ldr	r3, [pc, #300]	@ (8003318 <main+0x168>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	621a      	str	r2, [r3, #32]
  tasks[2].period      = SL_period;
 80031f0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031f4:	4b48      	ldr	r3, [pc, #288]	@ (8003318 <main+0x168>)
 80031f6:	625a      	str	r2, [r3, #36]	@ 0x24
  tasks[2].elapsedTime = 0;
 80031f8:	4b47      	ldr	r3, [pc, #284]	@ (8003318 <main+0x168>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	629a      	str	r2, [r3, #40]	@ 0x28
  tasks[2].Function    = &UpdateSensors;
 80031fe:	4b46      	ldr	r3, [pc, #280]	@ (8003318 <main+0x168>)
 8003200:	4a48      	ldr	r2, [pc, #288]	@ (8003324 <main+0x174>)
 8003202:	62da      	str	r2, [r3, #44]	@ 0x2c

  tasks[3].state       = DA0;
 8003204:	4b44      	ldr	r3, [pc, #272]	@ (8003318 <main+0x168>)
 8003206:	2200      	movs	r2, #0
 8003208:	631a      	str	r2, [r3, #48]	@ 0x30
  tasks[3].period      = DA_period;
 800320a:	220a      	movs	r2, #10
 800320c:	4b42      	ldr	r3, [pc, #264]	@ (8003318 <main+0x168>)
 800320e:	635a      	str	r2, [r3, #52]	@ 0x34
  tasks[3].elapsedTime = 0;
 8003210:	4b41      	ldr	r3, [pc, #260]	@ (8003318 <main+0x168>)
 8003212:	2200      	movs	r2, #0
 8003214:	639a      	str	r2, [r3, #56]	@ 0x38
  tasks[3].Function    = &DisableAlarm;
 8003216:	4b40      	ldr	r3, [pc, #256]	@ (8003318 <main+0x168>)
 8003218:	4a43      	ldr	r2, [pc, #268]	@ (8003328 <main+0x178>)
 800321a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800321c:	f002 fb70 	bl	8005900 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8003220:	f7fe f8f4 	bl	800140c <MX_APPE_Config>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003224:	f000 f886 	bl	8003334 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8003228:	f000 f8e2 	bl	80033f0 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 800322c:	f000 f980 	bl	8003530 <MX_IPCC_Init>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003230:	f000 fa50 	bl	80036d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8003234:	f000 fa30 	bl	8003698 <MX_DMA_Init>
  MX_RTC_Init();
 8003238:	f000 f9fa 	bl	8003630 <MX_RTC_Init>
  MX_RNG_Init();
 800323c:	f000 f9e2 	bl	8003604 <MX_RNG_Init>
  MX_I2C1_Init();
 8003240:	f000 f8f6 	bl	8003430 <MX_I2C1_Init>
  MX_I2C3_Init();
 8003244:	f000 f934 	bl	80034b0 <MX_I2C3_Init>
  MX_RF_Init();
 8003248:	f000 f9d4 	bl	80035f4 <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  LCD_Init();
 800324c:	f7ff fcdf 	bl	8002c0e <LCD_Init>

  /* INA219 for sensors */
  INA219_Init();
 8003250:	f7ff fd9e 	bl	8002d90 <INA219_Init>

  /* Alarm LED quick blink at startup */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8003254:	2200      	movs	r2, #0
 8003256:	2140      	movs	r1, #64	@ 0x40
 8003258:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800325c:	f003 faa4 	bl	80067a8 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8003260:	20c8      	movs	r0, #200	@ 0xc8
 8003262:	f7fe fafd 	bl	8001860 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8003266:	2201      	movs	r2, #1
 8003268:	2140      	movs	r1, #64	@ 0x40
 800326a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800326e:	f003 fa9b 	bl	80067a8 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8003272:	20c8      	movs	r0, #200	@ 0xc8
 8003274:	f7fe faf4 	bl	8001860 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8003278:	2200      	movs	r2, #0
 800327a:	2140      	movs	r1, #64	@ 0x40
 800327c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003280:	f003 fa92 	bl	80067a8 <HAL_GPIO_WritePin>

  /* Initial LCD message */
  LCD_SetCursor(0, 0);
 8003284:	2100      	movs	r1, #0
 8003286:	2000      	movs	r0, #0
 8003288:	f7ff fcfa 	bl	8002c80 <LCD_SetCursor>
  LCD_Print("BLE: 0         ");
 800328c:	4827      	ldr	r0, [pc, #156]	@ (800332c <main+0x17c>)
 800328e:	f7ff fd17 	bl	8002cc0 <LCD_Print>
  LCD_SetCursor(0, 1);
 8003292:	2101      	movs	r1, #1
 8003294:	2000      	movs	r0, #0
 8003296:	f7ff fcf3 	bl	8002c80 <LCD_SetCursor>
  LCD_Print("12:00 AM       ");
 800329a:	4825      	ldr	r0, [pc, #148]	@ (8003330 <main+0x180>)
 800329c:	f7ff fd10 	bl	8002cc0 <LCD_Print>

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80032a0:	f7fe f8c2 	bl	8001428 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 80032a4:	f7fe fb01 	bl	80018aa <MX_APPE_Process>

    /* USER CODE BEGIN 3 */
    uint32_t now = HAL_GetTick();
 80032a8:	f002 fb98 	bl	80059dc <HAL_GetTick>
 80032ac:	6038      	str	r0, [r7, #0]
    for (unsigned int i = 0; i < numTasks; i++)
 80032ae:	2300      	movs	r3, #0
 80032b0:	607b      	str	r3, [r7, #4]
 80032b2:	e02c      	b.n	800330e <main+0x15e>
    {
      if ((now - tasks[i].elapsedTime) >= tasks[i].period)
 80032b4:	4a18      	ldr	r2, [pc, #96]	@ (8003318 <main+0x168>)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	011b      	lsls	r3, r3, #4
 80032ba:	4413      	add	r3, r2
 80032bc:	3308      	adds	r3, #8
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	1ad2      	subs	r2, r2, r3
 80032c4:	4914      	ldr	r1, [pc, #80]	@ (8003318 <main+0x168>)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	011b      	lsls	r3, r3, #4
 80032ca:	440b      	add	r3, r1
 80032cc:	3304      	adds	r3, #4
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d319      	bcc.n	8003308 <main+0x158>
      {
        tasks[i].state = tasks[i].Function(tasks[i].state);
 80032d4:	4a10      	ldr	r2, [pc, #64]	@ (8003318 <main+0x168>)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	011b      	lsls	r3, r3, #4
 80032da:	4413      	add	r3, r2
 80032dc:	330c      	adds	r3, #12
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	490d      	ldr	r1, [pc, #52]	@ (8003318 <main+0x168>)
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	0112      	lsls	r2, r2, #4
 80032e6:	440a      	add	r2, r1
 80032e8:	6812      	ldr	r2, [r2, #0]
 80032ea:	4610      	mov	r0, r2
 80032ec:	4798      	blx	r3
 80032ee:	4602      	mov	r2, r0
 80032f0:	4909      	ldr	r1, [pc, #36]	@ (8003318 <main+0x168>)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	011b      	lsls	r3, r3, #4
 80032f6:	440b      	add	r3, r1
 80032f8:	601a      	str	r2, [r3, #0]
        tasks[i].elapsedTime = now;
 80032fa:	4a07      	ldr	r2, [pc, #28]	@ (8003318 <main+0x168>)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	011b      	lsls	r3, r3, #4
 8003300:	4413      	add	r3, r2
 8003302:	3308      	adds	r3, #8
 8003304:	683a      	ldr	r2, [r7, #0]
 8003306:	601a      	str	r2, [r3, #0]
    for (unsigned int i = 0; i < numTasks; i++)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	3301      	adds	r3, #1
 800330c:	607b      	str	r3, [r7, #4]
 800330e:	2204      	movs	r2, #4
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4293      	cmp	r3, r2
 8003314:	d3ce      	bcc.n	80032b4 <main+0x104>
  {
 8003316:	e7c5      	b.n	80032a4 <main+0xf4>
 8003318:	20000738 	.word	0x20000738
 800331c:	08002e79 	.word	0x08002e79
 8003320:	08002f1d 	.word	0x08002f1d
 8003324:	080030c5 	.word	0x080030c5
 8003328:	08003175 	.word	0x08003175
 800332c:	08012100 	.word	0x08012100
 8003330:	08012110 	.word	0x08012110

08003334 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b09a      	sub	sp, #104	@ 0x68
 8003338:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800333a:	f107 0320 	add.w	r3, r7, #32
 800333e:	2248      	movs	r2, #72	@ 0x48
 8003340:	2100      	movs	r1, #0
 8003342:	4618      	mov	r0, r3
 8003344:	f00c fc70 	bl	800fc28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003348:	1d3b      	adds	r3, r7, #4
 800334a:	2200      	movs	r2, #0
 800334c:	601a      	str	r2, [r3, #0]
 800334e:	605a      	str	r2, [r3, #4]
 8003350:	609a      	str	r2, [r3, #8]
 8003352:	60da      	str	r2, [r3, #12]
 8003354:	611a      	str	r2, [r3, #16]
 8003356:	615a      	str	r2, [r3, #20]
 8003358:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800335a:	f004 f93d 	bl	80075d8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800335e:	2000      	movs	r0, #0
 8003360:	f7ff fafe 	bl	8002960 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003364:	4b21      	ldr	r3, [pc, #132]	@ (80033ec <SystemClock_Config+0xb8>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800336c:	4a1f      	ldr	r2, [pc, #124]	@ (80033ec <SystemClock_Config+0xb8>)
 800336e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003372:	6013      	str	r3, [r2, #0]
 8003374:	4b1d      	ldr	r3, [pc, #116]	@ (80033ec <SystemClock_Config+0xb8>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800337c:	603b      	str	r3, [r7, #0]
 800337e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8003380:	2347      	movs	r3, #71	@ 0x47
 8003382:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003384:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003388:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800338a:	2301      	movs	r3, #1
 800338c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800338e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003392:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003394:	2301      	movs	r3, #1
 8003396:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003398:	2340      	movs	r3, #64	@ 0x40
 800339a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800339c:	2300      	movs	r3, #0
 800339e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80033a0:	f107 0320 	add.w	r3, r7, #32
 80033a4:	4618      	mov	r0, r3
 80033a6:	f004 fcab 	bl	8007d00 <HAL_RCC_OscConfig>
 80033aa:	4603      	mov	r3, r0
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d001      	beq.n	80033b4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80033b0:	f000 fa10 	bl	80037d4 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80033b4:	236f      	movs	r3, #111	@ 0x6f
 80033b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80033b8:	2302      	movs	r3, #2
 80033ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80033bc:	2300      	movs	r3, #0
 80033be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80033c0:	2300      	movs	r3, #0
 80033c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80033c4:	2300      	movs	r3, #0
 80033c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80033c8:	2300      	movs	r3, #0
 80033ca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80033cc:	2300      	movs	r3, #0
 80033ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80033d0:	1d3b      	adds	r3, r7, #4
 80033d2:	2101      	movs	r1, #1
 80033d4:	4618      	mov	r0, r3
 80033d6:	f005 f807 	bl	80083e8 <HAL_RCC_ClockConfig>
 80033da:	4603      	mov	r3, r0
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d001      	beq.n	80033e4 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80033e0:	f000 f9f8 	bl	80037d4 <Error_Handler>
  }
}
 80033e4:	bf00      	nop
 80033e6:	3768      	adds	r7, #104	@ 0x68
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	58000400 	.word	0x58000400

080033f0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b094      	sub	sp, #80	@ 0x50
 80033f4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80033f6:	463b      	mov	r3, r7
 80033f8:	2250      	movs	r2, #80	@ 0x50
 80033fa:	2100      	movs	r1, #0
 80033fc:	4618      	mov	r0, r3
 80033fe:	f00c fc13 	bl	800fc28 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8003402:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003406:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8003408:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800340c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 800340e:	2302      	movs	r3, #2
 8003410:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8003412:	2310      	movs	r3, #16
 8003414:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003416:	463b      	mov	r3, r7
 8003418:	4618      	mov	r0, r3
 800341a:	f005 fc22 	bl	8008c62 <HAL_RCCEx_PeriphCLKConfig>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8003424:	f000 f9d6 	bl	80037d4 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */
  /* USER CODE END Smps */
}
 8003428:	bf00      	nop
 800342a:	3750      	adds	r7, #80	@ 0x50
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003434:	4b1b      	ldr	r3, [pc, #108]	@ (80034a4 <MX_I2C1_Init+0x74>)
 8003436:	4a1c      	ldr	r2, [pc, #112]	@ (80034a8 <MX_I2C1_Init+0x78>)
 8003438:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 800343a:	4b1a      	ldr	r3, [pc, #104]	@ (80034a4 <MX_I2C1_Init+0x74>)
 800343c:	4a1b      	ldr	r2, [pc, #108]	@ (80034ac <MX_I2C1_Init+0x7c>)
 800343e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003440:	4b18      	ldr	r3, [pc, #96]	@ (80034a4 <MX_I2C1_Init+0x74>)
 8003442:	2200      	movs	r2, #0
 8003444:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003446:	4b17      	ldr	r3, [pc, #92]	@ (80034a4 <MX_I2C1_Init+0x74>)
 8003448:	2201      	movs	r2, #1
 800344a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800344c:	4b15      	ldr	r3, [pc, #84]	@ (80034a4 <MX_I2C1_Init+0x74>)
 800344e:	2200      	movs	r2, #0
 8003450:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003452:	4b14      	ldr	r3, [pc, #80]	@ (80034a4 <MX_I2C1_Init+0x74>)
 8003454:	2200      	movs	r2, #0
 8003456:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003458:	4b12      	ldr	r3, [pc, #72]	@ (80034a4 <MX_I2C1_Init+0x74>)
 800345a:	2200      	movs	r2, #0
 800345c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800345e:	4b11      	ldr	r3, [pc, #68]	@ (80034a4 <MX_I2C1_Init+0x74>)
 8003460:	2200      	movs	r2, #0
 8003462:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003464:	4b0f      	ldr	r3, [pc, #60]	@ (80034a4 <MX_I2C1_Init+0x74>)
 8003466:	2200      	movs	r2, #0
 8003468:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800346a:	480e      	ldr	r0, [pc, #56]	@ (80034a4 <MX_I2C1_Init+0x74>)
 800346c:	f003 fa0a 	bl	8006884 <HAL_I2C_Init>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003476:	f000 f9ad 	bl	80037d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800347a:	2100      	movs	r1, #0
 800347c:	4809      	ldr	r0, [pc, #36]	@ (80034a4 <MX_I2C1_Init+0x74>)
 800347e:	f003 ff8d 	bl	800739c <HAL_I2CEx_ConfigAnalogFilter>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003488:	f000 f9a4 	bl	80037d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800348c:	2100      	movs	r1, #0
 800348e:	4805      	ldr	r0, [pc, #20]	@ (80034a4 <MX_I2C1_Init+0x74>)
 8003490:	f003 ffcf 	bl	8007432 <HAL_I2CEx_ConfigDigitalFilter>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800349a:	f000 f99b 	bl	80037d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800349e:	bf00      	nop
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	20000434 	.word	0x20000434
 80034a8:	40005400 	.word	0x40005400
 80034ac:	00b07cb4 	.word	0x00b07cb4

080034b0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80034b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003524 <MX_I2C3_Init+0x74>)
 80034b6:	4a1c      	ldr	r2, [pc, #112]	@ (8003528 <MX_I2C3_Init+0x78>)
 80034b8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00B07CB4;
 80034ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003524 <MX_I2C3_Init+0x74>)
 80034bc:	4a1b      	ldr	r2, [pc, #108]	@ (800352c <MX_I2C3_Init+0x7c>)
 80034be:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80034c0:	4b18      	ldr	r3, [pc, #96]	@ (8003524 <MX_I2C3_Init+0x74>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80034c6:	4b17      	ldr	r3, [pc, #92]	@ (8003524 <MX_I2C3_Init+0x74>)
 80034c8:	2201      	movs	r2, #1
 80034ca:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80034cc:	4b15      	ldr	r3, [pc, #84]	@ (8003524 <MX_I2C3_Init+0x74>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80034d2:	4b14      	ldr	r3, [pc, #80]	@ (8003524 <MX_I2C3_Init+0x74>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80034d8:	4b12      	ldr	r3, [pc, #72]	@ (8003524 <MX_I2C3_Init+0x74>)
 80034da:	2200      	movs	r2, #0
 80034dc:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80034de:	4b11      	ldr	r3, [pc, #68]	@ (8003524 <MX_I2C3_Init+0x74>)
 80034e0:	2200      	movs	r2, #0
 80034e2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80034e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003524 <MX_I2C3_Init+0x74>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80034ea:	480e      	ldr	r0, [pc, #56]	@ (8003524 <MX_I2C3_Init+0x74>)
 80034ec:	f003 f9ca 	bl	8006884 <HAL_I2C_Init>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80034f6:	f000 f96d 	bl	80037d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80034fa:	2100      	movs	r1, #0
 80034fc:	4809      	ldr	r0, [pc, #36]	@ (8003524 <MX_I2C3_Init+0x74>)
 80034fe:	f003 ff4d 	bl	800739c <HAL_I2CEx_ConfigAnalogFilter>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d001      	beq.n	800350c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8003508:	f000 f964 	bl	80037d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800350c:	2100      	movs	r1, #0
 800350e:	4805      	ldr	r0, [pc, #20]	@ (8003524 <MX_I2C3_Init+0x74>)
 8003510:	f003 ff8f 	bl	8007432 <HAL_I2CEx_ConfigDigitalFilter>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800351a:	f000 f95b 	bl	80037d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800351e:	bf00      	nop
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop
 8003524:	20000488 	.word	0x20000488
 8003528:	40005c00 	.word	0x40005c00
 800352c:	00b07cb4 	.word	0x00b07cb4

08003530 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8003534:	4b06      	ldr	r3, [pc, #24]	@ (8003550 <MX_IPCC_Init+0x20>)
 8003536:	4a07      	ldr	r2, [pc, #28]	@ (8003554 <MX_IPCC_Init+0x24>)
 8003538:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800353a:	4805      	ldr	r0, [pc, #20]	@ (8003550 <MX_IPCC_Init+0x20>)
 800353c:	f003 ffc6 	bl	80074cc <HAL_IPCC_Init>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8003546:	f000 f945 	bl	80037d4 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800354a:	bf00      	nop
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	200004dc 	.word	0x200004dc
 8003554:	58000c00 	.word	0x58000c00

08003558 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800355c:	4b23      	ldr	r3, [pc, #140]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 800355e:	4a24      	ldr	r2, [pc, #144]	@ (80035f0 <MX_USART1_UART_Init+0x98>)
 8003560:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003562:	4b22      	ldr	r3, [pc, #136]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 8003564:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003568:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800356a:	4b20      	ldr	r3, [pc, #128]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 800356c:	2200      	movs	r2, #0
 800356e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003570:	4b1e      	ldr	r3, [pc, #120]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 8003572:	2200      	movs	r2, #0
 8003574:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003576:	4b1d      	ldr	r3, [pc, #116]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 8003578:	2200      	movs	r2, #0
 800357a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800357c:	4b1b      	ldr	r3, [pc, #108]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 800357e:	220c      	movs	r2, #12
 8003580:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003582:	4b1a      	ldr	r3, [pc, #104]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 8003584:	2200      	movs	r2, #0
 8003586:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8003588:	4b18      	ldr	r3, [pc, #96]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 800358a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800358e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003590:	4b16      	ldr	r3, [pc, #88]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 8003592:	2200      	movs	r2, #0
 8003594:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003596:	4b15      	ldr	r3, [pc, #84]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 8003598:	2200      	movs	r2, #0
 800359a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800359c:	4b13      	ldr	r3, [pc, #76]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 800359e:	2200      	movs	r2, #0
 80035a0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80035a2:	4812      	ldr	r0, [pc, #72]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 80035a4:	f006 f84a 	bl	800963c <HAL_UART_Init>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80035ae:	f000 f911 	bl	80037d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035b2:	2100      	movs	r1, #0
 80035b4:	480d      	ldr	r0, [pc, #52]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 80035b6:	f008 f8ba 	bl	800b72e <HAL_UARTEx_SetTxFifoThreshold>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d001      	beq.n	80035c4 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80035c0:	f000 f908 	bl	80037d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035c4:	2100      	movs	r1, #0
 80035c6:	4809      	ldr	r0, [pc, #36]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 80035c8:	f008 f8ef 	bl	800b7aa <HAL_UARTEx_SetRxFifoThreshold>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d001      	beq.n	80035d6 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80035d2:	f000 f8ff 	bl	80037d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80035d6:	4805      	ldr	r0, [pc, #20]	@ (80035ec <MX_USART1_UART_Init+0x94>)
 80035d8:	f008 f870 	bl	800b6bc <HAL_UARTEx_DisableFifoMode>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80035e2:	f000 f8f7 	bl	80037d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80035e6:	bf00      	nop
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	200005ac 	.word	0x200005ac
 80035f0:	40013800 	.word	0x40013800

080035f4 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 80035f4:	b480      	push	{r7}
 80035f6:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 80035f8:	bf00      	nop
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
	...

08003604 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8003608:	4b07      	ldr	r3, [pc, #28]	@ (8003628 <MX_RNG_Init+0x24>)
 800360a:	4a08      	ldr	r2, [pc, #32]	@ (800362c <MX_RNG_Init+0x28>)
 800360c:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800360e:	4b06      	ldr	r3, [pc, #24]	@ (8003628 <MX_RNG_Init+0x24>)
 8003610:	2200      	movs	r2, #0
 8003612:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8003614:	4804      	ldr	r0, [pc, #16]	@ (8003628 <MX_RNG_Init+0x24>)
 8003616:	f005 fdab 	bl	8009170 <HAL_RNG_Init>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d001      	beq.n	8003624 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8003620:	f000 f8d8 	bl	80037d4 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8003624:	bf00      	nop
 8003626:	bd80      	pop	{r7, pc}
 8003628:	20000700 	.word	0x20000700
 800362c:	58001000 	.word	0x58001000

08003630 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003634:	4b16      	ldr	r3, [pc, #88]	@ (8003690 <MX_RTC_Init+0x60>)
 8003636:	4a17      	ldr	r2, [pc, #92]	@ (8003694 <MX_RTC_Init+0x64>)
 8003638:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800363a:	4b15      	ldr	r3, [pc, #84]	@ (8003690 <MX_RTC_Init+0x60>)
 800363c:	2200      	movs	r2, #0
 800363e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8003640:	4b13      	ldr	r3, [pc, #76]	@ (8003690 <MX_RTC_Init+0x60>)
 8003642:	220f      	movs	r2, #15
 8003644:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8003646:	4b12      	ldr	r3, [pc, #72]	@ (8003690 <MX_RTC_Init+0x60>)
 8003648:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800364c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800364e:	4b10      	ldr	r3, [pc, #64]	@ (8003690 <MX_RTC_Init+0x60>)
 8003650:	2200      	movs	r2, #0
 8003652:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003654:	4b0e      	ldr	r3, [pc, #56]	@ (8003690 <MX_RTC_Init+0x60>)
 8003656:	2200      	movs	r2, #0
 8003658:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800365a:	4b0d      	ldr	r3, [pc, #52]	@ (8003690 <MX_RTC_Init+0x60>)
 800365c:	2200      	movs	r2, #0
 800365e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003660:	4b0b      	ldr	r3, [pc, #44]	@ (8003690 <MX_RTC_Init+0x60>)
 8003662:	2200      	movs	r2, #0
 8003664:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003666:	480a      	ldr	r0, [pc, #40]	@ (8003690 <MX_RTC_Init+0x60>)
 8003668:	f005 fdb7 	bl	80091da <HAL_RTC_Init>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8003672:	f000 f8af 	bl	80037d4 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8003676:	2200      	movs	r2, #0
 8003678:	2100      	movs	r1, #0
 800367a:	4805      	ldr	r0, [pc, #20]	@ (8003690 <MX_RTC_Init+0x60>)
 800367c:	f005 febc 	bl	80093f8 <HAL_RTCEx_SetWakeUpTimer_IT>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 8003686:	f000 f8a5 	bl	80037d4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800368a:	bf00      	nop
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	20000714 	.word	0x20000714
 8003694:	40002800 	.word	0x40002800

08003698 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800369c:	2004      	movs	r0, #4
 800369e:	f7ff f975 	bl	800298c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80036a2:	2001      	movs	r0, #1
 80036a4:	f7ff f972 	bl	800298c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80036a8:	2002      	movs	r0, #2
 80036aa:	f7ff f96f 	bl	800298c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 15, 0);
 80036ae:	2200      	movs	r2, #0
 80036b0:	210f      	movs	r1, #15
 80036b2:	200e      	movs	r0, #14
 80036b4:	f002 fafd 	bl	8005cb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80036b8:	200e      	movs	r0, #14
 80036ba:	f002 fb14 	bl	8005ce6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 80036be:	2200      	movs	r2, #0
 80036c0:	210f      	movs	r1, #15
 80036c2:	203a      	movs	r0, #58	@ 0x3a
 80036c4:	f002 faf5 	bl	8005cb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 80036c8:	203a      	movs	r0, #58	@ 0x3a
 80036ca:	f002 fb0c 	bl	8005ce6 <HAL_NVIC_EnableIRQ>

}
 80036ce:	bf00      	nop
 80036d0:	bd80      	pop	{r7, pc}
	...

080036d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b086      	sub	sp, #24
 80036d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036da:	1d3b      	adds	r3, r7, #4
 80036dc:	2200      	movs	r2, #0
 80036de:	601a      	str	r2, [r3, #0]
 80036e0:	605a      	str	r2, [r3, #4]
 80036e2:	609a      	str	r2, [r3, #8]
 80036e4:	60da      	str	r2, [r3, #12]
 80036e6:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036e8:	2004      	movs	r0, #4
 80036ea:	f7ff f968 	bl	80029be <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80036ee:	2002      	movs	r0, #2
 80036f0:	f7ff f965 	bl	80029be <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036f4:	2001      	movs	r0, #1
 80036f6:	f7ff f962 	bl	80029be <LL_AHB2_GRP1_EnableClock>

  //Button

  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80036fa:	2380      	movs	r3, #128	@ 0x80
 80036fc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036fe:	2300      	movs	r3, #0
 8003700:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003702:	2302      	movs	r3, #2
 8003704:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003706:	2300      	movs	r3, #0
 8003708:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800370a:	1d3b      	adds	r3, r7, #4
 800370c:	4619      	mov	r1, r3
 800370e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003712:	f002 fec1 	bl	8006498 <HAL_GPIO_Init>

  /* --- PA6: alarm LED --- */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8003716:	2200      	movs	r2, #0
 8003718:	2140      	movs	r1, #64	@ 0x40
 800371a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800371e:	f003 f843 	bl	80067a8 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003722:	2340      	movs	r3, #64	@ 0x40
 8003724:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003726:	2301      	movs	r3, #1
 8003728:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372a:	2300      	movs	r3, #0
 800372c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800372e:	2300      	movs	r3, #0
 8003730:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003732:	1d3b      	adds	r3, r7, #4
 8003734:	4619      	mov	r1, r3
 8003736:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800373a:	f002 fead 	bl	8006498 <HAL_GPIO_Init>

  /* --- On-board blue LED --- */
  HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800373e:	2200      	movs	r2, #0
 8003740:	2120      	movs	r1, #32
 8003742:	4823      	ldr	r0, [pc, #140]	@ (80037d0 <MX_GPIO_Init+0xfc>)
 8003744:	f003 f830 	bl	80067a8 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = LED_BLUE_Pin;
 8003748:	2320      	movs	r3, #32
 800374a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800374c:	2301      	movs	r3, #1
 800374e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003750:	2300      	movs	r3, #0
 8003752:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003754:	2300      	movs	r3, #0
 8003756:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_BLUE_GPIO_Port, &GPIO_InitStruct);
 8003758:	1d3b      	adds	r3, r7, #4
 800375a:	4619      	mov	r1, r3
 800375c:	481c      	ldr	r0, [pc, #112]	@ (80037d0 <MX_GPIO_Init+0xfc>)
 800375e:	f002 fe9b 	bl	8006498 <HAL_GPIO_Init>

  /* --- LCD pins (all on GPIOA) --- */
  HAL_GPIO_WritePin(LCD_RS_GPIO_PORT, LCD_RS_PIN, GPIO_PIN_RESET);
 8003762:	2200      	movs	r2, #0
 8003764:	2104      	movs	r1, #4
 8003766:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800376a:	f003 f81d 	bl	80067a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_E_GPIO_PORT,  LCD_E_PIN,  GPIO_PIN_RESET);
 800376e:	2200      	movs	r2, #0
 8003770:	2108      	movs	r1, #8
 8003772:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003776:	f003 f817 	bl	80067a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_D4_GPIO_PORT, LCD_D4_PIN, GPIO_PIN_RESET);
 800377a:	2200      	movs	r2, #0
 800377c:	2120      	movs	r1, #32
 800377e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003782:	f003 f811 	bl	80067a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_D5_GPIO_PORT, LCD_D5_PIN, GPIO_PIN_RESET);
 8003786:	2200      	movs	r2, #0
 8003788:	2101      	movs	r1, #1
 800378a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800378e:	f003 f80b 	bl	80067a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_D6_GPIO_PORT, LCD_D6_PIN, GPIO_PIN_RESET);
 8003792:	2200      	movs	r2, #0
 8003794:	2102      	movs	r1, #2
 8003796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800379a:	f003 f805 	bl	80067a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_D7_GPIO_PORT, LCD_D7_PIN, GPIO_PIN_RESET);
 800379e:	2200      	movs	r2, #0
 80037a0:	2110      	movs	r1, #16
 80037a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037a6:	f002 ffff 	bl	80067a8 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin =
 80037aa:	233f      	movs	r3, #63	@ 0x3f
 80037ac:	607b      	str	r3, [r7, #4]
      LCD_E_PIN  |
      LCD_D4_PIN |
      LCD_D5_PIN |
      LCD_D6_PIN |
      LCD_D7_PIN;
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80037ae:	2301      	movs	r3, #1
 80037b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80037b2:	2300      	movs	r3, #0
 80037b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037b6:	2300      	movs	r3, #0
 80037b8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ba:	1d3b      	adds	r3, r7, #4
 80037bc:	4619      	mov	r1, r3
 80037be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037c2:	f002 fe69 	bl	8006498 <HAL_GPIO_Init>
}
 80037c6:	bf00      	nop
 80037c8:	3718      	adds	r7, #24
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	48000400 	.word	0x48000400

080037d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80037d8:	b672      	cpsid	i
}
 80037da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80037dc:	bf00      	nop
 80037de:	e7fd      	b.n	80037dc <Error_Handler+0x8>

080037e0 <LL_RCC_EnableRTC>:
{
 80037e0:	b480      	push	{r7}
 80037e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80037e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80037f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80037f8:	bf00      	nop
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr

08003802 <LL_AHB2_GRP1_EnableClock>:
{
 8003802:	b480      	push	{r7}
 8003804:	b085      	sub	sp, #20
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800380a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800380e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003810:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4313      	orrs	r3, r2
 8003818:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800381a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800381e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4013      	ands	r3, r2
 8003824:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003826:	68fb      	ldr	r3, [r7, #12]
}
 8003828:	bf00      	nop
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <LL_AHB3_GRP1_EnableClock>:
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800383c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003840:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003842:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4313      	orrs	r3, r2
 800384a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800384c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003850:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4013      	ands	r3, r2
 8003856:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003858:	68fb      	ldr	r3, [r7, #12]
}
 800385a:	bf00      	nop
 800385c:	3714      	adds	r7, #20
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <LL_APB1_GRP1_EnableClock>:
{
 8003866:	b480      	push	{r7}
 8003868:	b085      	sub	sp, #20
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800386e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003872:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003874:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4313      	orrs	r3, r2
 800387c:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800387e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003882:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4013      	ands	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800388a:	68fb      	ldr	r3, [r7, #12]
}
 800388c:	bf00      	nop
 800388e:	3714      	adds	r7, #20
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr

08003898 <LL_APB1_GRP2_EnableClock>:
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 80038a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80038a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80038b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4013      	ands	r3, r2
 80038ba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80038bc:	68fb      	ldr	r3, [r7, #12]
}
 80038be:	bf00      	nop
 80038c0:	3714      	adds	r7, #20
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr

080038ca <LL_APB2_GRP1_EnableClock>:
{
 80038ca:	b480      	push	{r7}
 80038cc:	b085      	sub	sp, #20
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80038d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038d6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80038d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	4313      	orrs	r3, r2
 80038e0:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80038e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038e6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4013      	ands	r3, r2
 80038ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80038ee:	68fb      	ldr	r3, [r7, #12]
}
 80038f0:	bf00      	nop
 80038f2:	3714      	adds	r7, #20
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr

080038fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8003900:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003904:	f7ff ff96 	bl	8003834 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8003908:	2200      	movs	r2, #0
 800390a:	2100      	movs	r1, #0
 800390c:	202e      	movs	r0, #46	@ 0x2e
 800390e:	f002 f9d0 	bl	8005cb2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8003912:	202e      	movs	r0, #46	@ 0x2e
 8003914:	f002 f9e7 	bl	8005ce6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003918:	bf00      	nop
 800391a:	bd80      	pop	{r7, pc}

0800391c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b09c      	sub	sp, #112	@ 0x70
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003924:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]
 800392c:	605a      	str	r2, [r3, #4]
 800392e:	609a      	str	r2, [r3, #8]
 8003930:	60da      	str	r2, [r3, #12]
 8003932:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003934:	f107 030c 	add.w	r3, r7, #12
 8003938:	2250      	movs	r2, #80	@ 0x50
 800393a:	2100      	movs	r1, #0
 800393c:	4618      	mov	r0, r3
 800393e:	f00c f973 	bl	800fc28 <memset>
  if(hi2c->Instance==I2C1)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a2d      	ldr	r2, [pc, #180]	@ (80039fc <HAL_I2C_MspInit+0xe0>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d127      	bne.n	800399c <HAL_I2C_MspInit+0x80>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800394c:	2304      	movs	r3, #4
 800394e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003950:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8003954:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003956:	f107 030c 	add.w	r3, r7, #12
 800395a:	4618      	mov	r0, r3
 800395c:	f005 f981 	bl	8008c62 <HAL_RCCEx_PeriphCLKConfig>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d001      	beq.n	800396a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003966:	f7ff ff35 	bl	80037d4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800396a:	2002      	movs	r0, #2
 800396c:	f7ff ff49 	bl	8003802 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003970:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003974:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003976:	2312      	movs	r3, #18
 8003978:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800397a:	2300      	movs	r3, #0
 800397c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800397e:	2300      	movs	r3, #0
 8003980:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003982:	2304      	movs	r3, #4
 8003984:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003986:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800398a:	4619      	mov	r1, r3
 800398c:	481c      	ldr	r0, [pc, #112]	@ (8003a00 <HAL_I2C_MspInit+0xe4>)
 800398e:	f002 fd83 	bl	8006498 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003992:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8003996:	f7ff ff66 	bl	8003866 <LL_APB1_GRP1_EnableClock>
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800399a:	e02a      	b.n	80039f2 <HAL_I2C_MspInit+0xd6>
  else if(hi2c->Instance==I2C3)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a18      	ldr	r2, [pc, #96]	@ (8003a04 <HAL_I2C_MspInit+0xe8>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d125      	bne.n	80039f2 <HAL_I2C_MspInit+0xd6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80039a6:	2308      	movs	r3, #8
 80039a8:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80039aa:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80039ae:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80039b0:	f107 030c 	add.w	r3, r7, #12
 80039b4:	4618      	mov	r0, r3
 80039b6:	f005 f954 	bl	8008c62 <HAL_RCCEx_PeriphCLKConfig>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d001      	beq.n	80039c4 <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 80039c0:	f7ff ff08 	bl	80037d4 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039c4:	2004      	movs	r0, #4
 80039c6:	f7ff ff1c 	bl	8003802 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80039ca:	2303      	movs	r3, #3
 80039cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039ce:	2312      	movs	r3, #18
 80039d0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d2:	2300      	movs	r3, #0
 80039d4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d6:	2300      	movs	r3, #0
 80039d8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80039da:	2304      	movs	r3, #4
 80039dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039de:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80039e2:	4619      	mov	r1, r3
 80039e4:	4808      	ldr	r0, [pc, #32]	@ (8003a08 <HAL_I2C_MspInit+0xec>)
 80039e6:	f002 fd57 	bl	8006498 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80039ea:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80039ee:	f7ff ff3a 	bl	8003866 <LL_APB1_GRP1_EnableClock>
}
 80039f2:	bf00      	nop
 80039f4:	3770      	adds	r7, #112	@ 0x70
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	40005400 	.word	0x40005400
 8003a00:	48000400 	.word	0x48000400
 8003a04:	40005c00 	.word	0x40005c00
 8003a08:	48000800 	.word	0x48000800

08003a0c <HAL_IPCC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hipcc: IPCC handle pointer
  * @retval None
  */
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a0d      	ldr	r2, [pc, #52]	@ (8003a50 <HAL_IPCC_MspInit+0x44>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d113      	bne.n	8003a46 <HAL_IPCC_MspInit+0x3a>
  {
    /* USER CODE BEGIN IPCC_MspInit 0 */

    /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8003a1e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003a22:	f7ff ff07 	bl	8003834 <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8003a26:	2200      	movs	r2, #0
 8003a28:	2100      	movs	r1, #0
 8003a2a:	202c      	movs	r0, #44	@ 0x2c
 8003a2c:	f002 f941 	bl	8005cb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8003a30:	202c      	movs	r0, #44	@ 0x2c
 8003a32:	f002 f958 	bl	8005ce6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8003a36:	2200      	movs	r2, #0
 8003a38:	2100      	movs	r1, #0
 8003a3a:	202d      	movs	r0, #45	@ 0x2d
 8003a3c:	f002 f939 	bl	8005cb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8003a40:	202d      	movs	r0, #45	@ 0x2d
 8003a42:	f002 f950 	bl	8005ce6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END IPCC_MspInit 1 */

  }

}
 8003a46:	bf00      	nop
 8003a48:	3708      	adds	r7, #8
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	58000c00 	.word	0x58000c00

08003a54 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b0a0      	sub	sp, #128	@ 0x80
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a5c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	605a      	str	r2, [r3, #4]
 8003a66:	609a      	str	r2, [r3, #8]
 8003a68:	60da      	str	r2, [r3, #12]
 8003a6a:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a6c:	f107 030c 	add.w	r3, r7, #12
 8003a70:	2250      	movs	r2, #80	@ 0x50
 8003a72:	2100      	movs	r1, #0
 8003a74:	4618      	mov	r0, r3
 8003a76:	f00c f8d7 	bl	800fc28 <memset>
  if(huart->Instance==LPUART1)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a68      	ldr	r2, [pc, #416]	@ (8003c20 <HAL_UART_MspInit+0x1cc>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d16e      	bne.n	8003b62 <HAL_UART_MspInit+0x10e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003a84:	2302      	movs	r3, #2
 8003a86:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a8c:	f107 030c 	add.w	r3, r7, #12
 8003a90:	4618      	mov	r0, r3
 8003a92:	f005 f8e6 	bl	8008c62 <HAL_RCCEx_PeriphCLKConfig>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003a9c:	f7ff fe9a 	bl	80037d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003aa0:	2001      	movs	r0, #1
 8003aa2:	f7ff fef9 	bl	8003898 <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aa6:	2001      	movs	r0, #1
 8003aa8:	f7ff feab 	bl	8003802 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003aac:	230c      	movs	r3, #12
 8003aae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003abc:	2308      	movs	r3, #8
 8003abe:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ac0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003aca:	f002 fce5 	bl	8006498 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel4;
 8003ace:	4b55      	ldr	r3, [pc, #340]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003ad0:	4a55      	ldr	r2, [pc, #340]	@ (8003c28 <HAL_UART_MspInit+0x1d4>)
 8003ad2:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8003ad4:	4b53      	ldr	r3, [pc, #332]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003ad6:	2211      	movs	r2, #17
 8003ad8:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ada:	4b52      	ldr	r3, [pc, #328]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003adc:	2210      	movs	r2, #16
 8003ade:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ae0:	4b50      	ldr	r3, [pc, #320]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ae6:	4b4f      	ldr	r3, [pc, #316]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003ae8:	2280      	movs	r2, #128	@ 0x80
 8003aea:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aec:	4b4d      	ldr	r3, [pc, #308]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003af2:	4b4c      	ldr	r3, [pc, #304]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8003af8:	4b4a      	ldr	r3, [pc, #296]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003afe:	4b49      	ldr	r3, [pc, #292]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003b04:	4847      	ldr	r0, [pc, #284]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003b06:	f002 f933 	bl	8005d70 <HAL_DMA_Init>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d001      	beq.n	8003b14 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8003b10:	f7ff fe60 	bl	80037d4 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT;
 8003b14:	f04f 5388 	mov.w	r3, #285212672	@ 0x11000000
 8003b18:	65fb      	str	r3, [r7, #92]	@ 0x5c
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	663b      	str	r3, [r7, #96]	@ 0x60
    pSyncConfig.SyncEnable = DISABLE;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
    pSyncConfig.EventEnable = DISABLE;
 8003b24:	2300      	movs	r3, #0
 8003b26:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
    pSyncConfig.RequestNumber = 1;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_DMAEx_ConfigMuxSync(&hdma_lpuart1_tx, &pSyncConfig) != HAL_OK)
 8003b2e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003b32:	4619      	mov	r1, r3
 8003b34:	483b      	ldr	r0, [pc, #236]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003b36:	f002 fc4d 	bl	80063d4 <HAL_DMAEx_ConfigMuxSync>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d001      	beq.n	8003b44 <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8003b40:	f7ff fe48 	bl	80037d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a37      	ldr	r2, [pc, #220]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003b48:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003b4a:	4a36      	ldr	r2, [pc, #216]	@ (8003c24 <HAL_UART_MspInit+0x1d0>)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003b50:	2200      	movs	r2, #0
 8003b52:	2100      	movs	r1, #0
 8003b54:	2025      	movs	r0, #37	@ 0x25
 8003b56:	f002 f8ac 	bl	8005cb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003b5a:	2025      	movs	r0, #37	@ 0x25
 8003b5c:	f002 f8c3 	bl	8005ce6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8003b60:	e05a      	b.n	8003c18 <HAL_UART_MspInit+0x1c4>
  else if(huart->Instance==USART1)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a31      	ldr	r2, [pc, #196]	@ (8003c2c <HAL_UART_MspInit+0x1d8>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d155      	bne.n	8003c18 <HAL_UART_MspInit+0x1c4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003b70:	2300      	movs	r3, #0
 8003b72:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b74:	f107 030c 	add.w	r3, r7, #12
 8003b78:	4618      	mov	r0, r3
 8003b7a:	f005 f872 	bl	8008c62 <HAL_RCCEx_PeriphCLKConfig>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d001      	beq.n	8003b88 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8003b84:	f7ff fe26 	bl	80037d4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b88:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003b8c:	f7ff fe9d 	bl	80038ca <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b90:	2002      	movs	r0, #2
 8003b92:	f7ff fe36 	bl	8003802 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003b96:	23c0      	movs	r3, #192	@ 0xc0
 8003b98:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ba6:	2307      	movs	r3, #7
 8003ba8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003baa:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8003bae:	4619      	mov	r1, r3
 8003bb0:	481f      	ldr	r0, [pc, #124]	@ (8003c30 <HAL_UART_MspInit+0x1dc>)
 8003bb2:	f002 fc71 	bl	8006498 <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA2_Channel4;
 8003bb6:	4b1f      	ldr	r3, [pc, #124]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003bb8:	4a1f      	ldr	r2, [pc, #124]	@ (8003c38 <HAL_UART_MspInit+0x1e4>)
 8003bba:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003bbe:	220f      	movs	r2, #15
 8003bc0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003bc4:	2210      	movs	r2, #16
 8003bc6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bc8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003bca:	2200      	movs	r2, #0
 8003bcc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003bce:	4b19      	ldr	r3, [pc, #100]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003bd0:	2280      	movs	r2, #128	@ 0x80
 8003bd2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003bd4:	4b17      	ldr	r3, [pc, #92]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bda:	4b16      	ldr	r3, [pc, #88]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003be0:	4b14      	ldr	r3, [pc, #80]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003be6:	4b13      	ldr	r3, [pc, #76]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003bec:	4811      	ldr	r0, [pc, #68]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003bee:	f002 f8bf 	bl	8005d70 <HAL_DMA_Init>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 8003bf8:	f7ff fdec 	bl	80037d4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	4a0d      	ldr	r2, [pc, #52]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003c00:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003c02:	4a0c      	ldr	r2, [pc, #48]	@ (8003c34 <HAL_UART_MspInit+0x1e0>)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003c08:	2200      	movs	r2, #0
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	2024      	movs	r0, #36	@ 0x24
 8003c0e:	f002 f850 	bl	8005cb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003c12:	2024      	movs	r0, #36	@ 0x24
 8003c14:	f002 f867 	bl	8005ce6 <HAL_NVIC_EnableIRQ>
}
 8003c18:	bf00      	nop
 8003c1a:	3780      	adds	r7, #128	@ 0x80
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40008000 	.word	0x40008000
 8003c24:	20000640 	.word	0x20000640
 8003c28:	40020044 	.word	0x40020044
 8003c2c:	40013800 	.word	0x40013800
 8003c30:	48000400 	.word	0x48000400
 8003c34:	200006a0 	.word	0x200006a0
 8003c38:	40020444 	.word	0x40020444

08003c3c <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b096      	sub	sp, #88	@ 0x58
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c44:	f107 0308 	add.w	r3, r7, #8
 8003c48:	2250      	movs	r2, #80	@ 0x50
 8003c4a:	2100      	movs	r1, #0
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f00b ffeb 	bl	800fc28 <memset>
  if(hrng->Instance==RNG)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a0d      	ldr	r2, [pc, #52]	@ (8003c8c <HAL_RNG_MspInit+0x50>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d113      	bne.n	8003c84 <HAL_RNG_MspInit+0x48>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8003c5c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c60:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8003c62:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003c66:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c68:	f107 0308 	add.w	r3, r7, #8
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f004 fff8 	bl	8008c62 <HAL_RCCEx_PeriphCLKConfig>
 8003c72:	4603      	mov	r3, r0
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8003c78:	f7ff fdac 	bl	80037d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8003c7c:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8003c80:	f7ff fdd8 	bl	8003834 <LL_AHB3_GRP1_EnableClock>

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8003c84:	bf00      	nop
 8003c86:	3758      	adds	r7, #88	@ 0x58
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	58001000 	.word	0x58001000

08003c90 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b096      	sub	sp, #88	@ 0x58
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c98:	f107 0308 	add.w	r3, r7, #8
 8003c9c:	2250      	movs	r2, #80	@ 0x50
 8003c9e:	2100      	movs	r1, #0
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f00b ffc1 	bl	800fc28 <memset>
  if(hrtc->Instance==RTC)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a14      	ldr	r2, [pc, #80]	@ (8003cfc <HAL_RTC_MspInit+0x6c>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d120      	bne.n	8003cf2 <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003cb0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003cb4:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003cb6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003cba:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cbc:	f107 0308 	add.w	r3, r7, #8
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f004 ffce 	bl	8008c62 <HAL_RCCEx_PeriphCLKConfig>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d001      	beq.n	8003cd0 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8003ccc:	f7ff fd82 	bl	80037d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003cd0:	f7ff fd86 	bl	80037e0 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003cd4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003cd8:	f7ff fdc5 	bl	8003866 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8003cdc:	2200      	movs	r2, #0
 8003cde:	2100      	movs	r1, #0
 8003ce0:	2003      	movs	r0, #3
 8003ce2:	f001 ffe6 	bl	8005cb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8003ce6:	2003      	movs	r0, #3
 8003ce8:	f001 fffd 	bl	8005ce6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f005 fc4f 	bl	8009590 <HAL_RTCEx_EnableBypassShadow>
    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003cf2:	bf00      	nop
 8003cf4:	3758      	adds	r7, #88	@ 0x58
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	40002800 	.word	0x40002800

08003d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003d04:	bf00      	nop
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr

08003d0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d0e:	b480      	push	{r7}
 8003d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d12:	bf00      	nop
 8003d14:	e7fd      	b.n	8003d12 <HardFault_Handler+0x4>

08003d16 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d16:	b480      	push	{r7}
 8003d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d1a:	bf00      	nop
 8003d1c:	e7fd      	b.n	8003d1a <MemManage_Handler+0x4>

08003d1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d1e:	b480      	push	{r7}
 8003d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d22:	bf00      	nop
 8003d24:	e7fd      	b.n	8003d22 <BusFault_Handler+0x4>

08003d26 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d26:	b480      	push	{r7}
 8003d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d2a:	bf00      	nop
 8003d2c:	e7fd      	b.n	8003d2a <UsageFault_Handler+0x4>

08003d2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d32:	bf00      	nop
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d40:	bf00      	nop
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr

08003d4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d4a:	b480      	push	{r7}
 8003d4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d4e:	bf00      	nop
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d5c:	f001 fe2a 	bl	80059b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d60:	bf00      	nop
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8003d68:	f7fe f9d2 	bl	8002110 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8003d6c:	bf00      	nop
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8003d74:	4802      	ldr	r0, [pc, #8]	@ (8003d80 <DMA1_Channel4_IRQHandler+0x10>)
 8003d76:	f002 f9dc 	bl	8006132 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003d7a:	bf00      	nop
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	20000640 	.word	0x20000640

08003d84 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003d88:	4802      	ldr	r0, [pc, #8]	@ (8003d94 <USART1_IRQHandler+0x10>)
 8003d8a:	f005 fd73 	bl	8009874 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003d8e:	bf00      	nop
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	200005ac 	.word	0x200005ac

08003d98 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003d9c:	4802      	ldr	r0, [pc, #8]	@ (8003da8 <LPUART1_IRQHandler+0x10>)
 8003d9e:	f005 fd69 	bl	8009874 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003da2:	bf00      	nop
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20000518 	.word	0x20000518

08003dac <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003db0:	f001 fa48 	bl	8005244 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003db4:	bf00      	nop
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003dbc:	f001 fa78 	bl	80052b0 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003dc0:	bf00      	nop
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003dc8:	f002 fd38 	bl	800683c <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8003dcc:	bf00      	nop
 8003dce:	bd80      	pop	{r7, pc}

08003dd0 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003dd4:	4802      	ldr	r0, [pc, #8]	@ (8003de0 <DMA2_Channel4_IRQHandler+0x10>)
 8003dd6:	f002 f9ac 	bl	8006132 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8003dda:	bf00      	nop
 8003ddc:	bd80      	pop	{r7, pc}
 8003dde:	bf00      	nop
 8003de0:	200006a0 	.word	0x200006a0

08003de4 <EXTI4_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW1_EXTI_IRQHandler(void)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW1_PIN);
 8003de8:	2010      	movs	r0, #16
 8003dea:	f002 fd0f 	bl	800680c <HAL_GPIO_EXTI_IRQHandler>
}
 8003dee:	bf00      	nop
 8003df0:	bd80      	pop	{r7, pc}

08003df2 <EXTI0_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW2_EXTI_IRQHandler(void)
{
 8003df2:	b580      	push	{r7, lr}
 8003df4:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW2_PIN);
 8003df6:	2001      	movs	r0, #1
 8003df8:	f002 fd08 	bl	800680c <HAL_GPIO_EXTI_IRQHandler>
}
 8003dfc:	bf00      	nop
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <EXTI1_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW3_EXTI_IRQHandler(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(BUTTON_SW3_PIN);
 8003e04:	2002      	movs	r0, #2
 8003e06:	f002 fd01 	bl	800680c <HAL_GPIO_EXTI_IRQHandler>
}
 8003e0a:	bf00      	nop
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	af00      	add	r7, sp, #0
  return 1;
 8003e12:	2301      	movs	r3, #1
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr

08003e1e <_kill>:

int _kill(int pid, int sig)
{
 8003e1e:	b580      	push	{r7, lr}
 8003e20:	b082      	sub	sp, #8
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
 8003e26:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003e28:	f00b ff50 	bl	800fccc <__errno>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2216      	movs	r2, #22
 8003e30:	601a      	str	r2, [r3, #0]
  return -1;
 8003e32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3708      	adds	r7, #8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <_exit>:

void _exit (int status)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b082      	sub	sp, #8
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003e46:	f04f 31ff 	mov.w	r1, #4294967295
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f7ff ffe7 	bl	8003e1e <_kill>
  while (1) {}    /* Make sure we hang here */
 8003e50:	bf00      	nop
 8003e52:	e7fd      	b.n	8003e50 <_exit+0x12>

08003e54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e60:	2300      	movs	r3, #0
 8003e62:	617b      	str	r3, [r7, #20]
 8003e64:	e00a      	b.n	8003e7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003e66:	f3af 8000 	nop.w
 8003e6a:	4601      	mov	r1, r0
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	1c5a      	adds	r2, r3, #1
 8003e70:	60ba      	str	r2, [r7, #8]
 8003e72:	b2ca      	uxtb	r2, r1
 8003e74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	3301      	adds	r3, #1
 8003e7a:	617b      	str	r3, [r7, #20]
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	dbf0      	blt.n	8003e66 <_read+0x12>
  }

  return len;
 8003e84:	687b      	ldr	r3, [r7, #4]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3718      	adds	r7, #24
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <_close>:
  }
  return len;
}

int _close(int file)
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b083      	sub	sp, #12
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003e96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b083      	sub	sp, #12
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
 8003eae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003eb6:	605a      	str	r2, [r3, #4]
  return 0;
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	370c      	adds	r7, #12
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr

08003ec6 <_isatty>:

int _isatty(int file)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b083      	sub	sp, #12
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003ece:	2301      	movs	r3, #1
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b085      	sub	sp, #20
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3714      	adds	r7, #20
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
	...

08003ef8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f00:	4a14      	ldr	r2, [pc, #80]	@ (8003f54 <_sbrk+0x5c>)
 8003f02:	4b15      	ldr	r3, [pc, #84]	@ (8003f58 <_sbrk+0x60>)
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f0c:	4b13      	ldr	r3, [pc, #76]	@ (8003f5c <_sbrk+0x64>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d102      	bne.n	8003f1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f14:	4b11      	ldr	r3, [pc, #68]	@ (8003f5c <_sbrk+0x64>)
 8003f16:	4a12      	ldr	r2, [pc, #72]	@ (8003f60 <_sbrk+0x68>)
 8003f18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f1a:	4b10      	ldr	r3, [pc, #64]	@ (8003f5c <_sbrk+0x64>)
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	4413      	add	r3, r2
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d207      	bcs.n	8003f38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f28:	f00b fed0 	bl	800fccc <__errno>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	220c      	movs	r2, #12
 8003f30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f32:	f04f 33ff 	mov.w	r3, #4294967295
 8003f36:	e009      	b.n	8003f4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f38:	4b08      	ldr	r3, [pc, #32]	@ (8003f5c <_sbrk+0x64>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f3e:	4b07      	ldr	r3, [pc, #28]	@ (8003f5c <_sbrk+0x64>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4413      	add	r3, r2
 8003f46:	4a05      	ldr	r2, [pc, #20]	@ (8003f5c <_sbrk+0x64>)
 8003f48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3718      	adds	r7, #24
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	20030000 	.word	0x20030000
 8003f58:	00001000 	.word	0x00001000
 8003f5c:	20000784 	.word	0x20000784
 8003f60:	20001ab0 	.word	0x20001ab0

08003f64 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8003f68:	4b03      	ldr	r3, [pc, #12]	@ (8003f78 <LL_FLASH_GetUDN+0x14>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	1fff7580 	.word	0x1fff7580

08003f7c <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8003f80:	4b03      	ldr	r3, [pc, #12]	@ (8003f90 <LL_FLASH_GetDeviceID+0x14>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	b2db      	uxtb	r3, r3
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr
 8003f90:	1fff7584 	.word	0x1fff7584

08003f94 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8003f98:	4b03      	ldr	r3, [pc, #12]	@ (8003fa8 <LL_FLASH_GetSTCompanyID+0x14>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	0a1b      	lsrs	r3, r3, #8
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr
 8003fa8:	1fff7584 	.word	0x1fff7584

08003fac <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8003fac:	b5b0      	push	{r4, r5, r7, lr}
 8003fae:	b090      	sub	sp, #64	@ 0x40
 8003fb0:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8003fb2:	2392      	movs	r3, #146	@ 0x92
 8003fb4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8003fb8:	4b3f      	ldr	r3, [pc, #252]	@ (80040b8 <APP_BLE_Init+0x10c>)
 8003fba:	1d3c      	adds	r4, r7, #4
 8003fbc:	461d      	mov	r5, r3
 8003fbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003fc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003fc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003fc4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003fc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003fc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003fca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003fce:	c403      	stmia	r4!, {r0, r1}
 8003fd0:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8003fd2:	f000 fb19 	bl	8004608 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8003fd6:	2101      	movs	r1, #1
 8003fd8:	2002      	movs	r0, #2
 8003fda:	f00a fd2f 	bl	800ea3c <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8003fde:	4a37      	ldr	r2, [pc, #220]	@ (80040bc <APP_BLE_Init+0x110>)
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	2004      	movs	r0, #4
 8003fe4:	f00a fe56 	bl	800ec94 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8003fe8:	1d3b      	adds	r3, r7, #4
 8003fea:	4618      	mov	r0, r3
 8003fec:	f009 faca 	bl	800d584 <SHCI_C2_BLE_Init>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  if (status != SHCI_Success)
 8003ff6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d008      	beq.n	8004010 <APP_BLE_Init+0x64>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 8003ffe:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004002:	4619      	mov	r1, r3
 8004004:	482e      	ldr	r0, [pc, #184]	@ (80040c0 <APP_BLE_Init+0x114>)
 8004006:	f00b fc89 	bl	800f91c <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800400a:	f7ff fbe3 	bl	80037d4 <Error_Handler>
 800400e:	e002      	b.n	8004016 <APP_BLE_Init+0x6a>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 8004010:	482c      	ldr	r0, [pc, #176]	@ (80040c4 <APP_BLE_Init+0x118>)
 8004012:	f00b fc83 	bl	800f91c <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 8004016:	f000 fb0d 	bl	8004634 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800401a:	f00a fa0f 	bl	800e43c <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800401e:	4b2a      	ldr	r3, [pc, #168]	@ (80040c8 <APP_BLE_Init+0x11c>)
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 8004026:	4b28      	ldr	r3, [pc, #160]	@ (80040c8 <APP_BLE_Init+0x11c>)
 8004028:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800402c:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800402e:	4a27      	ldr	r2, [pc, #156]	@ (80040cc <APP_BLE_Init+0x120>)
 8004030:	2100      	movs	r1, #0
 8004032:	2001      	movs	r0, #1
 8004034:	f00a fe2e 	bl	800ec94 <UTIL_SEQ_RegTask>
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  UTIL_SEQ_RegTask(1<<CFG_TASK_CONN_UPDATE_REG_ID, UTIL_SEQ_RFU, Connection_Interval_Update_Req);
 8004038:	4a25      	ldr	r2, [pc, #148]	@ (80040d0 <APP_BLE_Init+0x124>)
 800403a:	2100      	movs	r1, #0
 800403c:	2002      	movs	r0, #2
 800403e:	f00a fe29 	bl	800ec94 <UTIL_SEQ_RegTask>
#if (BLE_CFG_OTA_REBOOT_CHAR != 0)
  a_ManufData[sizeof(a_ManufData)-8] = CFG_FEATURE_OTA_REBOOT;
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 8004042:	2006      	movs	r0, #6
 8004044:	f008 fcc6 	bl	800c9d4 <aci_hal_set_radio_activity_mask>
 8004048:	4603      	mov	r3, r0
 800404a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (ret != BLE_STATUS_SUCCESS)
 800404e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004052:	2b00      	cmp	r3, #0
 8004054:	d006      	beq.n	8004064 <APP_BLE_Init+0xb8>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 8004056:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800405a:	4619      	mov	r1, r3
 800405c:	481d      	ldr	r0, [pc, #116]	@ (80040d4 <APP_BLE_Init+0x128>)
 800405e:	f00b fc5d 	bl	800f91c <iprintf>
 8004062:	e002      	b.n	800406a <APP_BLE_Init+0xbe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 8004064:	481c      	ldr	r0, [pc, #112]	@ (80040d8 <APP_BLE_Init+0x12c>)
 8004066:	f00b fc59 	bl	800f91c <iprintf>
  }
#endif /* RADIO_ACTIVITY_EVENT != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  index_con_int = 0;
 800406a:	4b1c      	ldr	r3, [pc, #112]	@ (80040dc <APP_BLE_Init+0x130>)
 800406c:	2200      	movs	r2, #0
 800406e:	701a      	strb	r2, [r3, #0]
  mutex = 1;
 8004070:	4b1b      	ldr	r3, [pc, #108]	@ (80040e0 <APP_BLE_Init+0x134>)
 8004072:	2201      	movs	r2, #1
 8004074:	701a      	strb	r2, [r3, #0]
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 8004076:	f000 ff49 	bl	8004f0c <P2PS_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Create timer to handle the Advertising Stop
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 800407a:	4b1a      	ldr	r3, [pc, #104]	@ (80040e4 <APP_BLE_Init+0x138>)
 800407c:	2200      	movs	r2, #0
 800407e:	491a      	ldr	r1, [pc, #104]	@ (80040e8 <APP_BLE_Init+0x13c>)
 8004080:	2000      	movs	r0, #0
 8004082:	f7fe f9e7 	bl	8002454 <HW_TS_Create>
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 8004086:	4b19      	ldr	r3, [pc, #100]	@ (80040ec <APP_BLE_Init+0x140>)
 8004088:	2200      	movs	r2, #0
 800408a:	4919      	ldr	r1, [pc, #100]	@ (80040f0 <APP_BLE_Init+0x144>)
 800408c:	2000      	movs	r0, #0
 800408e:	f7fe f9e1 	bl	8002454 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 8004092:	4b0d      	ldr	r3, [pc, #52]	@ (80040c8 <APP_BLE_Init+0x11c>)
 8004094:	2200      	movs	r2, #0
 8004096:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 8004098:	4b0b      	ldr	r3, [pc, #44]	@ (80040c8 <APP_BLE_Init+0x11c>)
 800409a:	2200      	movs	r2, #0
 800409c:	761a      	strb	r2, [r3, #24]

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 800409e:	4b15      	ldr	r3, [pc, #84]	@ (80040f4 <APP_BLE_Init+0x148>)
 80040a0:	2280      	movs	r2, #128	@ 0x80
 80040a2:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 80040a4:	4b14      	ldr	r3, [pc, #80]	@ (80040f8 <APP_BLE_Init+0x14c>)
 80040a6:	22a0      	movs	r2, #160	@ 0xa0
 80040a8:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 80040aa:	2001      	movs	r0, #1
 80040ac:	f000 fc72 	bl	8004994 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 80040b0:	bf00      	nop
}
 80040b2:	3740      	adds	r7, #64	@ 0x40
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bdb0      	pop	{r4, r5, r7, pc}
 80040b8:	080121fc 	.word	0x080121fc
 80040bc:	0800cf9d 	.word	0x0800cf9d
 80040c0:	08012120 	.word	0x08012120
 80040c4:	08012158 	.word	0x08012158
 80040c8:	20000790 	.word	0x20000790
 80040cc:	08004b75 	.word	0x08004b75
 80040d0:	08004cbd 	.word	0x08004cbd
 80040d4:	08012180 	.word	0x08012180
 80040d8:	080121c4 	.word	0x080121c4
 80040dc:	2000081c 	.word	0x2000081c
 80040e0:	2000081d 	.word	0x2000081d
 80040e4:	08004bd5 	.word	0x08004bd5
 80040e8:	20000811 	.word	0x20000811
 80040ec:	08004be5 	.word	0x08004be5
 80040f0:	20000812 	.word	0x20000812
 80040f4:	20000814 	.word	0x20000814
 80040f8:	20000816 	.word	0x20000816

080040fc <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 80040fc:	b5b0      	push	{r4, r5, r7, lr}
 80040fe:	b090      	sub	sp, #64	@ 0x40
 8004100:	af04      	add	r7, sp, #16
 8004102:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8004104:	2392      	movs	r3, #146	@ 0x92
 8004106:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	3301      	adds	r3, #1
 800410e:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 8004110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	2bff      	cmp	r3, #255	@ 0xff
 8004116:	f000 8120 	beq.w	800435a <SVCCTL_App_Notification+0x25e>
 800411a:	2bff      	cmp	r3, #255	@ 0xff
 800411c:	f300 822a 	bgt.w	8004574 <SVCCTL_App_Notification+0x478>
 8004120:	2b05      	cmp	r3, #5
 8004122:	d002      	beq.n	800412a <SVCCTL_App_Notification+0x2e>
 8004124:	2b3e      	cmp	r3, #62	@ 0x3e
 8004126:	d02e      	beq.n	8004186 <SVCCTL_App_Notification+0x8a>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8004128:	e224      	b.n	8004574 <SVCCTL_App_Notification+0x478>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800412a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800412c:	3302      	adds	r3, #2
 800412e:	60fb      	str	r3, [r7, #12]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004136:	b29a      	uxth	r2, r3
 8004138:	4bac      	ldr	r3, [pc, #688]	@ (80043ec <SVCCTL_App_Notification+0x2f0>)
 800413a:	8adb      	ldrh	r3, [r3, #22]
 800413c:	429a      	cmp	r2, r3
 800413e:	d114      	bne.n	800416a <SVCCTL_App_Notification+0x6e>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8004140:	4baa      	ldr	r3, [pc, #680]	@ (80043ec <SVCCTL_App_Notification+0x2f0>)
 8004142:	2200      	movs	r2, #0
 8004144:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8004146:	4ba9      	ldr	r3, [pc, #676]	@ (80043ec <SVCCTL_App_Notification+0x2f0>)
 8004148:	2200      	movs	r2, #0
 800414a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 800414e:	48a8      	ldr	r0, [pc, #672]	@ (80043f0 <SVCCTL_App_Notification+0x2f4>)
 8004150:	f00b fc54 	bl	800f9fc <puts>
                    p_disconnection_complete_event->Connection_Handle,
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800415a:	b29b      	uxth	r3, r3
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800415c:	4619      	mov	r1, r3
                    p_disconnection_complete_event->Reason);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	78db      	ldrb	r3, [r3, #3]
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8004162:	461a      	mov	r2, r3
 8004164:	48a3      	ldr	r0, [pc, #652]	@ (80043f4 <SVCCTL_App_Notification+0x2f8>)
 8004166:	f00b fbd9 	bl	800f91c <iprintf>
      Adv_Request(APP_BLE_FAST_ADV);
 800416a:	2001      	movs	r0, #1
 800416c:	f000 fc12 	bl	8004994 <Adv_Request>
      HandleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 8004170:	4ba1      	ldr	r3, [pc, #644]	@ (80043f8 <SVCCTL_App_Notification+0x2fc>)
 8004172:	2201      	movs	r2, #1
 8004174:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8004176:	4b9d      	ldr	r3, [pc, #628]	@ (80043ec <SVCCTL_App_Notification+0x2f0>)
 8004178:	8ada      	ldrh	r2, [r3, #22]
 800417a:	4b9f      	ldr	r3, [pc, #636]	@ (80043f8 <SVCCTL_App_Notification+0x2fc>)
 800417c:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&HandleNotification);
 800417e:	489e      	ldr	r0, [pc, #632]	@ (80043f8 <SVCCTL_App_Notification+0x2fc>)
 8004180:	f000 fe92 	bl	8004ea8 <P2PS_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8004184:	e1f9      	b.n	800457a <SVCCTL_App_Notification+0x47e>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8004186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004188:	3302      	adds	r3, #2
 800418a:	61fb      	str	r3, [r7, #28]
      switch (p_meta_evt->subevent)
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	2b0c      	cmp	r3, #12
 8004192:	d033      	beq.n	80041fc <SVCCTL_App_Notification+0x100>
 8004194:	2b0c      	cmp	r3, #12
 8004196:	f300 80de 	bgt.w	8004356 <SVCCTL_App_Notification+0x25a>
 800419a:	2b01      	cmp	r3, #1
 800419c:	d06c      	beq.n	8004278 <SVCCTL_App_Notification+0x17c>
 800419e:	2b03      	cmp	r3, #3
 80041a0:	f040 80d9 	bne.w	8004356 <SVCCTL_App_Notification+0x25a>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	3301      	adds	r3, #1
 80041a8:	617b      	str	r3, [r7, #20]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 80041aa:	4894      	ldr	r0, [pc, #592]	@ (80043fc <SVCCTL_App_Notification+0x300>)
 80041ac:	f00b fc26 	bl	800f9fc <puts>
                       p_connection_update_complete_event->Conn_Interval*1.25,
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80041b6:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7fc f99b 	bl	80004f4 <__aeabi_i2d>
 80041be:	f04f 0200 	mov.w	r2, #0
 80041c2:	4b8f      	ldr	r3, [pc, #572]	@ (8004400 <SVCCTL_App_Notification+0x304>)
 80041c4:	f7fc fa00 	bl	80005c8 <__aeabi_dmul>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	4610      	mov	r0, r2
 80041ce:	4619      	mov	r1, r3
                       p_connection_update_complete_event->Conn_Latency,
 80041d0:	697b      	ldr	r3, [r7, #20]
 80041d2:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80041d6:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 80041d8:	461c      	mov	r4, r3
                       p_connection_update_complete_event->Supervision_Timeout*10);
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 80041e4:	4613      	mov	r3, r2
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	4413      	add	r3, r2
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	9400      	str	r4, [sp, #0]
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4883      	ldr	r0, [pc, #524]	@ (8004404 <SVCCTL_App_Notification+0x308>)
 80041f6:	f00b fb91 	bl	800f91c <iprintf>
          break;
 80041fa:	e0ad      	b.n	8004358 <SVCCTL_App_Notification+0x25c>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	3301      	adds	r3, #1
 8004200:	61bb      	str	r3, [r7, #24]
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 8004202:	4881      	ldr	r0, [pc, #516]	@ (8004408 <SVCCTL_App_Notification+0x30c>)
 8004204:	f00b fb8a 	bl	800f91c <iprintf>
          if (p_evt_le_phy_update_complete->Status == 0)
 8004208:	69bb      	ldr	r3, [r7, #24]
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d103      	bne.n	8004218 <SVCCTL_App_Notification+0x11c>
            APP_DBG_MSG("status ok \n");
 8004210:	487e      	ldr	r0, [pc, #504]	@ (800440c <SVCCTL_App_Notification+0x310>)
 8004212:	f00b fbf3 	bl	800f9fc <puts>
 8004216:	e002      	b.n	800421e <SVCCTL_App_Notification+0x122>
            APP_DBG_MSG("status nok \n");
 8004218:	487d      	ldr	r0, [pc, #500]	@ (8004410 <SVCCTL_App_Notification+0x314>)
 800421a:	f00b fbef 	bl	800f9fc <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 800421e:	4b73      	ldr	r3, [pc, #460]	@ (80043ec <SVCCTL_App_Notification+0x2f0>)
 8004220:	8adb      	ldrh	r3, [r3, #22]
 8004222:	f107 020a 	add.w	r2, r7, #10
 8004226:	f107 010b 	add.w	r1, r7, #11
 800422a:	4618      	mov	r0, r3
 800422c:	f008 fc4a 	bl	800cac4 <hci_le_read_phy>
 8004230:	4603      	mov	r3, r0
 8004232:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 8004236:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800423a:	2b00      	cmp	r3, #0
 800423c:	d003      	beq.n	8004246 <SVCCTL_App_Notification+0x14a>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 800423e:	4875      	ldr	r0, [pc, #468]	@ (8004414 <SVCCTL_App_Notification+0x318>)
 8004240:	f00b fb6c 	bl	800f91c <iprintf>
          break;
 8004244:	e088      	b.n	8004358 <SVCCTL_App_Notification+0x25c>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \n");
 8004246:	4874      	ldr	r0, [pc, #464]	@ (8004418 <SVCCTL_App_Notification+0x31c>)
 8004248:	f00b fbd8 	bl	800f9fc <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 800424c:	7afb      	ldrb	r3, [r7, #11]
 800424e:	2b02      	cmp	r3, #2
 8004250:	d10a      	bne.n	8004268 <SVCCTL_App_Notification+0x16c>
 8004252:	7abb      	ldrb	r3, [r7, #10]
 8004254:	2b02      	cmp	r3, #2
 8004256:	d107      	bne.n	8004268 <SVCCTL_App_Notification+0x16c>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8004258:	7afb      	ldrb	r3, [r7, #11]
 800425a:	4619      	mov	r1, r3
 800425c:	7abb      	ldrb	r3, [r7, #10]
 800425e:	461a      	mov	r2, r3
 8004260:	486e      	ldr	r0, [pc, #440]	@ (800441c <SVCCTL_App_Notification+0x320>)
 8004262:	f00b fb5b 	bl	800f91c <iprintf>
          break;
 8004266:	e077      	b.n	8004358 <SVCCTL_App_Notification+0x25c>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8004268:	7afb      	ldrb	r3, [r7, #11]
 800426a:	4619      	mov	r1, r3
 800426c:	7abb      	ldrb	r3, [r7, #10]
 800426e:	461a      	mov	r2, r3
 8004270:	486a      	ldr	r0, [pc, #424]	@ (800441c <SVCCTL_App_Notification+0x320>)
 8004272:	f00b fb53 	bl	800f91c <iprintf>
          break;
 8004276:	e06f      	b.n	8004358 <SVCCTL_App_Notification+0x25c>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	3301      	adds	r3, #1
 800427c:	613b      	str	r3, [r7, #16]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800427e:	4b5b      	ldr	r3, [pc, #364]	@ (80043ec <SVCCTL_App_Notification+0x2f0>)
 8004280:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004284:	4618      	mov	r0, r3
 8004286:	f7fe f95f 	bl	8002548 <HW_TS_Stop>
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8004290:	b29b      	uxth	r3, r3
 8004292:	4619      	mov	r1, r3
 8004294:	4862      	ldr	r0, [pc, #392]	@ (8004420 <SVCCTL_App_Notification+0x324>)
 8004296:	f00b fb41 	bl	800f91c <iprintf>
                      p_connection_complete_event->Peer_Address[5],
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	7a9b      	ldrb	r3, [r3, #10]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800429e:	4618      	mov	r0, r3
                      p_connection_complete_event->Peer_Address[4],
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	7a5b      	ldrb	r3, [r3, #9]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 80042a4:	461c      	mov	r4, r3
                      p_connection_complete_event->Peer_Address[3],
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	7a1b      	ldrb	r3, [r3, #8]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 80042aa:	461d      	mov	r5, r3
                      p_connection_complete_event->Peer_Address[2],
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	79db      	ldrb	r3, [r3, #7]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 80042b0:	461a      	mov	r2, r3
                      p_connection_complete_event->Peer_Address[1],
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	799b      	ldrb	r3, [r3, #6]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 80042b6:	4619      	mov	r1, r3
                      p_connection_complete_event->Peer_Address[0]);
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	795b      	ldrb	r3, [r3, #5]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 80042bc:	9302      	str	r3, [sp, #8]
 80042be:	9101      	str	r1, [sp, #4]
 80042c0:	9200      	str	r2, [sp, #0]
 80042c2:	462b      	mov	r3, r5
 80042c4:	4622      	mov	r2, r4
 80042c6:	4601      	mov	r1, r0
 80042c8:	4856      	ldr	r0, [pc, #344]	@ (8004424 <SVCCTL_App_Notification+0x328>)
 80042ca:	f00b fb27 	bl	800f91c <iprintf>
                      p_connection_complete_event->Conn_Interval*1.25,
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 80042d4:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 80042d6:	4618      	mov	r0, r3
 80042d8:	f7fc f90c 	bl	80004f4 <__aeabi_i2d>
 80042dc:	f04f 0200 	mov.w	r2, #0
 80042e0:	4b47      	ldr	r3, [pc, #284]	@ (8004400 <SVCCTL_App_Notification+0x304>)
 80042e2:	f7fc f971 	bl	80005c8 <__aeabi_dmul>
 80042e6:	4602      	mov	r2, r0
 80042e8:	460b      	mov	r3, r1
 80042ea:	4610      	mov	r0, r2
 80042ec:	4619      	mov	r1, r3
                      p_connection_complete_event->Conn_Latency,
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 80042f4:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 80042f6:	461c      	mov	r4, r3
                      p_connection_complete_event->Supervision_Timeout*10
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 80042fe:	b29b      	uxth	r3, r3
 8004300:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8004302:	4613      	mov	r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	4413      	add	r3, r2
 8004308:	005b      	lsls	r3, r3, #1
 800430a:	9301      	str	r3, [sp, #4]
 800430c:	9400      	str	r4, [sp, #0]
 800430e:	4602      	mov	r2, r0
 8004310:	460b      	mov	r3, r1
 8004312:	483c      	ldr	r0, [pc, #240]	@ (8004404 <SVCCTL_App_Notification+0x308>)
 8004314:	f00b fb02 	bl	800f91c <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8004318:	4b34      	ldr	r3, [pc, #208]	@ (80043ec <SVCCTL_App_Notification+0x2f0>)
 800431a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800431e:	2b04      	cmp	r3, #4
 8004320:	d104      	bne.n	800432c <SVCCTL_App_Notification+0x230>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8004322:	4b32      	ldr	r3, [pc, #200]	@ (80043ec <SVCCTL_App_Notification+0x2f0>)
 8004324:	2206      	movs	r2, #6
 8004326:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 800432a:	e003      	b.n	8004334 <SVCCTL_App_Notification+0x238>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800432c:	4b2f      	ldr	r3, [pc, #188]	@ (80043ec <SVCCTL_App_Notification+0x2f0>)
 800432e:	2205      	movs	r2, #5
 8004330:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800433a:	b29a      	uxth	r2, r3
 800433c:	4b2b      	ldr	r3, [pc, #172]	@ (80043ec <SVCCTL_App_Notification+0x2f0>)
 800433e:	82da      	strh	r2, [r3, #22]
          HandleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 8004340:	4b2d      	ldr	r3, [pc, #180]	@ (80043f8 <SVCCTL_App_Notification+0x2fc>)
 8004342:	2200      	movs	r2, #0
 8004344:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8004346:	4b29      	ldr	r3, [pc, #164]	@ (80043ec <SVCCTL_App_Notification+0x2f0>)
 8004348:	8ada      	ldrh	r2, [r3, #22]
 800434a:	4b2b      	ldr	r3, [pc, #172]	@ (80043f8 <SVCCTL_App_Notification+0x2fc>)
 800434c:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&HandleNotification);
 800434e:	482a      	ldr	r0, [pc, #168]	@ (80043f8 <SVCCTL_App_Notification+0x2fc>)
 8004350:	f000 fdaa 	bl	8004ea8 <P2PS_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8004354:	e000      	b.n	8004358 <SVCCTL_App_Notification+0x25c>
          break;
 8004356:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8004358:	e10f      	b.n	800457a <SVCCTL_App_Notification+0x47e>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800435a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800435c:	3302      	adds	r3, #2
 800435e:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 8004360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004362:	881b      	ldrh	r3, [r3, #0]
 8004364:	b29b      	uxth	r3, r3
 8004366:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800436a:	4293      	cmp	r3, r2
 800436c:	f000 80f8 	beq.w	8004560 <SVCCTL_App_Notification+0x464>
 8004370:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8004374:	4293      	cmp	r3, r2
 8004376:	f300 80ff 	bgt.w	8004578 <SVCCTL_App_Notification+0x47c>
 800437a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800437e:	f000 80dc 	beq.w	800453a <SVCCTL_App_Notification+0x43e>
 8004382:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004386:	f300 80f7 	bgt.w	8004578 <SVCCTL_App_Notification+0x47c>
 800438a:	2b04      	cmp	r3, #4
 800438c:	f000 80dd 	beq.w	800454a <SVCCTL_App_Notification+0x44e>
 8004390:	2b04      	cmp	r3, #4
 8004392:	f2c0 80f1 	blt.w	8004578 <SVCCTL_App_Notification+0x47c>
 8004396:	f240 420a 	movw	r2, #1034	@ 0x40a
 800439a:	4293      	cmp	r3, r2
 800439c:	f300 80ec 	bgt.w	8004578 <SVCCTL_App_Notification+0x47c>
 80043a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043a4:	f2c0 80e8 	blt.w	8004578 <SVCCTL_App_Notification+0x47c>
 80043a8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80043ac:	2b0a      	cmp	r3, #10
 80043ae:	f200 80e3 	bhi.w	8004578 <SVCCTL_App_Notification+0x47c>
 80043b2:	a201      	add	r2, pc, #4	@ (adr r2, 80043b8 <SVCCTL_App_Notification+0x2bc>)
 80043b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b8:	080043e5 	.word	0x080043e5
 80043bc:	08004505 	.word	0x08004505
 80043c0:	0800442d 	.word	0x0800442d
 80043c4:	08004463 	.word	0x08004463
 80043c8:	08004579 	.word	0x08004579
 80043cc:	0800446b 	.word	0x0800446b
 80043d0:	08004579 	.word	0x08004579
 80043d4:	08004543 	.word	0x08004543
 80043d8:	0800449f 	.word	0x0800449f
 80043dc:	080044af 	.word	0x080044af
 80043e0:	080044a7 	.word	0x080044a7
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 80043e4:	4810      	ldr	r0, [pc, #64]	@ (8004428 <SVCCTL_App_Notification+0x32c>)
 80043e6:	f00b fb09 	bl	800f9fc <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 80043ea:	e0c2      	b.n	8004572 <SVCCTL_App_Notification+0x476>
 80043ec:	20000790 	.word	0x20000790
 80043f0:	08012238 	.word	0x08012238
 80043f4:	08012264 	.word	0x08012264
 80043f8:	20000818 	.word	0x20000818
 80043fc:	080122a0 	.word	0x080122a0
 8004400:	3ff40000 	.word	0x3ff40000
 8004404:	080122d4 	.word	0x080122d4
 8004408:	08012340 	.word	0x08012340
 800440c:	08012370 	.word	0x08012370
 8004410:	0801237c 	.word	0x0801237c
 8004414:	08012388 	.word	0x08012388
 8004418:	080123a8 	.word	0x080123a8
 800441c:	080123c8 	.word	0x080123c8
 8004420:	080123ec 	.word	0x080123ec
 8004424:	08012434 	.word	0x08012434
 8004428:	08012484 	.word	0x08012484
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 800442c:	4855      	ldr	r0, [pc, #340]	@ (8004584 <SVCCTL_App_Notification+0x488>)
 800442e:	f00b fae5 	bl	800f9fc <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,123456);
 8004432:	4b55      	ldr	r3, [pc, #340]	@ (8004588 <SVCCTL_App_Notification+0x48c>)
 8004434:	8adb      	ldrh	r3, [r3, #22]
 8004436:	4955      	ldr	r1, [pc, #340]	@ (800458c <SVCCTL_App_Notification+0x490>)
 8004438:	4618      	mov	r0, r3
 800443a:	f007 fc79 	bl	800bd30 <aci_gap_pass_key_resp>
 800443e:	4603      	mov	r3, r0
 8004440:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 8004444:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004448:	2b00      	cmp	r3, #0
 800444a:	d006      	beq.n	800445a <SVCCTL_App_Notification+0x35e>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 800444c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004450:	4619      	mov	r1, r3
 8004452:	484f      	ldr	r0, [pc, #316]	@ (8004590 <SVCCTL_App_Notification+0x494>)
 8004454:	f00b fa62 	bl	800f91c <iprintf>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 8004458:	e08b      	b.n	8004572 <SVCCTL_App_Notification+0x476>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 800445a:	484e      	ldr	r0, [pc, #312]	@ (8004594 <SVCCTL_App_Notification+0x498>)
 800445c:	f00b face 	bl	800f9fc <puts>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 8004460:	e087      	b.n	8004572 <SVCCTL_App_Notification+0x476>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 8004462:	484d      	ldr	r0, [pc, #308]	@ (8004598 <SVCCTL_App_Notification+0x49c>)
 8004464:	f00b faca 	bl	800f9fc <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 8004468:	e083      	b.n	8004572 <SVCCTL_App_Notification+0x476>
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 800446a:	484c      	ldr	r0, [pc, #304]	@ (800459c <SVCCTL_App_Notification+0x4a0>)
 800446c:	f00b fac6 	bl	800f9fc <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8004470:	4b45      	ldr	r3, [pc, #276]	@ (8004588 <SVCCTL_App_Notification+0x48c>)
 8004472:	8adb      	ldrh	r3, [r3, #22]
 8004474:	4618      	mov	r0, r3
 8004476:	f007 fe05 	bl	800c084 <aci_gap_allow_rebond>
 800447a:	4603      	mov	r3, r0
 800447c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 8004480:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004484:	2b00      	cmp	r3, #0
 8004486:	d006      	beq.n	8004496 <SVCCTL_App_Notification+0x39a>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 8004488:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800448c:	4619      	mov	r1, r3
 800448e:	4844      	ldr	r0, [pc, #272]	@ (80045a0 <SVCCTL_App_Notification+0x4a4>)
 8004490:	f00b fa44 	bl	800f91c <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8004494:	e06d      	b.n	8004572 <SVCCTL_App_Notification+0x476>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 8004496:	4843      	ldr	r0, [pc, #268]	@ (80045a4 <SVCCTL_App_Notification+0x4a8>)
 8004498:	f00b fab0 	bl	800f9fc <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 800449c:	e069      	b.n	8004572 <SVCCTL_App_Notification+0x476>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 800449e:	4842      	ldr	r0, [pc, #264]	@ (80045a8 <SVCCTL_App_Notification+0x4ac>)
 80044a0:	f00b faac 	bl	800f9fc <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 80044a4:	e065      	b.n	8004572 <SVCCTL_App_Notification+0x476>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 80044a6:	4841      	ldr	r0, [pc, #260]	@ (80045ac <SVCCTL_App_Notification+0x4b0>)
 80044a8:	f00b faa8 	bl	800f9fc <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 80044ac:	e061      	b.n	8004572 <SVCCTL_App_Notification+0x476>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 80044ae:	4840      	ldr	r0, [pc, #256]	@ (80045b0 <SVCCTL_App_Notification+0x4b4>)
 80044b0:	f00b faa4 	bl	800f9fc <puts>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 80044b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b6:	3302      	adds	r3, #2
          APP_DBG_MSG("     - numeric_value = %ld\n",
 80044b8:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80044bc:	4619      	mov	r1, r3
 80044be:	483d      	ldr	r0, [pc, #244]	@ (80045b4 <SVCCTL_App_Notification+0x4b8>)
 80044c0:	f00b fa2c 	bl	800f91c <iprintf>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 80044c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c6:	3302      	adds	r3, #2
          APP_DBG_MSG("     - Hex_value = %lx\n",
 80044c8:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80044cc:	4619      	mov	r1, r3
 80044ce:	483a      	ldr	r0, [pc, #232]	@ (80045b8 <SVCCTL_App_Notification+0x4bc>)
 80044d0:	f00b fa24 	bl	800f91c <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 80044d4:	4b2c      	ldr	r3, [pc, #176]	@ (8004588 <SVCCTL_App_Notification+0x48c>)
 80044d6:	8adb      	ldrh	r3, [r3, #22]
 80044d8:	2101      	movs	r1, #1
 80044da:	4618      	mov	r0, r3
 80044dc:	f007 fe26 	bl	800c12c <aci_gap_numeric_comparison_value_confirm_yesno>
 80044e0:	4603      	mov	r3, r0
 80044e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 80044e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d006      	beq.n	80044fc <SVCCTL_App_Notification+0x400>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 80044ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80044f2:	4619      	mov	r1, r3
 80044f4:	4831      	ldr	r0, [pc, #196]	@ (80045bc <SVCCTL_App_Notification+0x4c0>)
 80044f6:	f00b fa11 	bl	800f91c <iprintf>
          break;
 80044fa:	e03a      	b.n	8004572 <SVCCTL_App_Notification+0x476>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 80044fc:	4830      	ldr	r0, [pc, #192]	@ (80045c0 <SVCCTL_App_Notification+0x4c4>)
 80044fe:	f00b fa7d 	bl	800f9fc <puts>
          break;
 8004502:	e036      	b.n	8004572 <SVCCTL_App_Notification+0x476>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8004504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004506:	3302      	adds	r3, #2
 8004508:	623b      	str	r3, [r7, #32]
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 800450a:	482e      	ldr	r0, [pc, #184]	@ (80045c4 <SVCCTL_App_Notification+0x4c8>)
 800450c:	f00b fa76 	bl	800f9fc <puts>
          if (pairing_complete->Status == 0)
 8004510:	6a3b      	ldr	r3, [r7, #32]
 8004512:	789b      	ldrb	r3, [r3, #2]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d103      	bne.n	8004520 <SVCCTL_App_Notification+0x424>
            APP_DBG_MSG("     - Pairing Success\n");
 8004518:	482b      	ldr	r0, [pc, #172]	@ (80045c8 <SVCCTL_App_Notification+0x4cc>)
 800451a:	f00b fa6f 	bl	800f9fc <puts>
 800451e:	e008      	b.n	8004532 <SVCCTL_App_Notification+0x436>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 8004520:	6a3b      	ldr	r3, [r7, #32]
 8004522:	789b      	ldrb	r3, [r3, #2]
 8004524:	4619      	mov	r1, r3
 8004526:	6a3b      	ldr	r3, [r7, #32]
 8004528:	78db      	ldrb	r3, [r3, #3]
 800452a:	461a      	mov	r2, r3
 800452c:	4827      	ldr	r0, [pc, #156]	@ (80045cc <SVCCTL_App_Notification+0x4d0>)
 800452e:	f00b f9f5 	bl	800f91c <iprintf>
          APP_DBG_MSG("\n");
 8004532:	200a      	movs	r0, #10
 8004534:	f00b fa04 	bl	800f940 <putchar>
          break;    
 8004538:	e01b      	b.n	8004572 <SVCCTL_App_Notification+0x476>
          mutex = 1;
 800453a:	4b25      	ldr	r3, [pc, #148]	@ (80045d0 <SVCCTL_App_Notification+0x4d4>)
 800453c:	2201      	movs	r2, #1
 800453e:	701a      	strb	r2, [r3, #0]
          break;
 8004540:	e017      	b.n	8004572 <SVCCTL_App_Notification+0x476>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 8004542:	4824      	ldr	r0, [pc, #144]	@ (80045d4 <SVCCTL_App_Notification+0x4d8>)
 8004544:	f00b f9ea 	bl	800f91c <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8004548:	e013      	b.n	8004572 <SVCCTL_App_Notification+0x476>
          BSP_LED_On(LED_GREEN);
 800454a:	2001      	movs	r0, #1
 800454c:	f001 f8be 	bl	80056cc <BSP_LED_On>
          HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 8004550:	4b0d      	ldr	r3, [pc, #52]	@ (8004588 <SVCCTL_App_Notification+0x48c>)
 8004552:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8004556:	210a      	movs	r1, #10
 8004558:	4618      	mov	r0, r3
 800455a:	f7fe f879 	bl	8002650 <HW_TS_Start>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800455e:	e008      	b.n	8004572 <SVCCTL_App_Notification+0x476>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 8004560:	481d      	ldr	r0, [pc, #116]	@ (80045d8 <SVCCTL_App_Notification+0x4dc>)
 8004562:	f00b f9db 	bl	800f91c <iprintf>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8004566:	4b08      	ldr	r3, [pc, #32]	@ (8004588 <SVCCTL_App_Notification+0x48c>)
 8004568:	8adb      	ldrh	r3, [r3, #22]
 800456a:	4618      	mov	r0, r3
 800456c:	f008 f8f1 	bl	800c752 <aci_gatt_confirm_indication>
        break;
 8004570:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8004572:	e001      	b.n	8004578 <SVCCTL_App_Notification+0x47c>
      break;
 8004574:	bf00      	nop
 8004576:	e000      	b.n	800457a <SVCCTL_App_Notification+0x47e>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8004578:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800457a:	2301      	movs	r3, #1
}
 800457c:	4618      	mov	r0, r3
 800457e:	3730      	adds	r7, #48	@ 0x30
 8004580:	46bd      	mov	sp, r7
 8004582:	bdb0      	pop	{r4, r5, r7, pc}
 8004584:	080124b4 	.word	0x080124b4
 8004588:	20000790 	.word	0x20000790
 800458c:	0001e240 	.word	0x0001e240
 8004590:	080124dc 	.word	0x080124dc
 8004594:	08012510 	.word	0x08012510
 8004598:	08012538 	.word	0x08012538
 800459c:	08012564 	.word	0x08012564
 80045a0:	08012588 	.word	0x08012588
 80045a4:	080125b8 	.word	0x080125b8
 80045a8:	080125e0 	.word	0x080125e0
 80045ac:	0801260c 	.word	0x0801260c
 80045b0:	0801263c 	.word	0x0801263c
 80045b4:	08012670 	.word	0x08012670
 80045b8:	0801268c 	.word	0x0801268c
 80045bc:	080126a4 	.word	0x080126a4
 80045c0:	080126f4 	.word	0x080126f4
 80045c4:	0801273c 	.word	0x0801273c
 80045c8:	08012768 	.word	0x08012768
 80045cc:	08012780 	.word	0x08012780
 80045d0:	2000081d 	.word	0x2000081d
 80045d4:	080127bc 	.word	0x080127bc
 80045d8:	080127e4 	.word	0x080127e4

080045dc <APP_BLE_Key_Button1_Action>:
  return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
  P2PS_APP_SW1_Button_Action();
 80045e0:	f000 fcc4 	bl	8004f6c <P2PS_APP_SW1_Button_Action>
}
 80045e4:	bf00      	nop
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )    
  UTIL_SEQ_SetTask( 1<<CFG_TASK_CONN_UPDATE_REG_ID, CFG_SCH_PRIO_0);
 80045ec:	2100      	movs	r1, #0
 80045ee:	2002      	movs	r0, #2
 80045f0:	f00a fb72 	bl	800ecd8 <UTIL_SEQ_SetTask>
#endif
  
  return;
 80045f4:	bf00      	nop
}
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <APP_BLE_Key_Button3_Action>:

void APP_BLE_Key_Button3_Action(void)
{
 80045f8:	b480      	push	{r7}
 80045fa:	af00      	add	r7, sp, #0
}
 80045fc:	bf00      	nop
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
	...

08004608 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800460e:	4b06      	ldr	r3, [pc, #24]	@ (8004628 <Ble_Tl_Init+0x20>)
 8004610:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8004612:	4b06      	ldr	r3, [pc, #24]	@ (800462c <Ble_Tl_Init+0x24>)
 8004614:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8004616:	463b      	mov	r3, r7
 8004618:	4619      	mov	r1, r3
 800461a:	4805      	ldr	r0, [pc, #20]	@ (8004630 <Ble_Tl_Init+0x28>)
 800461c:	f008 fca2 	bl	800cf64 <hci_init>

  return;
 8004620:	bf00      	nop
}
 8004622:	3708      	adds	r7, #8
 8004624:	46bd      	mov	sp, r7
 8004626:	bd80      	pop	{r7, pc}
 8004628:	20030028 	.word	0x20030028
 800462c:	08004d65 	.word	0x08004d65
 8004630:	08004d2d 	.word	0x08004d2d

08004634 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8004634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004636:	b08d      	sub	sp, #52	@ 0x34
 8004638:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800463a:	2300      	movs	r3, #0
 800463c:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800463e:	2392      	movs	r3, #146	@ 0x92
 8004640:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 8004642:	48a5      	ldr	r0, [pc, #660]	@ (80048d8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 8004644:	f00b f9da 	bl	800f9fc <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8004648:	f008 fa18 	bl	800ca7c <hci_reset>
 800464c:	4603      	mov	r3, r0
 800464e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004650:	7dfb      	ldrb	r3, [r7, #23]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d005      	beq.n	8004662 <Ble_Hci_Gap_Gatt_Init+0x2e>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 8004656:	7dfb      	ldrb	r3, [r7, #23]
 8004658:	4619      	mov	r1, r3
 800465a:	48a0      	ldr	r0, [pc, #640]	@ (80048dc <Ble_Hci_Gap_Gatt_Init+0x2a8>)
 800465c:	f00b f95e 	bl	800f91c <iprintf>
 8004660:	e002      	b.n	8004668 <Ble_Hci_Gap_Gatt_Init+0x34>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 8004662:	489f      	ldr	r0, [pc, #636]	@ (80048e0 <Ble_Hci_Gap_Gatt_Init+0x2ac>)
 8004664:	f00b f9ca 	bl	800f9fc <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8004668:	f000 fa40 	bl	8004aec <BleGetBdAddress>
 800466c:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	2106      	movs	r1, #6
 8004672:	2000      	movs	r0, #0
 8004674:	f008 f8c2 	bl	800c7fc <aci_hal_write_config_data>
 8004678:	4603      	mov	r3, r0
 800467a:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800467c:	7dfb      	ldrb	r3, [r7, #23]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d005      	beq.n	800468e <Ble_Hci_Gap_Gatt_Init+0x5a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, result: 0x%x \n", ret);
 8004682:	7dfb      	ldrb	r3, [r7, #23]
 8004684:	4619      	mov	r1, r3
 8004686:	4897      	ldr	r0, [pc, #604]	@ (80048e4 <Ble_Hci_Gap_Gatt_Init+0x2b0>)
 8004688:	f00b f948 	bl	800f91c <iprintf>
 800468c:	e021      	b.n	80046d2 <Ble_Hci_Gap_Gatt_Init+0x9e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET\n");
 800468e:	4896      	ldr	r0, [pc, #600]	@ (80048e8 <Ble_Hci_Gap_Gatt_Init+0x2b4>)
 8004690:	f00b f9b4 	bl	800f9fc <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	3305      	adds	r3, #5
 8004698:	781b      	ldrb	r3, [r3, #0]
 800469a:	4618      	mov	r0, r3
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	3304      	adds	r3, #4
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	461c      	mov	r4, r3
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	3303      	adds	r3, #3
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	461d      	mov	r5, r3
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	3302      	adds	r3, #2
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	461a      	mov	r2, r3
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	3301      	adds	r3, #1
 80046b8:	781b      	ldrb	r3, [r3, #0]
 80046ba:	4619      	mov	r1, r3
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	9302      	str	r3, [sp, #8]
 80046c2:	9101      	str	r1, [sp, #4]
 80046c4:	9200      	str	r2, [sp, #0]
 80046c6:	462b      	mov	r3, r5
 80046c8:	4622      	mov	r2, r4
 80046ca:	4601      	mov	r1, r0
 80046cc:	4887      	ldr	r0, [pc, #540]	@ (80048ec <Ble_Hci_Gap_Gatt_Init+0x2b8>)
 80046ce:	f00b f925 	bl	800f91c <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	3305      	adds	r3, #5
 80046d6:	781a      	ldrb	r2, [r3, #0]
 80046d8:	4b85      	ldr	r3, [pc, #532]	@ (80048f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 80046da:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	3304      	adds	r3, #4
 80046e0:	781a      	ldrb	r2, [r3, #0]
 80046e2:	4b83      	ldr	r3, [pc, #524]	@ (80048f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 80046e4:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	3303      	adds	r3, #3
 80046ea:	781a      	ldrb	r2, [r3, #0]
 80046ec:	4b80      	ldr	r3, [pc, #512]	@ (80048f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 80046ee:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	3302      	adds	r3, #2
 80046f4:	781a      	ldrb	r2, [r3, #0]
 80046f6:	4b7e      	ldr	r3, [pc, #504]	@ (80048f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 80046f8:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	3301      	adds	r3, #1
 80046fe:	781a      	ldrb	r2, [r3, #0]
 8004700:	4b7b      	ldr	r3, [pc, #492]	@ (80048f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 8004702:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	781a      	ldrb	r2, [r3, #0]
 8004708:	4b79      	ldr	r3, [pc, #484]	@ (80048f0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800470a:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800470c:	4a79      	ldr	r2, [pc, #484]	@ (80048f4 <Ble_Hci_Gap_Gatt_Init+0x2c0>)
 800470e:	2110      	movs	r1, #16
 8004710:	2018      	movs	r0, #24
 8004712:	f008 f873 	bl	800c7fc <aci_hal_write_config_data>
 8004716:	4603      	mov	r3, r0
 8004718:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800471a:	7dfb      	ldrb	r3, [r7, #23]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d005      	beq.n	800472c <Ble_Hci_Gap_Gatt_Init+0xf8>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 8004720:	7dfb      	ldrb	r3, [r7, #23]
 8004722:	4619      	mov	r1, r3
 8004724:	4874      	ldr	r0, [pc, #464]	@ (80048f8 <Ble_Hci_Gap_Gatt_Init+0x2c4>)
 8004726:	f00b f8f9 	bl	800f91c <iprintf>
 800472a:	e002      	b.n	8004732 <Ble_Hci_Gap_Gatt_Init+0xfe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 800472c:	4873      	ldr	r0, [pc, #460]	@ (80048fc <Ble_Hci_Gap_Gatt_Init+0x2c8>)
 800472e:	f00b f965 	bl	800f9fc <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8004732:	4a73      	ldr	r2, [pc, #460]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 8004734:	2110      	movs	r1, #16
 8004736:	2008      	movs	r0, #8
 8004738:	f008 f860 	bl	800c7fc <aci_hal_write_config_data>
 800473c:	4603      	mov	r3, r0
 800473e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004740:	7dfb      	ldrb	r3, [r7, #23]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d005      	beq.n	8004752 <Ble_Hci_Gap_Gatt_Init+0x11e>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 8004746:	7dfb      	ldrb	r3, [r7, #23]
 8004748:	4619      	mov	r1, r3
 800474a:	486e      	ldr	r0, [pc, #440]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 800474c:	f00b f8e6 	bl	800f91c <iprintf>
 8004750:	e002      	b.n	8004758 <Ble_Hci_Gap_Gatt_Init+0x124>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 8004752:	486d      	ldr	r0, [pc, #436]	@ (8004908 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 8004754:	f00b f952 	bl	800f9fc <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8004758:	2118      	movs	r1, #24
 800475a:	2001      	movs	r0, #1
 800475c:	f008 f8d3 	bl	800c906 <aci_hal_set_tx_power_level>
 8004760:	4603      	mov	r3, r0
 8004762:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004764:	7dfb      	ldrb	r3, [r7, #23]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d005      	beq.n	8004776 <Ble_Hci_Gap_Gatt_Init+0x142>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 800476a:	7dfb      	ldrb	r3, [r7, #23]
 800476c:	4619      	mov	r1, r3
 800476e:	4867      	ldr	r0, [pc, #412]	@ (800490c <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004770:	f00b f8d4 	bl	800f91c <iprintf>
 8004774:	e002      	b.n	800477c <Ble_Hci_Gap_Gatt_Init+0x148>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 8004776:	4866      	ldr	r0, [pc, #408]	@ (8004910 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004778:	f00b f940 	bl	800f9fc <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800477c:	f007 fd3d 	bl	800c1fa <aci_gatt_init>
 8004780:	4603      	mov	r3, r0
 8004782:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004784:	7dfb      	ldrb	r3, [r7, #23]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d005      	beq.n	8004796 <Ble_Hci_Gap_Gatt_Init+0x162>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 800478a:	7dfb      	ldrb	r3, [r7, #23]
 800478c:	4619      	mov	r1, r3
 800478e:	4861      	ldr	r0, [pc, #388]	@ (8004914 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004790:	f00b f8c4 	bl	800f91c <iprintf>
 8004794:	e002      	b.n	800479c <Ble_Hci_Gap_Gatt_Init+0x168>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 8004796:	4860      	ldr	r0, [pc, #384]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8004798:	f00b f930 	bl	800f9fc <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800479c:	2300      	movs	r3, #0
 800479e:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 80047a0:	7bfb      	ldrb	r3, [r7, #15]
 80047a2:	f043 0301 	orr.w	r3, r3, #1
 80047a6:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d02b      	beq.n	8004806 <Ble_Hci_Gap_Gatt_Init+0x1d2>
  {
    const char *name = "P2PSRV1";
 80047ae:	4b5b      	ldr	r3, [pc, #364]	@ (800491c <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 80047b0:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 80047b2:	1dba      	adds	r2, r7, #6
 80047b4:	7bf8      	ldrb	r0, [r7, #15]
 80047b6:	1cbb      	adds	r3, r7, #2
 80047b8:	9301      	str	r3, [sp, #4]
 80047ba:	1d3b      	adds	r3, r7, #4
 80047bc:	9300      	str	r3, [sp, #0]
 80047be:	4613      	mov	r3, r2
 80047c0:	2207      	movs	r2, #7
 80047c2:	2100      	movs	r1, #0
 80047c4:	f007 fb1b 	bl	800bdfe <aci_gap_init>
 80047c8:	4603      	mov	r3, r0
 80047ca:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 80047cc:	7dfb      	ldrb	r3, [r7, #23]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d005      	beq.n	80047de <Ble_Hci_Gap_Gatt_Init+0x1aa>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 80047d2:	7dfb      	ldrb	r3, [r7, #23]
 80047d4:	4619      	mov	r1, r3
 80047d6:	4852      	ldr	r0, [pc, #328]	@ (8004920 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 80047d8:	f00b f8a0 	bl	800f91c <iprintf>
 80047dc:	e002      	b.n	80047e4 <Ble_Hci_Gap_Gatt_Init+0x1b0>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 80047de:	4851      	ldr	r0, [pc, #324]	@ (8004924 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 80047e0:	f00b f90c 	bl	800f9fc <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 80047e4:	88fc      	ldrh	r4, [r7, #6]
 80047e6:	88bd      	ldrh	r5, [r7, #4]
 80047e8:	68b8      	ldr	r0, [r7, #8]
 80047ea:	f7fb fd29 	bl	8000240 <strlen>
 80047ee:	4603      	mov	r3, r0
 80047f0:	b2da      	uxtb	r2, r3
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	9300      	str	r3, [sp, #0]
 80047f6:	4613      	mov	r3, r2
 80047f8:	2200      	movs	r2, #0
 80047fa:	4629      	mov	r1, r5
 80047fc:	4620      	mov	r0, r4
 80047fe:	f007 feff 	bl	800c600 <aci_gatt_update_char_value>
 8004802:	4603      	mov	r3, r0
 8004804:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8004806:	88f8      	ldrh	r0, [r7, #6]
 8004808:	8879      	ldrh	r1, [r7, #2]
 800480a:	463b      	mov	r3, r7
 800480c:	9300      	str	r3, [sp, #0]
 800480e:	2302      	movs	r3, #2
 8004810:	2200      	movs	r2, #0
 8004812:	f007 fef5 	bl	800c600 <aci_gatt_update_char_value>
 8004816:	4603      	mov	r3, r0
 8004818:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800481a:	2202      	movs	r2, #2
 800481c:	2102      	movs	r1, #2
 800481e:	2000      	movs	r0, #0
 8004820:	f008 f9ce 	bl	800cbc0 <hci_le_set_default_phy>
 8004824:	4603      	mov	r3, r0
 8004826:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004828:	7dfb      	ldrb	r3, [r7, #23]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d005      	beq.n	800483a <Ble_Hci_Gap_Gatt_Init+0x206>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800482e:	7dfb      	ldrb	r3, [r7, #23]
 8004830:	4619      	mov	r1, r3
 8004832:	483d      	ldr	r0, [pc, #244]	@ (8004928 <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 8004834:	f00b f872 	bl	800f91c <iprintf>
 8004838:	e002      	b.n	8004840 <Ble_Hci_Gap_Gatt_Init+0x20c>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 800483a:	483c      	ldr	r0, [pc, #240]	@ (800492c <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800483c:	f00b f8de 	bl	800f9fc <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 8004840:	4b3b      	ldr	r3, [pc, #236]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004842:	2201      	movs	r2, #1
 8004844:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8004846:	4b3a      	ldr	r3, [pc, #232]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	4618      	mov	r0, r3
 800484c:	f007 f958 	bl	800bb00 <aci_gap_set_io_capability>
 8004850:	4603      	mov	r3, r0
 8004852:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004854:	7dfb      	ldrb	r3, [r7, #23]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d005      	beq.n	8004866 <Ble_Hci_Gap_Gatt_Init+0x232>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 800485a:	7dfb      	ldrb	r3, [r7, #23]
 800485c:	4619      	mov	r1, r3
 800485e:	4835      	ldr	r0, [pc, #212]	@ (8004934 <Ble_Hci_Gap_Gatt_Init+0x300>)
 8004860:	f00b f85c 	bl	800f91c <iprintf>
 8004864:	e002      	b.n	800486c <Ble_Hci_Gap_Gatt_Init+0x238>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 8004866:	4834      	ldr	r0, [pc, #208]	@ (8004938 <Ble_Hci_Gap_Gatt_Init+0x304>)
 8004868:	f00b f8c8 	bl	800f9fc <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800486c:	4b30      	ldr	r3, [pc, #192]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800486e:	2201      	movs	r2, #1
 8004870:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8004872:	4b2f      	ldr	r3, [pc, #188]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004874:	2208      	movs	r2, #8
 8004876:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8004878:	4b2d      	ldr	r3, [pc, #180]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800487a:	2210      	movs	r2, #16
 800487c:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800487e:	4b2c      	ldr	r3, [pc, #176]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004880:	2200      	movs	r2, #0
 8004882:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8004884:	4b2a      	ldr	r3, [pc, #168]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004886:	4a2d      	ldr	r2, [pc, #180]	@ (800493c <Ble_Hci_Gap_Gatt_Init+0x308>)
 8004888:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800488a:	4b29      	ldr	r3, [pc, #164]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800488c:	2201      	movs	r2, #1
 800488e:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8004890:	4b27      	ldr	r3, [pc, #156]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004892:	789c      	ldrb	r4, [r3, #2]
 8004894:	4b26      	ldr	r3, [pc, #152]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004896:	785d      	ldrb	r5, [r3, #1]
 8004898:	4b25      	ldr	r3, [pc, #148]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800489a:	791b      	ldrb	r3, [r3, #4]
 800489c:	4a24      	ldr	r2, [pc, #144]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800489e:	7952      	ldrb	r2, [r2, #5]
 80048a0:	4923      	ldr	r1, [pc, #140]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80048a2:	78c9      	ldrb	r1, [r1, #3]
 80048a4:	4822      	ldr	r0, [pc, #136]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80048a6:	6880      	ldr	r0, [r0, #8]
 80048a8:	2600      	movs	r6, #0
 80048aa:	9604      	str	r6, [sp, #16]
 80048ac:	9003      	str	r0, [sp, #12]
 80048ae:	9102      	str	r1, [sp, #8]
 80048b0:	9201      	str	r2, [sp, #4]
 80048b2:	9300      	str	r3, [sp, #0]
 80048b4:	2300      	movs	r3, #0
 80048b6:	2201      	movs	r2, #1
 80048b8:	4629      	mov	r1, r5
 80048ba:	4620      	mov	r0, r4
 80048bc:	f007 f974 	bl	800bba8 <aci_gap_set_authentication_requirement>
 80048c0:	4603      	mov	r3, r0
 80048c2:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 80048c4:	7dfb      	ldrb	r3, [r7, #23]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d03c      	beq.n	8004944 <Ble_Hci_Gap_Gatt_Init+0x310>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 80048ca:	7dfb      	ldrb	r3, [r7, #23]
 80048cc:	4619      	mov	r1, r3
 80048ce:	481c      	ldr	r0, [pc, #112]	@ (8004940 <Ble_Hci_Gap_Gatt_Init+0x30c>)
 80048d0:	f00b f824 	bl	800f91c <iprintf>
 80048d4:	e039      	b.n	800494a <Ble_Hci_Gap_Gatt_Init+0x316>
 80048d6:	bf00      	nop
 80048d8:	0801280c 	.word	0x0801280c
 80048dc:	08012838 	.word	0x08012838
 80048e0:	08012868 	.word	0x08012868
 80048e4:	08012888 	.word	0x08012888
 80048e8:	080128ec 	.word	0x080128ec
 80048ec:	08012940 	.word	0x08012940
 80048f0:	20000014 	.word	0x20000014
 80048f4:	08013448 	.word	0x08013448
 80048f8:	0801297c 	.word	0x0801297c
 80048fc:	080129d4 	.word	0x080129d4
 8004900:	08013458 	.word	0x08013458
 8004904:	08012a1c 	.word	0x08012a1c
 8004908:	08012a74 	.word	0x08012a74
 800490c:	08012abc 	.word	0x08012abc
 8004910:	08012afc 	.word	0x08012afc
 8004914:	08012b2c 	.word	0x08012b2c
 8004918:	08012b60 	.word	0x08012b60
 800491c:	08012b84 	.word	0x08012b84
 8004920:	08012b8c 	.word	0x08012b8c
 8004924:	08012bbc 	.word	0x08012bbc
 8004928:	08012bdc 	.word	0x08012bdc
 800492c:	08012c18 	.word	0x08012c18
 8004930:	20000790 	.word	0x20000790
 8004934:	08012c44 	.word	0x08012c44
 8004938:	08012c84 	.word	0x08012c84
 800493c:	0001b207 	.word	0x0001b207
 8004940:	08012cb4 	.word	0x08012cb4
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 8004944:	480e      	ldr	r0, [pc, #56]	@ (8004980 <Ble_Hci_Gap_Gatt_Init+0x34c>)
 8004946:	f00b f859 	bl	800f9fc <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800494a:	4b0e      	ldr	r3, [pc, #56]	@ (8004984 <Ble_Hci_Gap_Gatt_Init+0x350>)
 800494c:	789b      	ldrb	r3, [r3, #2]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00f      	beq.n	8004972 <Ble_Hci_Gap_Gatt_Init+0x33e>
  {
    ret = aci_gap_configure_whitelist();
 8004952:	f007 fb73 	bl	800c03c <aci_gap_configure_filter_accept_list>
 8004956:	4603      	mov	r3, r0
 8004958:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 800495a:	7dfb      	ldrb	r3, [r7, #23]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d005      	beq.n	800496c <Ble_Hci_Gap_Gatt_Init+0x338>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 8004960:	7dfb      	ldrb	r3, [r7, #23]
 8004962:	4619      	mov	r1, r3
 8004964:	4808      	ldr	r0, [pc, #32]	@ (8004988 <Ble_Hci_Gap_Gatt_Init+0x354>)
 8004966:	f00a ffd9 	bl	800f91c <iprintf>
 800496a:	e002      	b.n	8004972 <Ble_Hci_Gap_Gatt_Init+0x33e>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 800496c:	4807      	ldr	r0, [pc, #28]	@ (800498c <Ble_Hci_Gap_Gatt_Init+0x358>)
 800496e:	f00b f845 	bl	800f9fc <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 8004972:	4807      	ldr	r0, [pc, #28]	@ (8004990 <Ble_Hci_Gap_Gatt_Init+0x35c>)
 8004974:	f00a ffd2 	bl	800f91c <iprintf>
}
 8004978:	bf00      	nop
 800497a:	371c      	adds	r7, #28
 800497c:	46bd      	mov	sp, r7
 800497e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004980:	08012d00 	.word	0x08012d00
 8004984:	20000790 	.word	0x20000790
 8004988:	08012d3c 	.word	0x08012d3c
 800498c:	08012d7c 	.word	0x08012d7c
 8004990:	08012dac 	.word	0x08012dac

08004994 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b08c      	sub	sp, #48	@ 0x30
 8004998:	af08      	add	r7, sp, #32
 800499a:	4603      	mov	r3, r0
 800499c:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800499e:	2392      	movs	r3, #146	@ 0x92
 80049a0:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 80049a2:	79fb      	ldrb	r3, [r7, #7]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d106      	bne.n	80049b6 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 80049a8:	4b41      	ldr	r3, [pc, #260]	@ (8004ab0 <Adv_Request+0x11c>)
 80049aa:	881b      	ldrh	r3, [r3, #0]
 80049ac:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 80049ae:	4b41      	ldr	r3, [pc, #260]	@ (8004ab4 <Adv_Request+0x120>)
 80049b0:	881b      	ldrh	r3, [r3, #0]
 80049b2:	81bb      	strh	r3, [r7, #12]
 80049b4:	e005      	b.n	80049c2 <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 80049b6:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 80049ba:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 80049bc:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80049c0:	81bb      	strh	r3, [r7, #12]

  /**
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 80049c2:	4b3d      	ldr	r3, [pc, #244]	@ (8004ab8 <Adv_Request+0x124>)
 80049c4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7fd fdbd 	bl	8002548 <HW_TS_Stop>

  if ((NewStatus == APP_BLE_LP_ADV)
 80049ce:	79fb      	ldrb	r3, [r7, #7]
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d119      	bne.n	8004a08 <Adv_Request+0x74>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 80049d4:	4b38      	ldr	r3, [pc, #224]	@ (8004ab8 <Adv_Request+0x124>)
 80049d6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d004      	beq.n	80049e8 <Adv_Request+0x54>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 80049de:	4b36      	ldr	r3, [pc, #216]	@ (8004ab8 <Adv_Request+0x124>)
 80049e0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d10f      	bne.n	8004a08 <Adv_Request+0x74>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 80049e8:	f006 ff6c 	bl	800b8c4 <aci_gap_set_non_discoverable>
 80049ec:	4603      	mov	r3, r0
 80049ee:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 80049f0:	7afb      	ldrb	r3, [r7, #11]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d005      	beq.n	8004a02 <Adv_Request+0x6e>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 80049f6:	7afb      	ldrb	r3, [r7, #11]
 80049f8:	4619      	mov	r1, r3
 80049fa:	4830      	ldr	r0, [pc, #192]	@ (8004abc <Adv_Request+0x128>)
 80049fc:	f00a ff8e 	bl	800f91c <iprintf>
 8004a00:	e002      	b.n	8004a08 <Adv_Request+0x74>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 8004a02:	482f      	ldr	r0, [pc, #188]	@ (8004ac0 <Adv_Request+0x12c>)
 8004a04:	f00a fffa 	bl	800f9fc <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8004a08:	4a2b      	ldr	r2, [pc, #172]	@ (8004ab8 <Adv_Request+0x124>)
 8004a0a:	79fb      	ldrb	r3, [r7, #7]
 8004a0c:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 8004a10:	4b29      	ldr	r3, [pc, #164]	@ (8004ab8 <Adv_Request+0x124>)
 8004a12:	7e1b      	ldrb	r3, [r3, #24]
 8004a14:	89ba      	ldrh	r2, [r7, #12]
 8004a16:	89f9      	ldrh	r1, [r7, #14]
 8004a18:	2000      	movs	r0, #0
 8004a1a:	9006      	str	r0, [sp, #24]
 8004a1c:	2000      	movs	r0, #0
 8004a1e:	9005      	str	r0, [sp, #20]
 8004a20:	4828      	ldr	r0, [pc, #160]	@ (8004ac4 <Adv_Request+0x130>)
 8004a22:	9004      	str	r0, [sp, #16]
 8004a24:	9303      	str	r3, [sp, #12]
 8004a26:	4b28      	ldr	r3, [pc, #160]	@ (8004ac8 <Adv_Request+0x134>)
 8004a28:	9302      	str	r3, [sp, #8]
 8004a2a:	2308      	movs	r3, #8
 8004a2c:	9301      	str	r3, [sp, #4]
 8004a2e:	2300      	movs	r3, #0
 8004a30:	9300      	str	r3, [sp, #0]
 8004a32:	2300      	movs	r3, #0
 8004a34:	2000      	movs	r0, #0
 8004a36:	f006 ff69 	bl	800b90c <aci_gap_set_discoverable>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 8004a3e:	7afb      	ldrb	r3, [r7, #11]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d005      	beq.n	8004a50 <Adv_Request+0xbc>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 8004a44:	7afb      	ldrb	r3, [r7, #11]
 8004a46:	4619      	mov	r1, r3
 8004a48:	4820      	ldr	r0, [pc, #128]	@ (8004acc <Adv_Request+0x138>)
 8004a4a:	f00a ff67 	bl	800f91c <iprintf>
 8004a4e:	e002      	b.n	8004a56 <Adv_Request+0xc2>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 8004a50:	481f      	ldr	r0, [pc, #124]	@ (8004ad0 <Adv_Request+0x13c>)
 8004a52:	f00a ffd3 	bl	800f9fc <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 8004a56:	491f      	ldr	r1, [pc, #124]	@ (8004ad4 <Adv_Request+0x140>)
 8004a58:	200e      	movs	r0, #14
 8004a5a:	f007 fa7d 	bl	800bf58 <aci_gap_update_adv_data>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 8004a62:	7afb      	ldrb	r3, [r7, #11]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00e      	beq.n	8004a86 <Adv_Request+0xf2>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 8004a68:	79fb      	ldrb	r3, [r7, #7]
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d105      	bne.n	8004a7a <Adv_Request+0xe6>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 8004a6e:	7afb      	ldrb	r3, [r7, #11]
 8004a70:	4619      	mov	r1, r3
 8004a72:	4819      	ldr	r0, [pc, #100]	@ (8004ad8 <Adv_Request+0x144>)
 8004a74:	f00a ff52 	bl	800f91c <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 8004a78:	e017      	b.n	8004aaa <Adv_Request+0x116>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 8004a7a:	7afb      	ldrb	r3, [r7, #11]
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	4817      	ldr	r0, [pc, #92]	@ (8004adc <Adv_Request+0x148>)
 8004a80:	f00a ff4c 	bl	800f91c <iprintf>
  return;
 8004a84:	e011      	b.n	8004aaa <Adv_Request+0x116>
    if (NewStatus == APP_BLE_FAST_ADV)
 8004a86:	79fb      	ldrb	r3, [r7, #7]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d10a      	bne.n	8004aa2 <Adv_Request+0x10e>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 8004a8c:	4814      	ldr	r0, [pc, #80]	@ (8004ae0 <Adv_Request+0x14c>)
 8004a8e:	f00a ff45 	bl	800f91c <iprintf>
      HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 8004a92:	4b09      	ldr	r3, [pc, #36]	@ (8004ab8 <Adv_Request+0x124>)
 8004a94:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004a98:	4912      	ldr	r1, [pc, #72]	@ (8004ae4 <Adv_Request+0x150>)
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f7fd fdd8 	bl	8002650 <HW_TS_Start>
  return;
 8004aa0:	e003      	b.n	8004aaa <Adv_Request+0x116>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 8004aa2:	4811      	ldr	r0, [pc, #68]	@ (8004ae8 <Adv_Request+0x154>)
 8004aa4:	f00a ff3a 	bl	800f91c <iprintf>
  return;
 8004aa8:	bf00      	nop
}
 8004aaa:	3710      	adds	r7, #16
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}
 8004ab0:	20000814 	.word	0x20000814
 8004ab4:	20000816 	.word	0x20000816
 8004ab8:	20000790 	.word	0x20000790
 8004abc:	08012dd8 	.word	0x08012dd8
 8004ac0:	08012e24 	.word	0x08012e24
 8004ac4:	200007a9 	.word	0x200007a9
 8004ac8:	08013468 	.word	0x08013468
 8004acc:	08012e6c 	.word	0x08012e6c
 8004ad0:	08012ea4 	.word	0x08012ea4
 8004ad4:	20000014 	.word	0x20000014
 8004ad8:	08012ecc 	.word	0x08012ecc
 8004adc:	08012f00 	.word	0x08012f00
 8004ae0:	08012f38 	.word	0x08012f38
 8004ae4:	0001e046 	.word	0x0001e046
 8004ae8:	08012f60 	.word	0x08012f60

08004aec <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b086      	sub	sp, #24
 8004af0:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8004af2:	f7ff fa37 	bl	8003f64 <LL_FLASH_GetUDN>
 8004af6:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004afe:	d023      	beq.n	8004b48 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8004b00:	f7ff fa48 	bl	8003f94 <LL_FLASH_GetSTCompanyID>
 8004b04:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8004b06:	f7ff fa39 	bl	8003f7c <LL_FLASH_GetDeviceID>
 8004b0a:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	b2da      	uxtb	r2, r3
 8004b10:	4b16      	ldr	r3, [pc, #88]	@ (8004b6c <BleGetBdAddress+0x80>)
 8004b12:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	0a1b      	lsrs	r3, r3, #8
 8004b18:	b2da      	uxtb	r2, r3
 8004b1a:	4b14      	ldr	r3, [pc, #80]	@ (8004b6c <BleGetBdAddress+0x80>)
 8004b1c:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	b2da      	uxtb	r2, r3
 8004b22:	4b12      	ldr	r3, [pc, #72]	@ (8004b6c <BleGetBdAddress+0x80>)
 8004b24:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	b2da      	uxtb	r2, r3
 8004b2a:	4b10      	ldr	r3, [pc, #64]	@ (8004b6c <BleGetBdAddress+0x80>)
 8004b2c:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	0a1b      	lsrs	r3, r3, #8
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	4b0d      	ldr	r3, [pc, #52]	@ (8004b6c <BleGetBdAddress+0x80>)
 8004b36:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	0c1b      	lsrs	r3, r3, #16
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8004b6c <BleGetBdAddress+0x80>)
 8004b40:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8004b42:	4b0a      	ldr	r3, [pc, #40]	@ (8004b6c <BleGetBdAddress+0x80>)
 8004b44:	617b      	str	r3, [r7, #20]
 8004b46:	e00b      	b.n	8004b60 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8004b48:	2000      	movs	r0, #0
 8004b4a:	f008 fbc7 	bl	800d2dc <OTP_Read>
 8004b4e:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d002      	beq.n	8004b5c <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	617b      	str	r3, [r7, #20]
 8004b5a:	e001      	b.n	8004b60 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8004b5c:	4b04      	ldr	r3, [pc, #16]	@ (8004b70 <BleGetBdAddress+0x84>)
 8004b5e:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8004b60:	697b      	ldr	r3, [r7, #20]
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3718      	adds	r7, #24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	20000788 	.word	0x20000788
 8004b70:	08013440 	.word	0x08013440

08004b74 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */
  BSP_LED_Off(LED_GREEN);
 8004b7a:	2001      	movs	r0, #1
 8004b7c:	f000 fdc0 	bl	8005700 <BSP_LED_Off>
  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 8004b80:	4b10      	ldr	r3, [pc, #64]	@ (8004bc4 <Adv_Cancel+0x50>)
 8004b82:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004b86:	2b05      	cmp	r3, #5
 8004b88:	d017      	beq.n	8004bba <Adv_Cancel+0x46>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8004b8a:	2392      	movs	r3, #146	@ 0x92
 8004b8c:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8004b8e:	f006 fe99 	bl	800b8c4 <aci_gap_set_non_discoverable>
 8004b92:	4603      	mov	r3, r0
 8004b94:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8004b96:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc4 <Adv_Cancel+0x50>)
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    if (ret != BLE_STATUS_SUCCESS)
 8004b9e:	79fb      	ldrb	r3, [r7, #7]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d003      	beq.n	8004bac <Adv_Cancel+0x38>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 8004ba4:	4808      	ldr	r0, [pc, #32]	@ (8004bc8 <Adv_Cancel+0x54>)
 8004ba6:	f00a feb9 	bl	800f91c <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8004baa:	e006      	b.n	8004bba <Adv_Cancel+0x46>
      APP_DBG_MSG("  \r\n\r");
 8004bac:	4807      	ldr	r0, [pc, #28]	@ (8004bcc <Adv_Cancel+0x58>)
 8004bae:	f00a feb5 	bl	800f91c <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 8004bb2:	4807      	ldr	r0, [pc, #28]	@ (8004bd0 <Adv_Cancel+0x5c>)
 8004bb4:	f00a feb2 	bl	800f91c <iprintf>
  return;
 8004bb8:	bf00      	nop
 8004bba:	bf00      	nop
}
 8004bbc:	3708      	adds	r7, #8
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	20000790 	.word	0x20000790
 8004bc8:	08012f90 	.word	0x08012f90
 8004bcc:	08012fb4 	.word	0x08012fb4
 8004bd0:	08012fbc 	.word	0x08012fbc

08004bd4 <Adv_Cancel_Req>:

static void Adv_Cancel_Req(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_Req_1 */

  /* USER CODE END Adv_Cancel_Req_1 */

  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 8004bd8:	2100      	movs	r1, #0
 8004bda:	2001      	movs	r0, #1
 8004bdc:	f00a f87c 	bl	800ecd8 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN Adv_Cancel_Req_2 */

  /* USER CODE END Adv_Cancel_Req_2 */

  return;
 8004be0:	bf00      	nop
}
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <Switch_OFF_GPIO>:

static void Switch_OFF_GPIO()
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Switch_OFF_GPIO */
  BSP_LED_Off(LED_GREEN);
 8004be8:	2001      	movs	r0, #1
 8004bea:	f000 fd89 	bl	8005700 <BSP_LED_Off>
  /* USER CODE END Switch_OFF_GPIO */
}
 8004bee:	bf00      	nop
 8004bf0:	bd80      	pop	{r7, pc}
	...

08004bf4 <BLE_SVC_L2CAP_Conn_Update>:

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
void BLE_SVC_L2CAP_Conn_Update(uint16_t ConnectionHandle)
{
 8004bf4:	b590      	push	{r4, r7, lr}
 8004bf6:	b089      	sub	sp, #36	@ 0x24
 8004bf8:	af02      	add	r7, sp, #8
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */

  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */

  if (mutex == 1)
 8004bfe:	4b29      	ldr	r3, [pc, #164]	@ (8004ca4 <BLE_SVC_L2CAP_Conn_Update+0xb0>)
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d149      	bne.n	8004c9a <BLE_SVC_L2CAP_Conn_Update+0xa6>
  {
    mutex = 0;
 8004c06:	4b27      	ldr	r3, [pc, #156]	@ (8004ca4 <BLE_SVC_L2CAP_Conn_Update+0xb0>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	701a      	strb	r2, [r3, #0]
    index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT;
 8004c0c:	4b26      	ldr	r3, [pc, #152]	@ (8004ca8 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 8004c0e:	781b      	ldrb	r3, [r3, #0]
 8004c10:	3301      	adds	r3, #1
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	f003 0301 	and.w	r3, r3, #1
 8004c18:	bfb8      	it	lt
 8004c1a:	425b      	neglt	r3, r3
 8004c1c:	b2da      	uxtb	r2, r3
 8004c1e:	4b22      	ldr	r3, [pc, #136]	@ (8004ca8 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 8004c20:	701a      	strb	r2, [r3, #0]
    uint16_t interval_min = CONN_P(a_ConnInterval[index_con_int]);
 8004c22:	4b21      	ldr	r3, [pc, #132]	@ (8004ca8 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	4a21      	ldr	r2, [pc, #132]	@ (8004cac <BLE_SVC_L2CAP_Conn_Update+0xb8>)
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	4413      	add	r3, r2
 8004c2c:	ed93 7a00 	vldr	s14, [r3]
 8004c30:	eef7 6a04 	vmov.f32	s13, #116	@ 0x3fa00000  1.250
 8004c34:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c3c:	ee17 3a90 	vmov	r3, s15
 8004c40:	82fb      	strh	r3, [r7, #22]
    uint16_t interval_max = CONN_P(a_ConnInterval[index_con_int]);
 8004c42:	4b19      	ldr	r3, [pc, #100]	@ (8004ca8 <BLE_SVC_L2CAP_Conn_Update+0xb4>)
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	4a19      	ldr	r2, [pc, #100]	@ (8004cac <BLE_SVC_L2CAP_Conn_Update+0xb8>)
 8004c48:	009b      	lsls	r3, r3, #2
 8004c4a:	4413      	add	r3, r2
 8004c4c:	ed93 7a00 	vldr	s14, [r3]
 8004c50:	eef7 6a04 	vmov.f32	s13, #116	@ 0x3fa00000  1.250
 8004c54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c58:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c5c:	ee17 3a90 	vmov	r3, s15
 8004c60:	82bb      	strh	r3, [r7, #20]
    uint16_t peripheral_latency = L2CAP_PERIPHERAL_LATENCY;
 8004c62:	2300      	movs	r3, #0
 8004c64:	827b      	strh	r3, [r7, #18]
    uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER;
 8004c66:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004c6a:	823b      	strh	r3, [r7, #16]
    tBleStatus ret;

    ret = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,
 8004c6c:	4b10      	ldr	r3, [pc, #64]	@ (8004cb0 <BLE_SVC_L2CAP_Conn_Update+0xbc>)
 8004c6e:	8ad8      	ldrh	r0, [r3, #22]
 8004c70:	8a7c      	ldrh	r4, [r7, #18]
 8004c72:	8aba      	ldrh	r2, [r7, #20]
 8004c74:	8af9      	ldrh	r1, [r7, #22]
 8004c76:	8a3b      	ldrh	r3, [r7, #16]
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	4623      	mov	r3, r4
 8004c7c:	f008 f81d 	bl	800ccba <aci_l2cap_connection_parameter_update_req>
 8004c80:	4603      	mov	r3, r0
 8004c82:	73fb      	strb	r3, [r7, #15]
                                                    interval_min, interval_max,
                                                    peripheral_latency, timeout_multiplier);
    if (ret != BLE_STATUS_SUCCESS)
 8004c84:	7bfb      	ldrb	r3, [r7, #15]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <BLE_SVC_L2CAP_Conn_Update+0x9e>
    {
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r");
 8004c8a:	480a      	ldr	r0, [pc, #40]	@ (8004cb4 <BLE_SVC_L2CAP_Conn_Update+0xc0>)
 8004c8c:	f00a fe46 	bl	800f91c <iprintf>

  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */

  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */

  return;
 8004c90:	e003      	b.n	8004c9a <BLE_SVC_L2CAP_Conn_Update+0xa6>
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r");
 8004c92:	4809      	ldr	r0, [pc, #36]	@ (8004cb8 <BLE_SVC_L2CAP_Conn_Update+0xc4>)
 8004c94:	f00a fe42 	bl	800f91c <iprintf>
  return;
 8004c98:	bf00      	nop
 8004c9a:	bf00      	nop
}
 8004c9c:	371c      	adds	r7, #28
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd90      	pop	{r4, r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	2000081d 	.word	0x2000081d
 8004ca8:	2000081c 	.word	0x2000081c
 8004cac:	2000000c 	.word	0x2000000c
 8004cb0:	20000790 	.word	0x20000790
 8004cb4:	08012fd8 	.word	0x08012fd8
 8004cb8:	08013000 	.word	0x08013000

08004cbc <Connection_Interval_Update_Req>:
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
static void Connection_Interval_Update_Req(void)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	af00      	add	r7, sp, #0
  if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.Device_Connection_Status != APP_BLE_IDLE)
 8004cc0:	4b08      	ldr	r3, [pc, #32]	@ (8004ce4 <Connection_Interval_Update_Req+0x28>)
 8004cc2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d00a      	beq.n	8004ce0 <Connection_Interval_Update_Req+0x24>
 8004cca:	4b06      	ldr	r3, [pc, #24]	@ (8004ce4 <Connection_Interval_Update_Req+0x28>)
 8004ccc:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d005      	beq.n	8004ce0 <Connection_Interval_Update_Req+0x24>
  {
    BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8004cd4:	4b03      	ldr	r3, [pc, #12]	@ (8004ce4 <Connection_Interval_Update_Req+0x28>)
 8004cd6:	8adb      	ldrh	r3, [r3, #22]
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f7ff ff8b 	bl	8004bf4 <BLE_SVC_L2CAP_Conn_Update>
  }

  return;
 8004cde:	bf00      	nop
 8004ce0:	bf00      	nop
}
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	20000790 	.word	0x20000790

08004ce8 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8004cf0:	2100      	movs	r1, #0
 8004cf2:	2004      	movs	r0, #4
 8004cf4:	f009 fff0 	bl	800ecd8 <UTIL_SEQ_SetTask>

  return;
 8004cf8:	bf00      	nop
}
 8004cfa:	3708      	adds	r7, #8
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004d08:	2001      	movs	r0, #1
 8004d0a:	f00a f851 	bl	800edb0 <UTIL_SEQ_SetEvt>

  return;
 8004d0e:	bf00      	nop
}
 8004d10:	3708      	adds	r7, #8
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}

08004d16 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8004d16:	b580      	push	{r7, lr}
 8004d18:	b082      	sub	sp, #8
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004d1e:	2001      	movs	r0, #1
 8004d20:	f00a f866 	bl	800edf0 <UTIL_SEQ_WaitEvt>

  return;
 8004d24:	bf00      	nop
}
 8004d26:	3708      	adds	r7, #8
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	3308      	adds	r3, #8
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f009 fbce 	bl	800e4e0 <SVCCTL_UserEvtRx>
 8004d44:	4603      	mov	r3, r0
 8004d46:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8004d48:	7afb      	ldrb	r3, [r7, #11]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d003      	beq.n	8004d56 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2201      	movs	r2, #1
 8004d52:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8004d54:	e003      	b.n	8004d5e <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	701a      	strb	r2, [r3, #0]
  return;
 8004d5c:	bf00      	nop
}
 8004d5e:	3710      	adds	r7, #16
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 8004d6e:	79fb      	ldrb	r3, [r7, #7]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d002      	beq.n	8004d7a <BLE_StatusNot+0x16>
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d006      	beq.n	8004d86 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8004d78:	e00b      	b.n	8004d92 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004d7a:	233f      	movs	r3, #63	@ 0x3f
 8004d7c:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f009 ffd6 	bl	800ed30 <UTIL_SEQ_PauseTask>
      break;
 8004d84:	e005      	b.n	8004d92 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004d86:	233f      	movs	r3, #63	@ 0x3f
 8004d88:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8004d8a:	68f8      	ldr	r0, [r7, #12]
 8004d8c:	f009 fff0 	bl	800ed70 <UTIL_SEQ_ResumeTask>
      break;
 8004d90:	bf00      	nop
  }

  return;
 8004d92:	bf00      	nop
}
 8004d94:	3710      	adds	r7, #16
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
	...

08004d9c <P2PS_STM_App_Notification>:
                             int16_t mv2, int16_t ma2);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b086      	sub	sp, #24
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */

/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	2b03      	cmp	r3, #3
 8004daa:	d01a      	beq.n	8004de2 <P2PS_STM_App_Notification+0x46>
 8004dac:	2b03      	cmp	r3, #3
 8004dae:	dc66      	bgt.n	8004e7e <P2PS_STM_App_Notification+0xe2>
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d002      	beq.n	8004dba <P2PS_STM_App_Notification+0x1e>
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d00a      	beq.n	8004dce <P2PS_STM_App_Notification+0x32>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */
      /* No other events handled here */
/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 8004db8:	e061      	b.n	8004e7e <P2PS_STM_App_Notification+0xe2>
      P2P_Server_App_Context.Notification_Status = 1;
 8004dba:	4b33      	ldr	r3, [pc, #204]	@ (8004e88 <P2PS_STM_App_Notification+0xec>)
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION ENABLED\n");
 8004dc0:	4832      	ldr	r0, [pc, #200]	@ (8004e8c <P2PS_STM_App_Notification+0xf0>)
 8004dc2:	f00a fe1b 	bl	800f9fc <puts>
      APP_DBG_MSG(" \n\r");
 8004dc6:	4832      	ldr	r0, [pc, #200]	@ (8004e90 <P2PS_STM_App_Notification+0xf4>)
 8004dc8:	f00a fda8 	bl	800f91c <iprintf>
      break;
 8004dcc:	e058      	b.n	8004e80 <P2PS_STM_App_Notification+0xe4>
      P2P_Server_App_Context.Notification_Status = 0;
 8004dce:	4b2e      	ldr	r3, [pc, #184]	@ (8004e88 <P2PS_STM_App_Notification+0xec>)
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION DISABLED\n");
 8004dd4:	482f      	ldr	r0, [pc, #188]	@ (8004e94 <P2PS_STM_App_Notification+0xf8>)
 8004dd6:	f00a fe11 	bl	800f9fc <puts>
      APP_DBG_MSG(" \n\r");
 8004dda:	482d      	ldr	r0, [pc, #180]	@ (8004e90 <P2PS_STM_App_Notification+0xf4>)
 8004ddc:	f00a fd9e 	bl	800f91c <iprintf>
      break;
 8004de0:	e04e      	b.n	8004e80 <P2PS_STM_App_Notification+0xe4>
      uint8_t len = pNotification->DataTransfered.Length;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	7a1b      	ldrb	r3, [r3, #8]
 8004de6:	757b      	strb	r3, [r7, #21]
      uint8_t *p  = pNotification->DataTransfered.pPayload;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	613b      	str	r3, [r7, #16]
      APP_DBG_MSG("-- P2P SERVER : WRITE EVT len=%d\n", len);
 8004dee:	7d7b      	ldrb	r3, [r7, #21]
 8004df0:	4619      	mov	r1, r3
 8004df2:	4829      	ldr	r0, [pc, #164]	@ (8004e98 <P2PS_STM_App_Notification+0xfc>)
 8004df4:	f00a fd92 	bl	800f91c <iprintf>
      if (len != 2)
 8004df8:	7d7b      	ldrb	r3, [r7, #21]
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d008      	beq.n	8004e10 <P2PS_STM_App_Notification+0x74>
        APP_DBG_MSG("-- P2P SERVER : INVALID LENGTH %d (expect 2)\n", (int)len);
 8004dfe:	7d7b      	ldrb	r3, [r7, #21]
 8004e00:	4619      	mov	r1, r3
 8004e02:	4826      	ldr	r0, [pc, #152]	@ (8004e9c <P2PS_STM_App_Notification+0x100>)
 8004e04:	f00a fd8a 	bl	800f91c <iprintf>
        APP_DBG_MSG(" \n\r");
 8004e08:	4821      	ldr	r0, [pc, #132]	@ (8004e90 <P2PS_STM_App_Notification+0xf4>)
 8004e0a:	f00a fd87 	bl	800f91c <iprintf>
        break;
 8004e0e:	e037      	b.n	8004e80 <P2PS_STM_App_Notification+0xe4>
      uint8_t rawHour = p[0];
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	781b      	ldrb	r3, [r3, #0]
 8004e14:	73fb      	strb	r3, [r7, #15]
      uint8_t minute  = p[1];
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	785b      	ldrb	r3, [r3, #1]
 8004e1a:	75fb      	strb	r3, [r7, #23]
      uint8_t isAlarm = (rawHour & 0x80) ? 1 : 0;
 8004e1c:	7bfb      	ldrb	r3, [r7, #15]
 8004e1e:	09db      	lsrs	r3, r3, #7
 8004e20:	73bb      	strb	r3, [r7, #14]
      uint8_t hour    = (rawHour & 0x7F);  /* strip command bit if present */
 8004e22:	7bfb      	ldrb	r3, [r7, #15]
 8004e24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e28:	75bb      	strb	r3, [r7, #22]
      if (hour   >= 24) hour   = 0;
 8004e2a:	7dbb      	ldrb	r3, [r7, #22]
 8004e2c:	2b17      	cmp	r3, #23
 8004e2e:	d901      	bls.n	8004e34 <P2PS_STM_App_Notification+0x98>
 8004e30:	2300      	movs	r3, #0
 8004e32:	75bb      	strb	r3, [r7, #22]
      if (minute >= 60) minute = 0;
 8004e34:	7dfb      	ldrb	r3, [r7, #23]
 8004e36:	2b3b      	cmp	r3, #59	@ 0x3b
 8004e38:	d901      	bls.n	8004e3e <P2PS_STM_App_Notification+0xa2>
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	75fb      	strb	r3, [r7, #23]
      if (!isAlarm)
 8004e3e:	7bbb      	ldrb	r3, [r7, #14]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d10c      	bne.n	8004e5e <P2PS_STM_App_Notification+0xc2>
        Clock_SetTime(hour, minute, 0);
 8004e44:	7df9      	ldrb	r1, [r7, #23]
 8004e46:	7dbb      	ldrb	r3, [r7, #22]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fd fdd0 	bl	80029f0 <Clock_SetTime>
        APP_DBG_MSG("-- P2P SERVER : TIME SYNC %02d:%02d:00\n",
 8004e50:	7dbb      	ldrb	r3, [r7, #22]
 8004e52:	7dfa      	ldrb	r2, [r7, #23]
 8004e54:	4619      	mov	r1, r3
 8004e56:	4812      	ldr	r0, [pc, #72]	@ (8004ea0 <P2PS_STM_App_Notification+0x104>)
 8004e58:	f00a fd60 	bl	800f91c <iprintf>
 8004e5c:	e00b      	b.n	8004e76 <P2PS_STM_App_Notification+0xda>
        Clock_SetAlarm(hour, minute);
 8004e5e:	7dfa      	ldrb	r2, [r7, #23]
 8004e60:	7dbb      	ldrb	r3, [r7, #22]
 8004e62:	4611      	mov	r1, r2
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7fd fdf7 	bl	8002a58 <Clock_SetAlarm>
        APP_DBG_MSG("-- P2P SERVER : ALARM SET %02d:%02d\n",
 8004e6a:	7dbb      	ldrb	r3, [r7, #22]
 8004e6c:	7dfa      	ldrb	r2, [r7, #23]
 8004e6e:	4619      	mov	r1, r3
 8004e70:	480c      	ldr	r0, [pc, #48]	@ (8004ea4 <P2PS_STM_App_Notification+0x108>)
 8004e72:	f00a fd53 	bl	800f91c <iprintf>
      APP_DBG_MSG(" \n\r");
 8004e76:	4806      	ldr	r0, [pc, #24]	@ (8004e90 <P2PS_STM_App_Notification+0xf4>)
 8004e78:	f00a fd50 	bl	800f91c <iprintf>
      break;
 8004e7c:	e000      	b.n	8004e80 <P2PS_STM_App_Notification+0xe4>
      break;
 8004e7e:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 8004e80:	bf00      	nop
}
 8004e82:	3718      	adds	r7, #24
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	20000820 	.word	0x20000820
 8004e8c:	08013030 	.word	0x08013030
 8004e90:	08013064 	.word	0x08013064
 8004e94:	08013068 	.word	0x08013068
 8004e98:	0801309c 	.word	0x0801309c
 8004e9c:	080130c0 	.word	0x080130c0
 8004ea0:	080130f0 	.word	0x080130f0
 8004ea4:	08013118 	.word	0x08013118

08004ea8 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	781b      	ldrb	r3, [r3, #0]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d002      	beq.n	8004ebe <P2PS_APP_Notification+0x16>
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d00e      	beq.n	8004eda <P2PS_APP_Notification+0x32>
    break;

    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */
/* USER CODE END P2PS_APP_Notification_default */
      break;
 8004ebc:	e01a      	b.n	8004ef4 <P2PS_APP_Notification+0x4c>
    P2P_Server_App_Context.ConnectionHandle = pNotification->ConnectionHandle;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	885a      	ldrh	r2, [r3, #2]
 8004ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8004efc <P2PS_APP_Notification+0x54>)
 8004ec4:	80da      	strh	r2, [r3, #6]
                P2P_Server_App_Context.ConnectionHandle);
 8004ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8004efc <P2PS_APP_Notification+0x54>)
 8004ec8:	88db      	ldrh	r3, [r3, #6]
    APP_DBG_MSG("-- P2P APPLICATION SERVER : PEER CONNECTED, HANDLE=0x%04X\n",
 8004eca:	4619      	mov	r1, r3
 8004ecc:	480c      	ldr	r0, [pc, #48]	@ (8004f00 <P2PS_APP_Notification+0x58>)
 8004ece:	f00a fd25 	bl	800f91c <iprintf>
    APP_DBG_MSG(" \n\r");
 8004ed2:	480c      	ldr	r0, [pc, #48]	@ (8004f04 <P2PS_APP_Notification+0x5c>)
 8004ed4:	f00a fd22 	bl	800f91c <iprintf>
    break;
 8004ed8:	e00c      	b.n	8004ef4 <P2PS_APP_Notification+0x4c>
    APP_DBG_MSG("-- P2P APPLICATION SERVER : PEER DISCONNECTED\n");
 8004eda:	480b      	ldr	r0, [pc, #44]	@ (8004f08 <P2PS_APP_Notification+0x60>)
 8004edc:	f00a fd8e 	bl	800f9fc <puts>
    APP_DBG_MSG(" \n\r");
 8004ee0:	4808      	ldr	r0, [pc, #32]	@ (8004f04 <P2PS_APP_Notification+0x5c>)
 8004ee2:	f00a fd1b 	bl	800f91c <iprintf>
    P2P_Server_App_Context.ConnectionHandle = 0xFFFF;
 8004ee6:	4b05      	ldr	r3, [pc, #20]	@ (8004efc <P2PS_APP_Notification+0x54>)
 8004ee8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004eec:	80da      	strh	r2, [r3, #6]
    P2PS_APP_LED_BUTTON_context_Init();
 8004eee:	f000 f823 	bl	8004f38 <P2PS_APP_LED_BUTTON_context_Init>
    break;
 8004ef2:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 8004ef4:	bf00      	nop
}
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	20000820 	.word	0x20000820
 8004f00:	08013140 	.word	0x08013140
 8004f04:	08013064 	.word	0x08013064
 8004f08:	0801317c 	.word	0x0801317c

08004f0c <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_SW1_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, P2PS_Send_Notification );
 8004f10:	4a07      	ldr	r2, [pc, #28]	@ (8004f30 <P2PS_APP_Init+0x24>)
 8004f12:	2100      	movs	r1, #0
 8004f14:	2008      	movs	r0, #8
 8004f16:	f009 febd 	bl	800ec94 <UTIL_SEQ_RegTask>

  /**
   * Initialize LedButton Service
   */
  P2P_Server_App_Context.Notification_Status = 0;
 8004f1a:	4b06      	ldr	r3, [pc, #24]	@ (8004f34 <P2PS_APP_Init+0x28>)
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	701a      	strb	r2, [r3, #0]
  P2P_Server_App_Context.ConnectionHandle    = 0xFFFF;
 8004f20:	4b04      	ldr	r3, [pc, #16]	@ (8004f34 <P2PS_APP_Init+0x28>)
 8004f22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004f26:	80da      	strh	r2, [r3, #6]
  P2PS_APP_LED_BUTTON_context_Init();
 8004f28:	f000 f806 	bl	8004f38 <P2PS_APP_LED_BUTTON_context_Init>
/* USER CODE END P2PS_APP_Init */
  return;
 8004f2c:	bf00      	nop
}
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	08004fd9 	.word	0x08004fd9
 8004f34:	20000820 	.word	0x20000820

08004f38 <P2PS_APP_LED_BUTTON_context_Init>:

/**
  * @brief Initialize LED/button context.
  */
void P2PS_APP_LED_BUTTON_context_Init(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
  /* Turn LED off */
  BSP_LED_Off(LED_BLUE);
 8004f3c:	2000      	movs	r0, #0
 8004f3e:	f000 fbdf 	bl	8005700 <BSP_LED_Off>
  APP_DBG_MSG("LED BLUE OFF\n");
 8004f42:	4808      	ldr	r0, [pc, #32]	@ (8004f64 <P2PS_APP_LED_BUTTON_context_Init+0x2c>)
 8004f44:	f00a fd5a 	bl	800f9fc <puts>

#if(P2P_SERVER1 != 0)
  P2P_Server_App_Context.LedControl.Device_Led_Selection      = 0x01; /* Device1 */
 8004f48:	4b07      	ldr	r3, [pc, #28]	@ (8004f68 <P2PS_APP_LED_BUTTON_context_Init+0x30>)
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	705a      	strb	r2, [r3, #1]
  P2P_Server_App_Context.LedControl.Led1                      = 0x00; /* led OFF */
 8004f4e:	4b06      	ldr	r3, [pc, #24]	@ (8004f68 <P2PS_APP_LED_BUTTON_context_Init+0x30>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	709a      	strb	r2, [r3, #2]
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection= 0x01; /* Device1 */
 8004f54:	4b04      	ldr	r3, [pc, #16]	@ (8004f68 <P2PS_APP_LED_BUTTON_context_Init+0x30>)
 8004f56:	2201      	movs	r2, #1
 8004f58:	70da      	strb	r2, [r3, #3]
  P2P_Server_App_Context.ButtonControl.ButtonStatus           = 0x00;
 8004f5a:	4b03      	ldr	r3, [pc, #12]	@ (8004f68 <P2PS_APP_LED_BUTTON_context_Init+0x30>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	711a      	strb	r2, [r3, #4]
  P2P_Server_App_Context.LedControl.Device_Led_Selection      = 0x06; /* Device6 */
  P2P_Server_App_Context.LedControl.Led1                      = 0x00; /* led OFF */
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection= 0x06; /* Device6 */
  P2P_Server_App_Context.ButtonControl.ButtonStatus           = 0x00;
#endif
}
 8004f60:	bf00      	nop
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	080131ac 	.word	0x080131ac
 8004f68:	20000820 	.word	0x20000820

08004f6c <P2PS_APP_SW1_Button_Action>:

/**
  * @brief  Button SW1 action  sends notification to client.
  */
void P2PS_APP_SW1_Button_Action(void)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SW1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 8004f70:	2100      	movs	r1, #0
 8004f72:	2008      	movs	r0, #8
 8004f74:	f009 feb0 	bl	800ecd8 <UTIL_SEQ_SetTask>
  return;
 8004f78:	bf00      	nop
}
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <P2PS_APP_PublishSensors>:
  *         mv = millivolts, ma = milliamps
  */
/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
void P2PS_APP_PublishSensors(int16_t mv1, int16_t ma1,
                             int16_t mv2, int16_t ma2)
{
 8004f7c:	b590      	push	{r4, r7, lr}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	4604      	mov	r4, r0
 8004f84:	4608      	mov	r0, r1
 8004f86:	4611      	mov	r1, r2
 8004f88:	461a      	mov	r2, r3
 8004f8a:	4623      	mov	r3, r4
 8004f8c:	80fb      	strh	r3, [r7, #6]
 8004f8e:	4603      	mov	r3, r0
 8004f90:	80bb      	strh	r3, [r7, #4]
 8004f92:	460b      	mov	r3, r1
 8004f94:	807b      	strh	r3, [r7, #2]
 8004f96:	4613      	mov	r3, r2
 8004f98:	803b      	strh	r3, [r7, #0]
  if (P2P_Server_App_Context.Notification_Status)
 8004f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fd0 <P2PS_APP_PublishSensors+0x54>)
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d00f      	beq.n	8004fc2 <P2PS_APP_PublishSensors+0x46>
  {
    /* 4 x int16_t = 8 bytes payload */
    int16_t payload[4];
    payload[0] = mv1;
 8004fa2:	88fb      	ldrh	r3, [r7, #6]
 8004fa4:	813b      	strh	r3, [r7, #8]
    payload[1] = ma1;
 8004fa6:	88bb      	ldrh	r3, [r7, #4]
 8004fa8:	817b      	strh	r3, [r7, #10]
    payload[2] = mv2;
 8004faa:	887b      	ldrh	r3, [r7, #2]
 8004fac:	81bb      	strh	r3, [r7, #12]
    payload[3] = ma2;
 8004fae:	883b      	ldrh	r3, [r7, #0]
 8004fb0:	81fb      	strh	r3, [r7, #14]

    P2PS_STM_App_Update_Char(P2P_NOTIFY_CHAR_UUID, (uint8_t *)payload);
 8004fb2:	f107 0308 	add.w	r3, r7, #8
 8004fb6:	4619      	mov	r1, r3
 8004fb8:	f64f 6042 	movw	r0, #65090	@ 0xfe42
 8004fbc:	f008 fac0 	bl	800d540 <P2PS_STM_App_Update_Char>
  }
  else
  {
    APP_DBG_MSG("-- P2P APP : sensors NOT sent, notifications disabled\n");
  }
}
 8004fc0:	e002      	b.n	8004fc8 <P2PS_APP_PublishSensors+0x4c>
    APP_DBG_MSG("-- P2P APP : sensors NOT sent, notifications disabled\n");
 8004fc2:	4804      	ldr	r0, [pc, #16]	@ (8004fd4 <P2PS_APP_PublishSensors+0x58>)
 8004fc4:	f00a fd1a 	bl	800f9fc <puts>
}
 8004fc8:	bf00      	nop
 8004fca:	3714      	adds	r7, #20
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd90      	pop	{r4, r7, pc}
 8004fd0:	20000820 	.word	0x20000820
 8004fd4:	080131f8 	.word	0x080131f8

08004fd8 <P2PS_Send_Notification>:
  * Note: this still uses the same notify characteristic. If you never
  *       trigger SW1, youll only ever see the sensor payloads (8 bytes)
  *       on the client side.
  */
static void P2PS_Send_Notification(void)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
  if(P2P_Server_App_Context.ButtonControl.ButtonStatus == 0x00)
 8004fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800501c <P2PS_Send_Notification+0x44>)
 8004fde:	791b      	ldrb	r3, [r3, #4]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d103      	bne.n	8004fec <P2PS_Send_Notification+0x14>
  {
    P2P_Server_App_Context.ButtonControl.ButtonStatus = 0x01;
 8004fe4:	4b0d      	ldr	r3, [pc, #52]	@ (800501c <P2PS_Send_Notification+0x44>)
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	711a      	strb	r2, [r3, #4]
 8004fea:	e002      	b.n	8004ff2 <P2PS_Send_Notification+0x1a>
  }
  else
  {
    P2P_Server_App_Context.ButtonControl.ButtonStatus = 0x00;
 8004fec:	4b0b      	ldr	r3, [pc, #44]	@ (800501c <P2PS_Send_Notification+0x44>)
 8004fee:	2200      	movs	r2, #0
 8004ff0:	711a      	strb	r2, [r3, #4]
  }

  if(P2P_Server_App_Context.Notification_Status)
 8004ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800501c <P2PS_Send_Notification+0x44>)
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d00b      	beq.n	8005012 <P2PS_Send_Notification+0x3a>
  {
    APP_DBG_MSG("-- P2P APPLICATION SERVER  : INFORM CLIENT BUTTON 1 PUSHED \n ");
 8004ffa:	4809      	ldr	r0, [pc, #36]	@ (8005020 <P2PS_Send_Notification+0x48>)
 8004ffc:	f00a fc8e 	bl	800f91c <iprintf>
    APP_DBG_MSG(" \n\r");
 8005000:	4808      	ldr	r0, [pc, #32]	@ (8005024 <P2PS_Send_Notification+0x4c>)
 8005002:	f00a fc8b 	bl	800f91c <iprintf>
    P2PS_STM_App_Update_Char(P2P_NOTIFY_CHAR_UUID,
 8005006:	4908      	ldr	r1, [pc, #32]	@ (8005028 <P2PS_Send_Notification+0x50>)
 8005008:	f64f 6042 	movw	r0, #65090	@ 0xfe42
 800500c:	f008 fa98 	bl	800d540 <P2PS_STM_App_Update_Char>
  else
  {
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n ");
  }

  return;
 8005010:	e003      	b.n	800501a <P2PS_Send_Notification+0x42>
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n ");
 8005012:	4806      	ldr	r0, [pc, #24]	@ (800502c <P2PS_Send_Notification+0x54>)
 8005014:	f00a fc82 	bl	800f91c <iprintf>
  return;
 8005018:	bf00      	nop
}
 800501a:	bd80      	pop	{r7, pc}
 800501c:	20000820 	.word	0x20000820
 8005020:	08013230 	.word	0x08013230
 8005024:	08013064 	.word	0x08013064
 8005028:	20000823 	.word	0x20000823
 800502c:	08013270 	.word	0x08013270

08005030 <LL_PWR_EnableBootC2>:
{
 8005030:	b480      	push	{r7}
 8005032:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8005034:	4b05      	ldr	r3, [pc, #20]	@ (800504c <LL_PWR_EnableBootC2+0x1c>)
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	4a04      	ldr	r2, [pc, #16]	@ (800504c <LL_PWR_EnableBootC2+0x1c>)
 800503a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800503e:	60d3      	str	r3, [r2, #12]
}
 8005040:	bf00      	nop
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	58000400 	.word	0x58000400

08005050 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8005058:	4b06      	ldr	r3, [pc, #24]	@ (8005074 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800505a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800505e:	4905      	ldr	r1, [pc, #20]	@ (8005074 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	4313      	orrs	r3, r2
 8005064:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8005068:	bf00      	nop
 800506a:	370c      	adds	r7, #12
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr
 8005074:	58000800 	.word	0x58000800

08005078 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8005080:	4b05      	ldr	r3, [pc, #20]	@ (8005098 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8005082:	6a1a      	ldr	r2, [r3, #32]
 8005084:	4904      	ldr	r1, [pc, #16]	@ (8005098 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4313      	orrs	r3, r2
 800508a:	620b      	str	r3, [r1, #32]
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr
 8005098:	58000800 	.word	0x58000800

0800509c <LL_AHB3_GRP1_EnableClock>:
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 80050a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80050aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80050b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4013      	ands	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80050c0:	68fb      	ldr	r3, [r7, #12]
}
 80050c2:	bf00      	nop
 80050c4:	3714      	adds	r7, #20
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr

080050ce <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 80050ce:	b480      	push	{r7}
 80050d0:	b085      	sub	sp, #20
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 80050d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050da:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80050de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 80050ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050ee:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4013      	ands	r3, r2
 80050f6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80050f8:	68fb      	ldr	r3, [r7, #12]
}
 80050fa:	bf00      	nop
 80050fc:	3714      	adds	r7, #20
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <LL_C1_IPCC_EnableIT_TXF>:
{
 8005106:	b480      	push	{r7}
 8005108:	b083      	sub	sp, #12
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	601a      	str	r2, [r3, #0]
}
 800511a:	bf00      	nop
 800511c:	370c      	adds	r7, #12
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr

08005126 <LL_C1_IPCC_EnableIT_RXO>:
{
 8005126:	b480      	push	{r7}
 8005128:	b083      	sub	sp, #12
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f043 0201 	orr.w	r2, r3, #1
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	601a      	str	r2, [r3, #0]
}
 800513a:	bf00      	nop
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <LL_C1_IPCC_EnableTransmitChannel>:
{
 8005146:	b480      	push	{r7}
 8005148:	b083      	sub	sp, #12
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
 800514e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685a      	ldr	r2, [r3, #4]
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	041b      	lsls	r3, r3, #16
 8005158:	43db      	mvns	r3, r3
 800515a:	401a      	ands	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	605a      	str	r2, [r3, #4]
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <LL_C1_IPCC_DisableTransmitChannel>:
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	685a      	ldr	r2, [r3, #4]
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	041b      	lsls	r3, r3, #16
 800517e:	431a      	orrs	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	605a      	str	r2, [r3, #4]
}
 8005184:	bf00      	nop
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518e:	4770      	bx	lr

08005190 <LL_C1_IPCC_EnableReceiveChannel>:
{
 8005190:	b480      	push	{r7}
 8005192:	b083      	sub	sp, #12
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	685a      	ldr	r2, [r3, #4]
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	43db      	mvns	r3, r3
 80051a2:	401a      	ands	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	605a      	str	r2, [r3, #4]
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <LL_C1_IPCC_ClearFlag_CHx>:
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	609a      	str	r2, [r3, #8]
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <LL_C1_IPCC_SetFlag_CHx>:
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	041a      	lsls	r2, r3, #16
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	609a      	str	r2, [r3, #8]
}
 80051e2:	bf00      	nop
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <LL_C1_IPCC_IsActiveFlag_CHx>:
{
 80051ee:	b480      	push	{r7}
 80051f0:	b083      	sub	sp, #12
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
 80051f6:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68da      	ldr	r2, [r3, #12]
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	4013      	ands	r3, r2
 8005200:	683a      	ldr	r2, [r7, #0]
 8005202:	429a      	cmp	r2, r3
 8005204:	d101      	bne.n	800520a <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8005206:	2301      	movs	r3, #1
 8005208:	e000      	b.n	800520c <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800520a:	2300      	movs	r3, #0
}
 800520c:	4618      	mov	r0, r3
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	69da      	ldr	r2, [r3, #28]
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	4013      	ands	r3, r2
 800522a:	683a      	ldr	r2, [r7, #0]
 800522c:	429a      	cmp	r2, r3
 800522e:	d101      	bne.n	8005234 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8005230:	2301      	movs	r3, #1
 8005232:	e000      	b.n	8005236 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	370c      	adds	r7, #12
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
	...

08005244 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8005244:	b580      	push	{r7, lr}
 8005246:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8005248:	2102      	movs	r1, #2
 800524a:	4818      	ldr	r0, [pc, #96]	@ (80052ac <HW_IPCC_Rx_Handler+0x68>)
 800524c:	f7ff ffe4 	bl	8005218 <LL_C2_IPCC_IsActiveFlag_CHx>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d008      	beq.n	8005268 <HW_IPCC_Rx_Handler+0x24>
 8005256:	4b15      	ldr	r3, [pc, #84]	@ (80052ac <HW_IPCC_Rx_Handler+0x68>)
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d102      	bne.n	8005268 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 8005262:	f000 f925 	bl	80054b0 <HW_IPCC_SYS_EvtHandler>
 8005266:	e01e      	b.n	80052a6 <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8005268:	2101      	movs	r1, #1
 800526a:	4810      	ldr	r0, [pc, #64]	@ (80052ac <HW_IPCC_Rx_Handler+0x68>)
 800526c:	f7ff ffd4 	bl	8005218 <LL_C2_IPCC_IsActiveFlag_CHx>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d008      	beq.n	8005288 <HW_IPCC_Rx_Handler+0x44>
 8005276:	4b0d      	ldr	r3, [pc, #52]	@ (80052ac <HW_IPCC_Rx_Handler+0x68>)
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b00      	cmp	r3, #0
 8005280:	d102      	bne.n	8005288 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 8005282:	f000 f899 	bl	80053b8 <HW_IPCC_BLE_EvtHandler>
 8005286:	e00e      	b.n	80052a6 <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8005288:	2108      	movs	r1, #8
 800528a:	4808      	ldr	r0, [pc, #32]	@ (80052ac <HW_IPCC_Rx_Handler+0x68>)
 800528c:	f7ff ffc4 	bl	8005218 <LL_C2_IPCC_IsActiveFlag_CHx>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d008      	beq.n	80052a8 <HW_IPCC_Rx_Handler+0x64>
 8005296:	4b05      	ldr	r3, [pc, #20]	@ (80052ac <HW_IPCC_Rx_Handler+0x68>)
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	f003 0308 	and.w	r3, r3, #8
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d102      	bne.n	80052a8 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 80052a2:	f000 f97d 	bl	80055a0 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80052a6:	bf00      	nop
 80052a8:	bf00      	nop
}
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	58000c00 	.word	0x58000c00

080052b0 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80052b4:	2102      	movs	r1, #2
 80052b6:	4818      	ldr	r0, [pc, #96]	@ (8005318 <HW_IPCC_Tx_Handler+0x68>)
 80052b8:	f7ff ff99 	bl	80051ee <LL_C1_IPCC_IsActiveFlag_CHx>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d108      	bne.n	80052d4 <HW_IPCC_Tx_Handler+0x24>
 80052c2:	4b15      	ldr	r3, [pc, #84]	@ (8005318 <HW_IPCC_Tx_Handler+0x68>)
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d102      	bne.n	80052d4 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80052ce:	f000 f8d3 	bl	8005478 <HW_IPCC_SYS_CmdEvtHandler>
 80052d2:	e01e      	b.n	8005312 <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 80052d4:	2108      	movs	r1, #8
 80052d6:	4810      	ldr	r0, [pc, #64]	@ (8005318 <HW_IPCC_Tx_Handler+0x68>)
 80052d8:	f7ff ff89 	bl	80051ee <LL_C1_IPCC_IsActiveFlag_CHx>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d108      	bne.n	80052f4 <HW_IPCC_Tx_Handler+0x44>
 80052e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005318 <HW_IPCC_Tx_Handler+0x68>)
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d102      	bne.n	80052f4 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 80052ee:	f000 f919 	bl	8005524 <HW_IPCC_MM_FreeBufHandler>
 80052f2:	e00e      	b.n	8005312 <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 80052f4:	2120      	movs	r1, #32
 80052f6:	4808      	ldr	r0, [pc, #32]	@ (8005318 <HW_IPCC_Tx_Handler+0x68>)
 80052f8:	f7ff ff79 	bl	80051ee <LL_C1_IPCC_IsActiveFlag_CHx>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d108      	bne.n	8005314 <HW_IPCC_Tx_Handler+0x64>
 8005302:	4b05      	ldr	r3, [pc, #20]	@ (8005318 <HW_IPCC_Tx_Handler+0x68>)
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d102      	bne.n	8005314 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800530e:	f000 f85f 	bl	80053d0 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8005312:	bf00      	nop
 8005314:	bf00      	nop
}
 8005316:	bd80      	pop	{r7, pc}
 8005318:	58000c00 	.word	0x58000c00

0800531c <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800531c:	b580      	push	{r7, lr}
 800531e:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8005320:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8005324:	f7ff fed3 	bl	80050ce <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8005328:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800532c:	f7ff fea4 	bl	8005078 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8005330:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005334:	f7ff fe8c 	bl	8005050 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8005338:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800533a:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800533c:	f7ff fe78 	bl	8005030 <LL_PWR_EnableBootC2>

  return;
 8005340:	bf00      	nop
}
 8005342:	bd80      	pop	{r7, pc}

08005344 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8005348:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800534c:	f7ff fea6 	bl	800509c <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8005350:	4806      	ldr	r0, [pc, #24]	@ (800536c <HW_IPCC_Init+0x28>)
 8005352:	f7ff fee8 	bl	8005126 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8005356:	4805      	ldr	r0, [pc, #20]	@ (800536c <HW_IPCC_Init+0x28>)
 8005358:	f7ff fed5 	bl	8005106 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800535c:	202c      	movs	r0, #44	@ 0x2c
 800535e:	f000 fcc2 	bl	8005ce6 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8005362:	202d      	movs	r0, #45	@ 0x2d
 8005364:	f000 fcbf 	bl	8005ce6 <HAL_NVIC_EnableIRQ>

  return;
 8005368:	bf00      	nop
}
 800536a:	bd80      	pop	{r7, pc}
 800536c:	58000c00 	.word	0x58000c00

08005370 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005376:	f3ef 8310 	mrs	r3, PRIMASK
 800537a:	607b      	str	r3, [r7, #4]
  return(result);
 800537c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800537e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8005380:	b672      	cpsid	i
}
 8005382:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8005384:	2101      	movs	r1, #1
 8005386:	4806      	ldr	r0, [pc, #24]	@ (80053a0 <HW_IPCC_BLE_Init+0x30>)
 8005388:	f7ff ff02 	bl	8005190 <LL_C1_IPCC_EnableReceiveChannel>
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	f383 8810 	msr	PRIMASK, r3
}
 8005396:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8005398:	bf00      	nop
}
 800539a:	3710      	adds	r7, #16
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	58000c00 	.word	0x58000c00

080053a4 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 80053a8:	2101      	movs	r1, #1
 80053aa:	4802      	ldr	r0, [pc, #8]	@ (80053b4 <HW_IPCC_BLE_SendCmd+0x10>)
 80053ac:	f7ff ff10 	bl	80051d0 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80053b0:	bf00      	nop
}
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	58000c00 	.word	0x58000c00

080053b8 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80053bc:	f009 f974 	bl	800e6a8 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80053c0:	2101      	movs	r1, #1
 80053c2:	4802      	ldr	r0, [pc, #8]	@ (80053cc <HW_IPCC_BLE_EvtHandler+0x14>)
 80053c4:	f7ff fef6 	bl	80051b4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80053c8:	bf00      	nop
}
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	58000c00 	.word	0x58000c00

080053d0 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053d6:	f3ef 8310 	mrs	r3, PRIMASK
 80053da:	607b      	str	r3, [r7, #4]
  return(result);
 80053dc:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 80053de:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80053e0:	b672      	cpsid	i
}
 80053e2:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 80053e4:	2120      	movs	r1, #32
 80053e6:	4807      	ldr	r0, [pc, #28]	@ (8005404 <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 80053e8:	f7ff fec0 	bl	800516c <LL_C1_IPCC_DisableTransmitChannel>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	f383 8810 	msr	PRIMASK, r3
}
 80053f6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 80053f8:	f009 f986 	bl	800e708 <HW_IPCC_BLE_AclDataAckNot>

  return;
 80053fc:	bf00      	nop
}
 80053fe:	3710      	adds	r7, #16
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	58000c00 	.word	0x58000c00

08005408 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800540e:	f3ef 8310 	mrs	r3, PRIMASK
 8005412:	607b      	str	r3, [r7, #4]
  return(result);
 8005414:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8005416:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8005418:	b672      	cpsid	i
}
 800541a:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800541c:	2102      	movs	r1, #2
 800541e:	4806      	ldr	r0, [pc, #24]	@ (8005438 <HW_IPCC_SYS_Init+0x30>)
 8005420:	f7ff feb6 	bl	8005190 <LL_C1_IPCC_EnableReceiveChannel>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	f383 8810 	msr	PRIMASK, r3
}
 800542e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8005430:	bf00      	nop
}
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	58000c00 	.word	0x58000c00

0800543c <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b084      	sub	sp, #16
 8005440:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8005442:	2102      	movs	r1, #2
 8005444:	480b      	ldr	r0, [pc, #44]	@ (8005474 <HW_IPCC_SYS_SendCmd+0x38>)
 8005446:	f7ff fec3 	bl	80051d0 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800544a:	f3ef 8310 	mrs	r3, PRIMASK
 800544e:	607b      	str	r3, [r7, #4]
  return(result);
 8005450:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8005452:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8005454:	b672      	cpsid	i
}
 8005456:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8005458:	2102      	movs	r1, #2
 800545a:	4806      	ldr	r0, [pc, #24]	@ (8005474 <HW_IPCC_SYS_SendCmd+0x38>)
 800545c:	f7ff fe73 	bl	8005146 <LL_C1_IPCC_EnableTransmitChannel>
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	f383 8810 	msr	PRIMASK, r3
}
 800546a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800546c:	bf00      	nop
}
 800546e:	3710      	adds	r7, #16
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}
 8005474:	58000c00 	.word	0x58000c00

08005478 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800547e:	f3ef 8310 	mrs	r3, PRIMASK
 8005482:	607b      	str	r3, [r7, #4]
  return(result);
 8005484:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8005486:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8005488:	b672      	cpsid	i
}
 800548a:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800548c:	2102      	movs	r1, #2
 800548e:	4807      	ldr	r0, [pc, #28]	@ (80054ac <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 8005490:	f7ff fe6c 	bl	800516c <LL_C1_IPCC_DisableTransmitChannel>
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	f383 8810 	msr	PRIMASK, r3
}
 800549e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 80054a0:	f009 f982 	bl	800e7a8 <HW_IPCC_SYS_CmdEvtNot>

  return;
 80054a4:	bf00      	nop
}
 80054a6:	3710      	adds	r7, #16
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	58000c00 	.word	0x58000c00

080054b0 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 80054b4:	f009 f98e 	bl	800e7d4 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 80054b8:	2102      	movs	r1, #2
 80054ba:	4802      	ldr	r0, [pc, #8]	@ (80054c4 <HW_IPCC_SYS_EvtHandler+0x14>)
 80054bc:	f7ff fe7a 	bl	80051b4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80054c0:	bf00      	nop
}
 80054c2:	bd80      	pop	{r7, pc}
 80054c4:	58000c00 	.word	0x58000c00

080054c8 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b086      	sub	sp, #24
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 80054d0:	2108      	movs	r1, #8
 80054d2:	4812      	ldr	r0, [pc, #72]	@ (800551c <HW_IPCC_MM_SendFreeBuf+0x54>)
 80054d4:	f7ff fe8b 	bl	80051ee <LL_C1_IPCC_IsActiveFlag_CHx>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d013      	beq.n	8005506 <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 80054de:	4a10      	ldr	r2, [pc, #64]	@ (8005520 <HW_IPCC_MM_SendFreeBuf+0x58>)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054e4:	f3ef 8310 	mrs	r3, PRIMASK
 80054e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80054ea:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 80054ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80054ee:	b672      	cpsid	i
}
 80054f0:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80054f2:	2108      	movs	r1, #8
 80054f4:	4809      	ldr	r0, [pc, #36]	@ (800551c <HW_IPCC_MM_SendFreeBuf+0x54>)
 80054f6:	f7ff fe26 	bl	8005146 <LL_C1_IPCC_EnableTransmitChannel>
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	f383 8810 	msr	PRIMASK, r3
}
 8005504:	e005      	b.n	8005512 <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800550a:	2108      	movs	r1, #8
 800550c:	4803      	ldr	r0, [pc, #12]	@ (800551c <HW_IPCC_MM_SendFreeBuf+0x54>)
 800550e:	f7ff fe5f 	bl	80051d0 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 8005512:	bf00      	nop
}
 8005514:	3718      	adds	r7, #24
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	58000c00 	.word	0x58000c00
 8005520:	20000828 	.word	0x20000828

08005524 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800552a:	f3ef 8310 	mrs	r3, PRIMASK
 800552e:	607b      	str	r3, [r7, #4]
  return(result);
 8005530:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 8005532:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8005534:	b672      	cpsid	i
}
 8005536:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8005538:	2108      	movs	r1, #8
 800553a:	480a      	ldr	r0, [pc, #40]	@ (8005564 <HW_IPCC_MM_FreeBufHandler+0x40>)
 800553c:	f7ff fe16 	bl	800516c <LL_C1_IPCC_DisableTransmitChannel>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	f383 8810 	msr	PRIMASK, r3
}
 800554a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 800554c:	4b06      	ldr	r3, [pc, #24]	@ (8005568 <HW_IPCC_MM_FreeBufHandler+0x44>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8005552:	2108      	movs	r1, #8
 8005554:	4803      	ldr	r0, [pc, #12]	@ (8005564 <HW_IPCC_MM_FreeBufHandler+0x40>)
 8005556:	f7ff fe3b 	bl	80051d0 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800555a:	bf00      	nop
}
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	58000c00 	.word	0x58000c00
 8005568:	20000828 	.word	0x20000828

0800556c <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005572:	f3ef 8310 	mrs	r3, PRIMASK
 8005576:	607b      	str	r3, [r7, #4]
  return(result);
 8005578:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800557a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800557c:	b672      	cpsid	i
}
 800557e:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8005580:	2108      	movs	r1, #8
 8005582:	4806      	ldr	r0, [pc, #24]	@ (800559c <HW_IPCC_TRACES_Init+0x30>)
 8005584:	f7ff fe04 	bl	8005190 <LL_C1_IPCC_EnableReceiveChannel>
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	f383 8810 	msr	PRIMASK, r3
}
 8005592:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 8005594:	bf00      	nop
}
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	58000c00 	.word	0x58000c00

080055a0 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 80055a4:	f009 f9be 	bl	800e924 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 80055a8:	2108      	movs	r1, #8
 80055aa:	4802      	ldr	r0, [pc, #8]	@ (80055b4 <HW_IPCC_TRACES_EvtHandler+0x14>)
 80055ac:	f7ff fe02 	bl	80051b4 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80055b0:	bf00      	nop
}
 80055b2:	bd80      	pop	{r7, pc}
 80055b4:	58000c00 	.word	0x58000c00

080055b8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80055b8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80055ba:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80055bc:	3304      	adds	r3, #4

080055be <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80055be:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80055c0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80055c2:	d3f9      	bcc.n	80055b8 <CopyDataInit>
  bx lr
 80055c4:	4770      	bx	lr

080055c6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80055c6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80055c8:	3004      	adds	r0, #4

080055ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80055ca:	4288      	cmp	r0, r1
  bcc FillZerobss
 80055cc:	d3fb      	bcc.n	80055c6 <FillZerobss>
  bx lr
 80055ce:	4770      	bx	lr

080055d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80055d0:	480c      	ldr	r0, [pc, #48]	@ (8005604 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 80055d2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80055d4:	f000 f91e 	bl	8005814 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80055d8:	480b      	ldr	r0, [pc, #44]	@ (8005608 <LoopForever+0x8>)
 80055da:	490c      	ldr	r1, [pc, #48]	@ (800560c <LoopForever+0xc>)
 80055dc:	4a0c      	ldr	r2, [pc, #48]	@ (8005610 <LoopForever+0x10>)
 80055de:	2300      	movs	r3, #0
 80055e0:	f7ff ffed 	bl	80055be <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80055e4:	480b      	ldr	r0, [pc, #44]	@ (8005614 <LoopForever+0x14>)
 80055e6:	490c      	ldr	r1, [pc, #48]	@ (8005618 <LoopForever+0x18>)
 80055e8:	2300      	movs	r3, #0
 80055ea:	f7ff ffee 	bl	80055ca <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 80055ee:	480b      	ldr	r0, [pc, #44]	@ (800561c <LoopForever+0x1c>)
 80055f0:	490b      	ldr	r1, [pc, #44]	@ (8005620 <LoopForever+0x20>)
 80055f2:	2300      	movs	r3, #0
 80055f4:	f7ff ffe9 	bl	80055ca <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80055f8:	f00a fb6e 	bl	800fcd8 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 80055fc:	f7fd fdd8 	bl	80031b0 <main>

08005600 <LoopForever>:

LoopForever:
  b LoopForever
 8005600:	e7fe      	b.n	8005600 <LoopForever>
 8005602:	0000      	.short	0x0000
  ldr   r0, =_estack
 8005604:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8005608:	20000008 	.word	0x20000008
 800560c:	20000218 	.word	0x20000218
 8005610:	080138d4 	.word	0x080138d4
  INIT_BSS _sbss, _ebss
 8005614:	20000254 	.word	0x20000254
 8005618:	20001ab0 	.word	0x20001ab0
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 800561c:	200301e4 	.word	0x200301e4
 8005620:	20030a67 	.word	0x20030a67

08005624 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005624:	e7fe      	b.n	8005624 <ADC1_IRQHandler>

08005626 <LL_AHB2_GRP1_EnableClock>:
{
 8005626:	b480      	push	{r7}
 8005628:	b085      	sub	sp, #20
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800562e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005632:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005634:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4313      	orrs	r3, r2
 800563c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800563e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005642:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4013      	ands	r3, r2
 8005648:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800564a:	68fb      	ldr	r3, [r7, #12]
}
 800564c:	bf00      	nop
 800564e:	3714      	adds	r7, #20
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr

08005658 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b088      	sub	sp, #32
 800565c:	af00      	add	r7, sp, #0
 800565e:	4603      	mov	r3, r0
 8005660:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8005662:	f107 030c 	add.w	r3, r7, #12
 8005666:	2200      	movs	r2, #0
 8005668:	601a      	str	r2, [r3, #0]
 800566a:	605a      	str	r2, [r3, #4]
 800566c:	609a      	str	r2, [r3, #8]
 800566e:	60da      	str	r2, [r3, #12]
 8005670:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8005672:	2002      	movs	r0, #2
 8005674:	f7ff ffd7 	bl	8005626 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpioinitstruct.Pin = GPIO_PIN[Led];
 8005678:	79fb      	ldrb	r3, [r7, #7]
 800567a:	4a12      	ldr	r2, [pc, #72]	@ (80056c4 <BSP_LED_Init+0x6c>)
 800567c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005680:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005682:	2301      	movs	r3, #1
 8005684:	613b      	str	r3, [r7, #16]
  gpioinitstruct.Pull = GPIO_NOPULL;
 8005686:	2300      	movs	r3, #0
 8005688:	617b      	str	r3, [r7, #20]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800568a:	2302      	movs	r3, #2
 800568c:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpioinitstruct);
 800568e:	79fb      	ldrb	r3, [r7, #7]
 8005690:	4a0d      	ldr	r2, [pc, #52]	@ (80056c8 <BSP_LED_Init+0x70>)
 8005692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005696:	f107 020c 	add.w	r2, r7, #12
 800569a:	4611      	mov	r1, r2
 800569c:	4618      	mov	r0, r3
 800569e:	f000 fefb 	bl	8006498 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80056a2:	79fb      	ldrb	r3, [r7, #7]
 80056a4:	4a08      	ldr	r2, [pc, #32]	@ (80056c8 <BSP_LED_Init+0x70>)
 80056a6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80056aa:	79fb      	ldrb	r3, [r7, #7]
 80056ac:	4a05      	ldr	r2, [pc, #20]	@ (80056c4 <BSP_LED_Init+0x6c>)
 80056ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056b2:	2200      	movs	r2, #0
 80056b4:	4619      	mov	r1, r3
 80056b6:	f001 f877 	bl	80067a8 <HAL_GPIO_WritePin>
}
 80056ba:	bf00      	nop
 80056bc:	3720      	adds	r7, #32
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	08013470 	.word	0x08013470
 80056c8:	20000024 	.word	0x20000024

080056cc <BSP_LED_On>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b082      	sub	sp, #8
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	4603      	mov	r3, r0
 80056d4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80056d6:	79fb      	ldrb	r3, [r7, #7]
 80056d8:	4a07      	ldr	r2, [pc, #28]	@ (80056f8 <BSP_LED_On+0x2c>)
 80056da:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80056de:	79fb      	ldrb	r3, [r7, #7]
 80056e0:	4a06      	ldr	r2, [pc, #24]	@ (80056fc <BSP_LED_On+0x30>)
 80056e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056e6:	2201      	movs	r2, #1
 80056e8:	4619      	mov	r1, r3
 80056ea:	f001 f85d 	bl	80067a8 <HAL_GPIO_WritePin>
}
 80056ee:	bf00      	nop
 80056f0:	3708      	adds	r7, #8
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}
 80056f6:	bf00      	nop
 80056f8:	20000024 	.word	0x20000024
 80056fc:	08013470 	.word	0x08013470

08005700 <BSP_LED_Off>:
  *     @arg LED2
  *     @arg LED3
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
 8005706:	4603      	mov	r3, r0
 8005708:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800570a:	79fb      	ldrb	r3, [r7, #7]
 800570c:	4a07      	ldr	r2, [pc, #28]	@ (800572c <BSP_LED_Off+0x2c>)
 800570e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005712:	79fb      	ldrb	r3, [r7, #7]
 8005714:	4a06      	ldr	r2, [pc, #24]	@ (8005730 <BSP_LED_Off+0x30>)
 8005716:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800571a:	2200      	movs	r2, #0
 800571c:	4619      	mov	r1, r3
 800571e:	f001 f843 	bl	80067a8 <HAL_GPIO_WritePin>
}
 8005722:	bf00      	nop
 8005724:	3708      	adds	r7, #8
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	20000024 	.word	0x20000024
 8005730:	08013470 	.word	0x08013470

08005734 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b088      	sub	sp, #32
 8005738:	af00      	add	r7, sp, #0
 800573a:	4603      	mov	r3, r0
 800573c:	460a      	mov	r2, r1
 800573e:	71fb      	strb	r3, [r7, #7]
 8005740:	4613      	mov	r3, r2
 8005742:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpioinitstruct = {0};
 8005744:	f107 030c 	add.w	r3, r7, #12
 8005748:	2200      	movs	r2, #0
 800574a:	601a      	str	r2, [r3, #0]
 800574c:	605a      	str	r2, [r3, #4]
 800574e:	609a      	str	r2, [r3, #8]
 8005750:	60da      	str	r2, [r3, #12]
 8005752:	611a      	str	r2, [r3, #16]
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8005754:	79fb      	ldrb	r3, [r7, #7]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d103      	bne.n	8005762 <BSP_PB_Init+0x2e>
 800575a:	2004      	movs	r0, #4
 800575c:	f7ff ff63 	bl	8005626 <LL_AHB2_GRP1_EnableClock>
 8005760:	e00c      	b.n	800577c <BSP_PB_Init+0x48>
 8005762:	79fb      	ldrb	r3, [r7, #7]
 8005764:	2b01      	cmp	r3, #1
 8005766:	d103      	bne.n	8005770 <BSP_PB_Init+0x3c>
 8005768:	2008      	movs	r0, #8
 800576a:	f7ff ff5c 	bl	8005626 <LL_AHB2_GRP1_EnableClock>
 800576e:	e005      	b.n	800577c <BSP_PB_Init+0x48>
 8005770:	79fb      	ldrb	r3, [r7, #7]
 8005772:	2b02      	cmp	r3, #2
 8005774:	d102      	bne.n	800577c <BSP_PB_Init+0x48>
 8005776:	2008      	movs	r0, #8
 8005778:	f7ff ff55 	bl	8005626 <LL_AHB2_GRP1_EnableClock>
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 800577c:	79bb      	ldrb	r3, [r7, #6]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d117      	bne.n	80057b2 <BSP_PB_Init+0x7e>
  {
    /* Configure Button pin as input */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 8005782:	79fb      	ldrb	r3, [r7, #7]
 8005784:	4a20      	ldr	r2, [pc, #128]	@ (8005808 <BSP_PB_Init+0xd4>)
 8005786:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800578a:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Mode = GPIO_MODE_INPUT;
 800578c:	2300      	movs	r3, #0
 800578e:	613b      	str	r3, [r7, #16]
    gpioinitstruct.Pull = GPIO_PULLUP;
 8005790:	2301      	movs	r3, #1
 8005792:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005794:	2302      	movs	r3, #2
 8005796:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 8005798:	79fb      	ldrb	r3, [r7, #7]
 800579a:	4a1c      	ldr	r2, [pc, #112]	@ (800580c <BSP_PB_Init+0xd8>)
 800579c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057a0:	f107 020c 	add.w	r2, r7, #12
 80057a4:	4611      	mov	r1, r2
 80057a6:	4618      	mov	r0, r3
 80057a8:	f000 fe76 	bl	8006498 <HAL_GPIO_Init>
    
    /* Wait Button pin startup stability */
    HAL_Delay(1);
 80057ac:	2001      	movs	r0, #1
 80057ae:	f7fc f857 	bl	8001860 <HAL_Delay>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 80057b2:	79bb      	ldrb	r3, [r7, #6]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d123      	bne.n	8005800 <BSP_PB_Init+0xcc>
  {
    /* Configure Button pin as input with External interrupt */
    gpioinitstruct.Pin = BUTTON_PIN[Button];
 80057b8:	79fb      	ldrb	r3, [r7, #7]
 80057ba:	4a13      	ldr	r2, [pc, #76]	@ (8005808 <BSP_PB_Init+0xd4>)
 80057bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057c0:	60fb      	str	r3, [r7, #12]
    gpioinitstruct.Pull = GPIO_PULLUP;
 80057c2:	2301      	movs	r3, #1
 80057c4:	617b      	str	r3, [r7, #20]
    gpioinitstruct.Mode = GPIO_MODE_IT_FALLING; 
 80057c6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80057ca:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpioinitstruct);
 80057cc:	79fb      	ldrb	r3, [r7, #7]
 80057ce:	4a0f      	ldr	r2, [pc, #60]	@ (800580c <BSP_PB_Init+0xd8>)
 80057d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057d4:	f107 020c 	add.w	r2, r7, #12
 80057d8:	4611      	mov	r1, r2
 80057da:	4618      	mov	r0, r3
 80057dc:	f000 fe5c 	bl	8006498 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 80057e0:	79fb      	ldrb	r3, [r7, #7]
 80057e2:	4a0b      	ldr	r2, [pc, #44]	@ (8005810 <BSP_PB_Init+0xdc>)
 80057e4:	5cd3      	ldrb	r3, [r2, r3]
 80057e6:	b25b      	sxtb	r3, r3
 80057e8:	2200      	movs	r2, #0
 80057ea:	210f      	movs	r1, #15
 80057ec:	4618      	mov	r0, r3
 80057ee:	f000 fa60 	bl	8005cb2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80057f2:	79fb      	ldrb	r3, [r7, #7]
 80057f4:	4a06      	ldr	r2, [pc, #24]	@ (8005810 <BSP_PB_Init+0xdc>)
 80057f6:	5cd3      	ldrb	r3, [r2, r3]
 80057f8:	b25b      	sxtb	r3, r3
 80057fa:	4618      	mov	r0, r3
 80057fc:	f000 fa73 	bl	8005ce6 <HAL_NVIC_EnableIRQ>
  }
}
 8005800:	bf00      	nop
 8005802:	3720      	adds	r7, #32
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	08013478 	.word	0x08013478
 800580c:	20000030 	.word	0x20000030
 8005810:	08013480 	.word	0x08013480

08005814 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005814:	b480      	push	{r7}
 8005816:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8005818:	4b26      	ldr	r3, [pc, #152]	@ (80058b4 <SystemInit+0xa0>)
 800581a:	2200      	movs	r2, #0
 800581c:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 800581e:	4b25      	ldr	r3, [pc, #148]	@ (80058b4 <SystemInit+0xa0>)
 8005820:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005824:	4a23      	ldr	r2, [pc, #140]	@ (80058b4 <SystemInit+0xa0>)
 8005826:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800582a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800582e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005838:	f043 0301 	orr.w	r3, r3, #1
 800583c:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 800583e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005842:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8005846:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8005848:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005852:	4b19      	ldr	r3, [pc, #100]	@ (80058b8 <SystemInit+0xa4>)
 8005854:	4013      	ands	r3, r2
 8005856:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8005858:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800585c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005860:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005864:	f023 0305 	bic.w	r3, r3, #5
 8005868:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800586c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005870:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005874:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005878:	f023 0301 	bic.w	r3, r3, #1
 800587c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8005880:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005884:	4a0d      	ldr	r2, [pc, #52]	@ (80058bc <SystemInit+0xa8>)
 8005886:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8005888:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800588c:	4a0b      	ldr	r2, [pc, #44]	@ (80058bc <SystemInit+0xa8>)
 800588e:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005890:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800589a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800589e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80058a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058a4:	2200      	movs	r2, #0
 80058a6:	619a      	str	r2, [r3, #24]
}
 80058a8:	bf00      	nop
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	e000ed00 	.word	0xe000ed00
 80058b8:	faf6fefb 	.word	0xfaf6fefb
 80058bc:	22041000 	.word	0x22041000

080058c0 <LL_DBGMCU_EnableDBGSleepMode>:
{
 80058c0:	b480      	push	{r7}
 80058c2:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80058c4:	4b05      	ldr	r3, [pc, #20]	@ (80058dc <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	4a04      	ldr	r2, [pc, #16]	@ (80058dc <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80058ca:	f043 0301 	orr.w	r3, r3, #1
 80058ce:	6053      	str	r3, [r2, #4]
}
 80058d0:	bf00      	nop
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr
 80058da:	bf00      	nop
 80058dc:	e0042000 	.word	0xe0042000

080058e0 <LL_DBGMCU_EnableDBGStopMode>:
{
 80058e0:	b480      	push	{r7}
 80058e2:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 80058e4:	4b05      	ldr	r3, [pc, #20]	@ (80058fc <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	4a04      	ldr	r2, [pc, #16]	@ (80058fc <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 80058ea:	f043 0302 	orr.w	r3, r3, #2
 80058ee:	6053      	str	r3, [r2, #4]
}
 80058f0:	bf00      	nop
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	e0042000 	.word	0xe0042000

08005900 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800590a:	4b0c      	ldr	r3, [pc, #48]	@ (800593c <HAL_Init+0x3c>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a0b      	ldr	r2, [pc, #44]	@ (800593c <HAL_Init+0x3c>)
 8005910:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005914:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005916:	2003      	movs	r0, #3
 8005918:	f000 f9c0 	bl	8005c9c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800591c:	2000      	movs	r0, #0
 800591e:	f000 f80f 	bl	8005940 <HAL_InitTick>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d002      	beq.n	800592e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	71fb      	strb	r3, [r7, #7]
 800592c:	e001      	b.n	8005932 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800592e:	f7fd ffe5 	bl	80038fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005932:	79fb      	ldrb	r3, [r7, #7]
}
 8005934:	4618      	mov	r0, r3
 8005936:	3708      	adds	r7, #8
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}
 800593c:	58004000 	.word	0x58004000

08005940 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005948:	2300      	movs	r3, #0
 800594a:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 800594c:	4b17      	ldr	r3, [pc, #92]	@ (80059ac <HAL_InitTick+0x6c>)
 800594e:	781b      	ldrb	r3, [r3, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d024      	beq.n	800599e <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005954:	f002 fef4 	bl	8008740 <HAL_RCC_GetHCLKFreq>
 8005958:	4602      	mov	r2, r0
 800595a:	4b14      	ldr	r3, [pc, #80]	@ (80059ac <HAL_InitTick+0x6c>)
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	4619      	mov	r1, r3
 8005960:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005964:	fbb3 f3f1 	udiv	r3, r3, r1
 8005968:	fbb2 f3f3 	udiv	r3, r2, r3
 800596c:	4618      	mov	r0, r3
 800596e:	f000 f9d6 	bl	8005d1e <HAL_SYSTICK_Config>
 8005972:	4603      	mov	r3, r0
 8005974:	2b00      	cmp	r3, #0
 8005976:	d10f      	bne.n	8005998 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2b0f      	cmp	r3, #15
 800597c:	d809      	bhi.n	8005992 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800597e:	2200      	movs	r2, #0
 8005980:	6879      	ldr	r1, [r7, #4]
 8005982:	f04f 30ff 	mov.w	r0, #4294967295
 8005986:	f000 f994 	bl	8005cb2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800598a:	4a09      	ldr	r2, [pc, #36]	@ (80059b0 <HAL_InitTick+0x70>)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6013      	str	r3, [r2, #0]
 8005990:	e007      	b.n	80059a2 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	73fb      	strb	r3, [r7, #15]
 8005996:	e004      	b.n	80059a2 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	73fb      	strb	r3, [r7, #15]
 800599c:	e001      	b.n	80059a2 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80059a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}
 80059ac:	20000044 	.word	0x20000044
 80059b0:	20000040 	.word	0x20000040

080059b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80059b4:	b480      	push	{r7}
 80059b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80059b8:	4b06      	ldr	r3, [pc, #24]	@ (80059d4 <HAL_IncTick+0x20>)
 80059ba:	781b      	ldrb	r3, [r3, #0]
 80059bc:	461a      	mov	r2, r3
 80059be:	4b06      	ldr	r3, [pc, #24]	@ (80059d8 <HAL_IncTick+0x24>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4413      	add	r3, r2
 80059c4:	4a04      	ldr	r2, [pc, #16]	@ (80059d8 <HAL_IncTick+0x24>)
 80059c6:	6013      	str	r3, [r2, #0]
}
 80059c8:	bf00      	nop
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr
 80059d2:	bf00      	nop
 80059d4:	20000044 	.word	0x20000044
 80059d8:	2000082c 	.word	0x2000082c

080059dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80059dc:	b480      	push	{r7}
 80059de:	af00      	add	r7, sp, #0
  return uwTick;
 80059e0:	4b03      	ldr	r3, [pc, #12]	@ (80059f0 <HAL_GetTick+0x14>)
 80059e2:	681b      	ldr	r3, [r3, #0]
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	46bd      	mov	sp, r7
 80059e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ec:	4770      	bx	lr
 80059ee:	bf00      	nop
 80059f0:	2000082c 	.word	0x2000082c

080059f4 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80059f4:	b480      	push	{r7}
 80059f6:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80059f8:	4b03      	ldr	r3, [pc, #12]	@ (8005a08 <HAL_GetTickPrio+0x14>)
 80059fa:	681b      	ldr	r3, [r3, #0]
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	20000040 	.word	0x20000040

08005a0c <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8005a10:	4b03      	ldr	r3, [pc, #12]	@ (8005a20 <HAL_GetTickFreq+0x14>)
 8005a12:	781b      	ldrb	r3, [r3, #0]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr
 8005a1e:	bf00      	nop
 8005a20:	20000044 	.word	0x20000044

08005a24 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8005a28:	f7ff ff4a 	bl	80058c0 <LL_DBGMCU_EnableDBGSleepMode>
}
 8005a2c:	bf00      	nop
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8005a34:	f7ff ff54 	bl	80058e0 <LL_DBGMCU_EnableDBGStopMode>
}
 8005a38:	bf00      	nop
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b085      	sub	sp, #20
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f003 0307 	and.w	r3, r3, #7
 8005a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8005a80 <__NVIC_SetPriorityGrouping+0x44>)
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a52:	68ba      	ldr	r2, [r7, #8]
 8005a54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005a58:	4013      	ands	r3, r2
 8005a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005a68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a6e:	4a04      	ldr	r2, [pc, #16]	@ (8005a80 <__NVIC_SetPriorityGrouping+0x44>)
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	60d3      	str	r3, [r2, #12]
}
 8005a74:	bf00      	nop
 8005a76:	3714      	adds	r7, #20
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr
 8005a80:	e000ed00 	.word	0xe000ed00

08005a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a84:	b480      	push	{r7}
 8005a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a88:	4b04      	ldr	r3, [pc, #16]	@ (8005a9c <__NVIC_GetPriorityGrouping+0x18>)
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	0a1b      	lsrs	r3, r3, #8
 8005a8e:	f003 0307 	and.w	r3, r3, #7
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr
 8005a9c:	e000ed00 	.word	0xe000ed00

08005aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	db0b      	blt.n	8005aca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ab2:	79fb      	ldrb	r3, [r7, #7]
 8005ab4:	f003 021f 	and.w	r2, r3, #31
 8005ab8:	4907      	ldr	r1, [pc, #28]	@ (8005ad8 <__NVIC_EnableIRQ+0x38>)
 8005aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005abe:	095b      	lsrs	r3, r3, #5
 8005ac0:	2001      	movs	r0, #1
 8005ac2:	fa00 f202 	lsl.w	r2, r0, r2
 8005ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005aca:	bf00      	nop
 8005acc:	370c      	adds	r7, #12
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	e000e100 	.word	0xe000e100

08005adc <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	db12      	blt.n	8005b14 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005aee:	79fb      	ldrb	r3, [r7, #7]
 8005af0:	f003 021f 	and.w	r2, r3, #31
 8005af4:	490a      	ldr	r1, [pc, #40]	@ (8005b20 <__NVIC_DisableIRQ+0x44>)
 8005af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005afa:	095b      	lsrs	r3, r3, #5
 8005afc:	2001      	movs	r0, #1
 8005afe:	fa00 f202 	lsl.w	r2, r0, r2
 8005b02:	3320      	adds	r3, #32
 8005b04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005b08:	f3bf 8f4f 	dsb	sy
}
 8005b0c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005b0e:	f3bf 8f6f 	isb	sy
}
 8005b12:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr
 8005b20:	e000e100 	.word	0xe000e100

08005b24 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b083      	sub	sp, #12
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	db0c      	blt.n	8005b50 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b36:	79fb      	ldrb	r3, [r7, #7]
 8005b38:	f003 021f 	and.w	r2, r3, #31
 8005b3c:	4907      	ldr	r1, [pc, #28]	@ (8005b5c <__NVIC_SetPendingIRQ+0x38>)
 8005b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b42:	095b      	lsrs	r3, r3, #5
 8005b44:	2001      	movs	r0, #1
 8005b46:	fa00 f202 	lsl.w	r2, r0, r2
 8005b4a:	3340      	adds	r3, #64	@ 0x40
 8005b4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr
 8005b5c:	e000e100 	.word	0xe000e100

08005b60 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	4603      	mov	r3, r0
 8005b68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	db0c      	blt.n	8005b8c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b72:	79fb      	ldrb	r3, [r7, #7]
 8005b74:	f003 021f 	and.w	r2, r3, #31
 8005b78:	4907      	ldr	r1, [pc, #28]	@ (8005b98 <__NVIC_ClearPendingIRQ+0x38>)
 8005b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b7e:	095b      	lsrs	r3, r3, #5
 8005b80:	2001      	movs	r0, #1
 8005b82:	fa00 f202 	lsl.w	r2, r0, r2
 8005b86:	3360      	adds	r3, #96	@ 0x60
 8005b88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005b8c:	bf00      	nop
 8005b8e:	370c      	adds	r7, #12
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr
 8005b98:	e000e100 	.word	0xe000e100

08005b9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	6039      	str	r1, [r7, #0]
 8005ba6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	db0a      	blt.n	8005bc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	b2da      	uxtb	r2, r3
 8005bb4:	490c      	ldr	r1, [pc, #48]	@ (8005be8 <__NVIC_SetPriority+0x4c>)
 8005bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bba:	0112      	lsls	r2, r2, #4
 8005bbc:	b2d2      	uxtb	r2, r2
 8005bbe:	440b      	add	r3, r1
 8005bc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005bc4:	e00a      	b.n	8005bdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	b2da      	uxtb	r2, r3
 8005bca:	4908      	ldr	r1, [pc, #32]	@ (8005bec <__NVIC_SetPriority+0x50>)
 8005bcc:	79fb      	ldrb	r3, [r7, #7]
 8005bce:	f003 030f 	and.w	r3, r3, #15
 8005bd2:	3b04      	subs	r3, #4
 8005bd4:	0112      	lsls	r2, r2, #4
 8005bd6:	b2d2      	uxtb	r2, r2
 8005bd8:	440b      	add	r3, r1
 8005bda:	761a      	strb	r2, [r3, #24]
}
 8005bdc:	bf00      	nop
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr
 8005be8:	e000e100 	.word	0xe000e100
 8005bec:	e000ed00 	.word	0xe000ed00

08005bf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b089      	sub	sp, #36	@ 0x24
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f003 0307 	and.w	r3, r3, #7
 8005c02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	f1c3 0307 	rsb	r3, r3, #7
 8005c0a:	2b04      	cmp	r3, #4
 8005c0c:	bf28      	it	cs
 8005c0e:	2304      	movcs	r3, #4
 8005c10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	3304      	adds	r3, #4
 8005c16:	2b06      	cmp	r3, #6
 8005c18:	d902      	bls.n	8005c20 <NVIC_EncodePriority+0x30>
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	3b03      	subs	r3, #3
 8005c1e:	e000      	b.n	8005c22 <NVIC_EncodePriority+0x32>
 8005c20:	2300      	movs	r3, #0
 8005c22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c24:	f04f 32ff 	mov.w	r2, #4294967295
 8005c28:	69bb      	ldr	r3, [r7, #24]
 8005c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c2e:	43da      	mvns	r2, r3
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	401a      	ands	r2, r3
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c38:	f04f 31ff 	mov.w	r1, #4294967295
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c42:	43d9      	mvns	r1, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c48:	4313      	orrs	r3, r2
         );
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3724      	adds	r7, #36	@ 0x24
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
	...

08005c58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	3b01      	subs	r3, #1
 8005c64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005c68:	d301      	bcc.n	8005c6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e00f      	b.n	8005c8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8005c98 <SysTick_Config+0x40>)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	3b01      	subs	r3, #1
 8005c74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005c76:	210f      	movs	r1, #15
 8005c78:	f04f 30ff 	mov.w	r0, #4294967295
 8005c7c:	f7ff ff8e 	bl	8005b9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005c80:	4b05      	ldr	r3, [pc, #20]	@ (8005c98 <SysTick_Config+0x40>)
 8005c82:	2200      	movs	r2, #0
 8005c84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005c86:	4b04      	ldr	r3, [pc, #16]	@ (8005c98 <SysTick_Config+0x40>)
 8005c88:	2207      	movs	r2, #7
 8005c8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3708      	adds	r7, #8
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	e000e010 	.word	0xe000e010

08005c9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b082      	sub	sp, #8
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f7ff fec9 	bl	8005a3c <__NVIC_SetPriorityGrouping>
}
 8005caa:	bf00      	nop
 8005cac:	3708      	adds	r7, #8
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}

08005cb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005cb2:	b580      	push	{r7, lr}
 8005cb4:	b086      	sub	sp, #24
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	4603      	mov	r3, r0
 8005cba:	60b9      	str	r1, [r7, #8]
 8005cbc:	607a      	str	r2, [r7, #4]
 8005cbe:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005cc0:	f7ff fee0 	bl	8005a84 <__NVIC_GetPriorityGrouping>
 8005cc4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	68b9      	ldr	r1, [r7, #8]
 8005cca:	6978      	ldr	r0, [r7, #20]
 8005ccc:	f7ff ff90 	bl	8005bf0 <NVIC_EncodePriority>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005cd6:	4611      	mov	r1, r2
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f7ff ff5f 	bl	8005b9c <__NVIC_SetPriority>
}
 8005cde:	bf00      	nop
 8005ce0:	3718      	adds	r7, #24
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}

08005ce6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ce6:	b580      	push	{r7, lr}
 8005ce8:	b082      	sub	sp, #8
 8005cea:	af00      	add	r7, sp, #0
 8005cec:	4603      	mov	r3, r0
 8005cee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f7ff fed3 	bl	8005aa0 <__NVIC_EnableIRQ>
}
 8005cfa:	bf00      	nop
 8005cfc:	3708      	adds	r7, #8
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	bd80      	pop	{r7, pc}

08005d02 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005d02:	b580      	push	{r7, lr}
 8005d04:	b082      	sub	sp, #8
 8005d06:	af00      	add	r7, sp, #0
 8005d08:	4603      	mov	r3, r0
 8005d0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d10:	4618      	mov	r0, r3
 8005d12:	f7ff fee3 	bl	8005adc <__NVIC_DisableIRQ>
}
 8005d16:	bf00      	nop
 8005d18:	3708      	adds	r7, #8
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}

08005d1e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005d1e:	b580      	push	{r7, lr}
 8005d20:	b082      	sub	sp, #8
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f7ff ff96 	bl	8005c58 <SysTick_Config>
 8005d2c:	4603      	mov	r3, r0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3708      	adds	r7, #8
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}

08005d36 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8005d36:	b580      	push	{r7, lr}
 8005d38:	b082      	sub	sp, #8
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8005d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d44:	4618      	mov	r0, r3
 8005d46:	f7ff feed 	bl	8005b24 <__NVIC_SetPendingIRQ>
}
 8005d4a:	bf00      	nop
 8005d4c:	3708      	adds	r7, #8
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b082      	sub	sp, #8
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	4603      	mov	r3, r0
 8005d5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8005d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d60:	4618      	mov	r0, r3
 8005d62:	f7ff fefd 	bl	8005b60 <__NVIC_ClearPendingIRQ>
}
 8005d66:	bf00      	nop
 8005d68:	3708      	adds	r7, #8
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}
	...

08005d70 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d101      	bne.n	8005d82 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e08e      	b.n	8005ea0 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	461a      	mov	r2, r3
 8005d88:	4b47      	ldr	r3, [pc, #284]	@ (8005ea8 <HAL_DMA_Init+0x138>)
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d80f      	bhi.n	8005dae <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	461a      	mov	r2, r3
 8005d94:	4b45      	ldr	r3, [pc, #276]	@ (8005eac <HAL_DMA_Init+0x13c>)
 8005d96:	4413      	add	r3, r2
 8005d98:	4a45      	ldr	r2, [pc, #276]	@ (8005eb0 <HAL_DMA_Init+0x140>)
 8005d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d9e:	091b      	lsrs	r3, r3, #4
 8005da0:	009a      	lsls	r2, r3, #2
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	4a42      	ldr	r2, [pc, #264]	@ (8005eb4 <HAL_DMA_Init+0x144>)
 8005daa:	641a      	str	r2, [r3, #64]	@ 0x40
 8005dac:	e00e      	b.n	8005dcc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	461a      	mov	r2, r3
 8005db4:	4b40      	ldr	r3, [pc, #256]	@ (8005eb8 <HAL_DMA_Init+0x148>)
 8005db6:	4413      	add	r3, r2
 8005db8:	4a3d      	ldr	r2, [pc, #244]	@ (8005eb0 <HAL_DMA_Init+0x140>)
 8005dba:	fba2 2303 	umull	r2, r3, r2, r3
 8005dbe:	091b      	lsrs	r3, r3, #4
 8005dc0:	009a      	lsls	r2, r3, #2
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a3c      	ldr	r2, [pc, #240]	@ (8005ebc <HAL_DMA_Init+0x14c>)
 8005dca:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8005de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005de6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005df0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	691b      	ldr	r3, [r3, #16]
 8005df6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005dfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	699b      	ldr	r3, [r3, #24]
 8005e02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005e10:	68fa      	ldr	r2, [r7, #12]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f000 fa74 	bl	800630c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005e2c:	d102      	bne.n	8005e34 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e3c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005e40:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005e4a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d010      	beq.n	8005e76 <HAL_DMA_Init+0x106>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	2b04      	cmp	r3, #4
 8005e5a:	d80c      	bhi.n	8005e76 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 fa93 	bl	8006388 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e66:	2200      	movs	r2, #0
 8005e68:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005e72:	605a      	str	r2, [r3, #4]
 8005e74:	e008      	b.n	8005e88 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2201      	movs	r2, #1
 8005e92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3710      	adds	r7, #16
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	40020407 	.word	0x40020407
 8005eac:	bffdfff8 	.word	0xbffdfff8
 8005eb0:	cccccccd 	.word	0xcccccccd
 8005eb4:	40020000 	.word	0x40020000
 8005eb8:	bffdfbf8 	.word	0xbffdfbf8
 8005ebc:	40020400 	.word	0x40020400

08005ec0 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	60b9      	str	r1, [r7, #8]
 8005eca:	607a      	str	r2, [r7, #4]
 8005ecc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d101      	bne.n	8005ee0 <HAL_DMA_Start_IT+0x20>
 8005edc:	2302      	movs	r3, #2
 8005ede:	e066      	b.n	8005fae <HAL_DMA_Start_IT+0xee>
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d155      	bne.n	8005fa0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f022 0201 	bic.w	r2, r2, #1
 8005f10:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	68b9      	ldr	r1, [r7, #8]
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f000 f9b9 	bl	8006290 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d008      	beq.n	8005f38 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f042 020e 	orr.w	r2, r2, #14
 8005f34:	601a      	str	r2, [r3, #0]
 8005f36:	e00f      	b.n	8005f58 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	681a      	ldr	r2, [r3, #0]
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f022 0204 	bic.w	r2, r2, #4
 8005f46:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f042 020a 	orr.w	r2, r2, #10
 8005f56:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d007      	beq.n	8005f76 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f74:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d007      	beq.n	8005f8e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f8c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f042 0201 	orr.w	r2, r2, #1
 8005f9c:	601a      	str	r2, [r3, #0]
 8005f9e:	e005      	b.n	8005fac <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005fa8:	2302      	movs	r3, #2
 8005faa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3718      	adds	r7, #24
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b083      	sub	sp, #12
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d101      	bne.n	8005fc8 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e04f      	b.n	8006068 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d008      	beq.n	8005fe6 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2204      	movs	r2, #4
 8005fd8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e040      	b.n	8006068 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f022 020e 	bic.w	r2, r2, #14
 8005ff4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006000:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006004:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 0201 	bic.w	r2, r2, #1
 8006014:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800601a:	f003 021c 	and.w	r2, r3, #28
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006022:	2101      	movs	r1, #1
 8006024:	fa01 f202 	lsl.w	r2, r1, r2
 8006028:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006032:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006038:	2b00      	cmp	r3, #0
 800603a:	d00c      	beq.n	8006056 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006046:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800604a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006054:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr

08006074 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800607c:	2300      	movs	r3, #0
 800607e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006086:	b2db      	uxtb	r3, r3
 8006088:	2b02      	cmp	r3, #2
 800608a:	d005      	beq.n	8006098 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2204      	movs	r2, #4
 8006090:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	73fb      	strb	r3, [r7, #15]
 8006096:	e047      	b.n	8006128 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f022 020e 	bic.w	r2, r2, #14
 80060a6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f022 0201 	bic.w	r2, r2, #1
 80060b6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060cc:	f003 021c 	and.w	r2, r3, #28
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d4:	2101      	movs	r1, #1
 80060d6:	fa01 f202 	lsl.w	r2, r1, r2
 80060da:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80060e4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00c      	beq.n	8006108 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060fc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006106:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2200      	movs	r2, #0
 8006114:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800611c:	2b00      	cmp	r3, #0
 800611e:	d003      	beq.n	8006128 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	4798      	blx	r3
    }
  }
  return status;
 8006128:	7bfb      	ldrb	r3, [r7, #15]
}
 800612a:	4618      	mov	r0, r3
 800612c:	3710      	adds	r7, #16
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}

08006132 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006132:	b580      	push	{r7, lr}
 8006134:	b084      	sub	sp, #16
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800614e:	f003 031c 	and.w	r3, r3, #28
 8006152:	2204      	movs	r2, #4
 8006154:	409a      	lsls	r2, r3
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	4013      	ands	r3, r2
 800615a:	2b00      	cmp	r3, #0
 800615c:	d026      	beq.n	80061ac <HAL_DMA_IRQHandler+0x7a>
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	f003 0304 	and.w	r3, r3, #4
 8006164:	2b00      	cmp	r3, #0
 8006166:	d021      	beq.n	80061ac <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 0320 	and.w	r3, r3, #32
 8006172:	2b00      	cmp	r3, #0
 8006174:	d107      	bne.n	8006186 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f022 0204 	bic.w	r2, r2, #4
 8006184:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800618a:	f003 021c 	and.w	r2, r3, #28
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006192:	2104      	movs	r1, #4
 8006194:	fa01 f202 	lsl.w	r2, r1, r2
 8006198:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d071      	beq.n	8006286 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80061aa:	e06c      	b.n	8006286 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061b0:	f003 031c 	and.w	r3, r3, #28
 80061b4:	2202      	movs	r2, #2
 80061b6:	409a      	lsls	r2, r3
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	4013      	ands	r3, r2
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d02e      	beq.n	800621e <HAL_DMA_IRQHandler+0xec>
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	f003 0302 	and.w	r3, r3, #2
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d029      	beq.n	800621e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f003 0320 	and.w	r3, r3, #32
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d10b      	bne.n	80061f0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f022 020a 	bic.w	r2, r2, #10
 80061e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061f4:	f003 021c 	and.w	r2, r3, #28
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fc:	2102      	movs	r1, #2
 80061fe:	fa01 f202 	lsl.w	r2, r1, r2
 8006202:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006210:	2b00      	cmp	r3, #0
 8006212:	d038      	beq.n	8006286 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800621c:	e033      	b.n	8006286 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006222:	f003 031c 	and.w	r3, r3, #28
 8006226:	2208      	movs	r2, #8
 8006228:	409a      	lsls	r2, r3
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	4013      	ands	r3, r2
 800622e:	2b00      	cmp	r3, #0
 8006230:	d02a      	beq.n	8006288 <HAL_DMA_IRQHandler+0x156>
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	f003 0308 	and.w	r3, r3, #8
 8006238:	2b00      	cmp	r3, #0
 800623a:	d025      	beq.n	8006288 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f022 020e 	bic.w	r2, r2, #14
 800624a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006250:	f003 021c 	and.w	r2, r3, #28
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006258:	2101      	movs	r1, #1
 800625a:	fa01 f202 	lsl.w	r2, r1, r2
 800625e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800627a:	2b00      	cmp	r3, #0
 800627c:	d004      	beq.n	8006288 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006286:	bf00      	nop
 8006288:	bf00      	nop
}
 800628a:	3710      	adds	r7, #16
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}

08006290 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006290:	b480      	push	{r7}
 8006292:	b085      	sub	sp, #20
 8006294:	af00      	add	r7, sp, #0
 8006296:	60f8      	str	r0, [r7, #12]
 8006298:	60b9      	str	r1, [r7, #8]
 800629a:	607a      	str	r2, [r7, #4]
 800629c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062a2:	68fa      	ldr	r2, [r7, #12]
 80062a4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80062a6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d004      	beq.n	80062ba <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80062b8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062be:	f003 021c 	and.w	r2, r3, #28
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c6:	2101      	movs	r1, #1
 80062c8:	fa01 f202 	lsl.w	r2, r1, r2
 80062cc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	2b10      	cmp	r3, #16
 80062dc:	d108      	bne.n	80062f0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80062ee:	e007      	b.n	8006300 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68ba      	ldr	r2, [r7, #8]
 80062f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	60da      	str	r2, [r3, #12]
}
 8006300:	bf00      	nop
 8006302:	3714      	adds	r7, #20
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr

0800630c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800630c:	b480      	push	{r7}
 800630e:	b085      	sub	sp, #20
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	461a      	mov	r2, r3
 800631a:	4b17      	ldr	r3, [pc, #92]	@ (8006378 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800631c:	429a      	cmp	r2, r3
 800631e:	d80a      	bhi.n	8006336 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006324:	089b      	lsrs	r3, r3, #2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800632c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	6493      	str	r3, [r2, #72]	@ 0x48
 8006334:	e007      	b.n	8006346 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800633a:	089b      	lsrs	r3, r3, #2
 800633c:	009a      	lsls	r2, r3, #2
 800633e:	4b0f      	ldr	r3, [pc, #60]	@ (800637c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006340:	4413      	add	r3, r2
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	b2db      	uxtb	r3, r3
 800634c:	3b08      	subs	r3, #8
 800634e:	4a0c      	ldr	r2, [pc, #48]	@ (8006380 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006350:	fba2 2303 	umull	r2, r3, r2, r3
 8006354:	091b      	lsrs	r3, r3, #4
 8006356:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a0a      	ldr	r2, [pc, #40]	@ (8006384 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800635c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	f003 031f 	and.w	r3, r3, #31
 8006364:	2201      	movs	r2, #1
 8006366:	409a      	lsls	r2, r3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800636c:	bf00      	nop
 800636e:	3714      	adds	r7, #20
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr
 8006378:	40020407 	.word	0x40020407
 800637c:	4002081c 	.word	0x4002081c
 8006380:	cccccccd 	.word	0xcccccccd
 8006384:	40020880 	.word	0x40020880

08006388 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006388:	b480      	push	{r7}
 800638a:	b085      	sub	sp, #20
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006398:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	4b0b      	ldr	r3, [pc, #44]	@ (80063cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800639e:	4413      	add	r3, r2
 80063a0:	009b      	lsls	r3, r3, #2
 80063a2:	461a      	mov	r2, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a09      	ldr	r2, [pc, #36]	@ (80063d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 80063ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	3b01      	subs	r3, #1
 80063b2:	f003 0303 	and.w	r3, r3, #3
 80063b6:	2201      	movs	r2, #1
 80063b8:	409a      	lsls	r2, r3
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80063be:	bf00      	nop
 80063c0:	3714      	adds	r7, #20
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	1000823f 	.word	0x1000823f
 80063d0:	40020940 	.word	0x40020940

080063d4 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA channel.
  * @param  pSyncConfig Pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b083      	sub	sp, #12
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d12b      	bne.n	8006442 <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d101      	bne.n	80063f8 <HAL_DMAEx_ConfigMuxSync+0x24>
 80063f4:	2302      	movs	r3, #2
 80063f6:	e025      	b.n	8006444 <HAL_DMAEx_ConfigMuxSync+0x70>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2201      	movs	r2, #1
 80063fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	4b12      	ldr	r3, [pc, #72]	@ (8006450 <HAL_DMAEx_ConfigMuxSync+0x7c>)
 8006408:	4013      	ands	r3, r2
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	6811      	ldr	r1, [r2, #0]
 800640e:	683a      	ldr	r2, [r7, #0]
 8006410:	68d2      	ldr	r2, [r2, #12]
 8006412:	3a01      	subs	r2, #1
 8006414:	04d2      	lsls	r2, r2, #19
 8006416:	4311      	orrs	r1, r2
 8006418:	683a      	ldr	r2, [r7, #0]
 800641a:	6852      	ldr	r2, [r2, #4]
 800641c:	4311      	orrs	r1, r2
 800641e:	683a      	ldr	r2, [r7, #0]
 8006420:	7a12      	ldrb	r2, [r2, #8]
 8006422:	0412      	lsls	r2, r2, #16
 8006424:	4311      	orrs	r1, r2
 8006426:	683a      	ldr	r2, [r7, #0]
 8006428:	7a52      	ldrb	r2, [r2, #9]
 800642a:	0252      	lsls	r2, r2, #9
 800642c:	4311      	orrs	r1, r2
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006432:	430b      	orrs	r3, r1
 8006434:	6013      	str	r3, [r2, #0]
                pSyncConfig->SyncPolarity                                       | \
                ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos)                 | \
                ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos)));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_OK;
 800643e:	2300      	movs	r3, #0
 8006440:	e000      	b.n	8006444 <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
  }
}
 8006444:	4618      	mov	r0, r3
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr
 8006450:	e000fdff 	.word	0xe000fdff

08006454 <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti)
{
 8006454:	b480      	push	{r7}
 8006456:	b087      	sub	sp, #28
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	0c1b      	lsrs	r3, r3, #16
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 031f 	and.w	r3, r3, #31
 8006470:	2201      	movs	r2, #1
 8006472:	fa02 f303 	lsl.w	r3, r2, r3
 8006476:	613b      	str	r3, [r7, #16]

  regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	015b      	lsls	r3, r3, #5
 800647c:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8006480:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 8006484:	60fb      	str	r3, [r7, #12]
  *regaddr = maskline;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	693a      	ldr	r2, [r7, #16]
 800648a:	601a      	str	r2, [r3, #0]
}
 800648c:	bf00      	nop
 800648e:	371c      	adds	r7, #28
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006498:	b480      	push	{r7}
 800649a:	b087      	sub	sp, #28
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80064a2:	2300      	movs	r3, #0
 80064a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80064a6:	e14c      	b.n	8006742 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	2101      	movs	r1, #1
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	fa01 f303 	lsl.w	r3, r1, r3
 80064b4:	4013      	ands	r3, r2
 80064b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 813e 	beq.w	800673c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f003 0303 	and.w	r3, r3, #3
 80064c8:	2b01      	cmp	r3, #1
 80064ca:	d005      	beq.n	80064d8 <HAL_GPIO_Init+0x40>
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f003 0303 	and.w	r3, r3, #3
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d130      	bne.n	800653a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	005b      	lsls	r3, r3, #1
 80064e2:	2203      	movs	r2, #3
 80064e4:	fa02 f303 	lsl.w	r3, r2, r3
 80064e8:	43db      	mvns	r3, r3
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	4013      	ands	r3, r2
 80064ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	68da      	ldr	r2, [r3, #12]
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	005b      	lsls	r3, r3, #1
 80064f8:	fa02 f303 	lsl.w	r3, r2, r3
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	4313      	orrs	r3, r2
 8006500:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	693a      	ldr	r2, [r7, #16]
 8006506:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800650e:	2201      	movs	r2, #1
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	fa02 f303 	lsl.w	r3, r2, r3
 8006516:	43db      	mvns	r3, r3
 8006518:	693a      	ldr	r2, [r7, #16]
 800651a:	4013      	ands	r3, r2
 800651c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	091b      	lsrs	r3, r3, #4
 8006524:	f003 0201 	and.w	r2, r3, #1
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	fa02 f303 	lsl.w	r3, r2, r3
 800652e:	693a      	ldr	r2, [r7, #16]
 8006530:	4313      	orrs	r3, r2
 8006532:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	693a      	ldr	r2, [r7, #16]
 8006538:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	f003 0303 	and.w	r3, r3, #3
 8006542:	2b03      	cmp	r3, #3
 8006544:	d017      	beq.n	8006576 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	005b      	lsls	r3, r3, #1
 8006550:	2203      	movs	r2, #3
 8006552:	fa02 f303 	lsl.w	r3, r2, r3
 8006556:	43db      	mvns	r3, r3
 8006558:	693a      	ldr	r2, [r7, #16]
 800655a:	4013      	ands	r3, r2
 800655c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	689a      	ldr	r2, [r3, #8]
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	005b      	lsls	r3, r3, #1
 8006566:	fa02 f303 	lsl.w	r3, r2, r3
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	4313      	orrs	r3, r2
 800656e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	693a      	ldr	r2, [r7, #16]
 8006574:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	f003 0303 	and.w	r3, r3, #3
 800657e:	2b02      	cmp	r3, #2
 8006580:	d123      	bne.n	80065ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	08da      	lsrs	r2, r3, #3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	3208      	adds	r2, #8
 800658a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800658e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006590:	697b      	ldr	r3, [r7, #20]
 8006592:	f003 0307 	and.w	r3, r3, #7
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	220f      	movs	r2, #15
 800659a:	fa02 f303 	lsl.w	r3, r2, r3
 800659e:	43db      	mvns	r3, r3
 80065a0:	693a      	ldr	r2, [r7, #16]
 80065a2:	4013      	ands	r3, r2
 80065a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	691a      	ldr	r2, [r3, #16]
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	f003 0307 	and.w	r3, r3, #7
 80065b0:	009b      	lsls	r3, r3, #2
 80065b2:	fa02 f303 	lsl.w	r3, r2, r3
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	08da      	lsrs	r2, r3, #3
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	3208      	adds	r2, #8
 80065c4:	6939      	ldr	r1, [r7, #16]
 80065c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	005b      	lsls	r3, r3, #1
 80065d4:	2203      	movs	r2, #3
 80065d6:	fa02 f303 	lsl.w	r3, r2, r3
 80065da:	43db      	mvns	r3, r3
 80065dc:	693a      	ldr	r2, [r7, #16]
 80065de:	4013      	ands	r3, r2
 80065e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	f003 0203 	and.w	r2, r3, #3
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	005b      	lsls	r3, r3, #1
 80065ee:	fa02 f303 	lsl.w	r3, r2, r3
 80065f2:	693a      	ldr	r2, [r7, #16]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	693a      	ldr	r2, [r7, #16]
 80065fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006606:	2b00      	cmp	r3, #0
 8006608:	f000 8098 	beq.w	800673c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800660c:	4a54      	ldr	r2, [pc, #336]	@ (8006760 <HAL_GPIO_Init+0x2c8>)
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	089b      	lsrs	r3, r3, #2
 8006612:	3302      	adds	r3, #2
 8006614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006618:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	f003 0303 	and.w	r3, r3, #3
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	220f      	movs	r2, #15
 8006624:	fa02 f303 	lsl.w	r3, r2, r3
 8006628:	43db      	mvns	r3, r3
 800662a:	693a      	ldr	r2, [r7, #16]
 800662c:	4013      	ands	r3, r2
 800662e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006636:	d019      	beq.n	800666c <HAL_GPIO_Init+0x1d4>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a4a      	ldr	r2, [pc, #296]	@ (8006764 <HAL_GPIO_Init+0x2cc>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d013      	beq.n	8006668 <HAL_GPIO_Init+0x1d0>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a49      	ldr	r2, [pc, #292]	@ (8006768 <HAL_GPIO_Init+0x2d0>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d00d      	beq.n	8006664 <HAL_GPIO_Init+0x1cc>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a48      	ldr	r2, [pc, #288]	@ (800676c <HAL_GPIO_Init+0x2d4>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d007      	beq.n	8006660 <HAL_GPIO_Init+0x1c8>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a47      	ldr	r2, [pc, #284]	@ (8006770 <HAL_GPIO_Init+0x2d8>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d101      	bne.n	800665c <HAL_GPIO_Init+0x1c4>
 8006658:	2304      	movs	r3, #4
 800665a:	e008      	b.n	800666e <HAL_GPIO_Init+0x1d6>
 800665c:	2307      	movs	r3, #7
 800665e:	e006      	b.n	800666e <HAL_GPIO_Init+0x1d6>
 8006660:	2303      	movs	r3, #3
 8006662:	e004      	b.n	800666e <HAL_GPIO_Init+0x1d6>
 8006664:	2302      	movs	r3, #2
 8006666:	e002      	b.n	800666e <HAL_GPIO_Init+0x1d6>
 8006668:	2301      	movs	r3, #1
 800666a:	e000      	b.n	800666e <HAL_GPIO_Init+0x1d6>
 800666c:	2300      	movs	r3, #0
 800666e:	697a      	ldr	r2, [r7, #20]
 8006670:	f002 0203 	and.w	r2, r2, #3
 8006674:	0092      	lsls	r2, r2, #2
 8006676:	4093      	lsls	r3, r2
 8006678:	693a      	ldr	r2, [r7, #16]
 800667a:	4313      	orrs	r3, r2
 800667c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800667e:	4938      	ldr	r1, [pc, #224]	@ (8006760 <HAL_GPIO_Init+0x2c8>)
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	089b      	lsrs	r3, r3, #2
 8006684:	3302      	adds	r3, #2
 8006686:	693a      	ldr	r2, [r7, #16]
 8006688:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800668c:	4b39      	ldr	r3, [pc, #228]	@ (8006774 <HAL_GPIO_Init+0x2dc>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	43db      	mvns	r3, r3
 8006696:	693a      	ldr	r2, [r7, #16]
 8006698:	4013      	ands	r3, r2
 800669a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d003      	beq.n	80066b0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80066a8:	693a      	ldr	r2, [r7, #16]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	4313      	orrs	r3, r2
 80066ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80066b0:	4a30      	ldr	r2, [pc, #192]	@ (8006774 <HAL_GPIO_Init+0x2dc>)
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80066b6:	4b2f      	ldr	r3, [pc, #188]	@ (8006774 <HAL_GPIO_Init+0x2dc>)
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	43db      	mvns	r3, r3
 80066c0:	693a      	ldr	r2, [r7, #16]
 80066c2:	4013      	ands	r3, r2
 80066c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d003      	beq.n	80066da <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80066d2:	693a      	ldr	r2, [r7, #16]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	4313      	orrs	r3, r2
 80066d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80066da:	4a26      	ldr	r2, [pc, #152]	@ (8006774 <HAL_GPIO_Init+0x2dc>)
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80066e0:	4b24      	ldr	r3, [pc, #144]	@ (8006774 <HAL_GPIO_Init+0x2dc>)
 80066e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	43db      	mvns	r3, r3
 80066ec:	693a      	ldr	r2, [r7, #16]
 80066ee:	4013      	ands	r3, r2
 80066f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d003      	beq.n	8006706 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	4313      	orrs	r3, r2
 8006704:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006706:	4a1b      	ldr	r2, [pc, #108]	@ (8006774 <HAL_GPIO_Init+0x2dc>)
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800670e:	4b19      	ldr	r3, [pc, #100]	@ (8006774 <HAL_GPIO_Init+0x2dc>)
 8006710:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006714:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	43db      	mvns	r3, r3
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	4013      	ands	r3, r2
 800671e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d003      	beq.n	8006734 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	4313      	orrs	r3, r2
 8006732:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006734:	4a0f      	ldr	r2, [pc, #60]	@ (8006774 <HAL_GPIO_Init+0x2dc>)
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	3301      	adds	r3, #1
 8006740:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	fa22 f303 	lsr.w	r3, r2, r3
 800674c:	2b00      	cmp	r3, #0
 800674e:	f47f aeab 	bne.w	80064a8 <HAL_GPIO_Init+0x10>
  }
}
 8006752:	bf00      	nop
 8006754:	bf00      	nop
 8006756:	371c      	adds	r7, #28
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr
 8006760:	40010000 	.word	0x40010000
 8006764:	48000400 	.word	0x48000400
 8006768:	48000800 	.word	0x48000800
 800676c:	48000c00 	.word	0x48000c00
 8006770:	48001000 	.word	0x48001000
 8006774:	58000800 	.word	0x58000800

08006778 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006778:	b480      	push	{r7}
 800677a:	b085      	sub	sp, #20
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	460b      	mov	r3, r1
 8006782:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	691a      	ldr	r2, [r3, #16]
 8006788:	887b      	ldrh	r3, [r7, #2]
 800678a:	4013      	ands	r3, r2
 800678c:	2b00      	cmp	r3, #0
 800678e:	d002      	beq.n	8006796 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006790:	2301      	movs	r3, #1
 8006792:	73fb      	strb	r3, [r7, #15]
 8006794:	e001      	b.n	800679a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006796:	2300      	movs	r3, #0
 8006798:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800679a:	7bfb      	ldrb	r3, [r7, #15]
}
 800679c:	4618      	mov	r0, r3
 800679e:	3714      	adds	r7, #20
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b083      	sub	sp, #12
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	460b      	mov	r3, r1
 80067b2:	807b      	strh	r3, [r7, #2]
 80067b4:	4613      	mov	r3, r2
 80067b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80067b8:	787b      	ldrb	r3, [r7, #1]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d003      	beq.n	80067c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80067be:	887a      	ldrh	r2, [r7, #2]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80067c4:	e002      	b.n	80067cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80067c6:	887a      	ldrh	r2, [r7, #2]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80067cc:	bf00      	nop
 80067ce:	370c      	adds	r7, #12
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	460b      	mov	r3, r1
 80067e2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	695b      	ldr	r3, [r3, #20]
 80067e8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80067ea:	887a      	ldrh	r2, [r7, #2]
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	4013      	ands	r3, r2
 80067f0:	041a      	lsls	r2, r3, #16
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	43d9      	mvns	r1, r3
 80067f6:	887b      	ldrh	r3, [r7, #2]
 80067f8:	400b      	ands	r3, r1
 80067fa:	431a      	orrs	r2, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	619a      	str	r2, [r3, #24]
}
 8006800:	bf00      	nop
 8006802:	3714      	adds	r7, #20
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b082      	sub	sp, #8
 8006810:	af00      	add	r7, sp, #0
 8006812:	4603      	mov	r3, r0
 8006814:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006816:	4b08      	ldr	r3, [pc, #32]	@ (8006838 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006818:	68da      	ldr	r2, [r3, #12]
 800681a:	88fb      	ldrh	r3, [r7, #6]
 800681c:	4013      	ands	r3, r2
 800681e:	2b00      	cmp	r3, #0
 8006820:	d006      	beq.n	8006830 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006822:	4a05      	ldr	r2, [pc, #20]	@ (8006838 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006824:	88fb      	ldrh	r3, [r7, #6]
 8006826:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006828:	88fb      	ldrh	r3, [r7, #6]
 800682a:	4618      	mov	r0, r3
 800682c:	f7fb f86e 	bl	800190c <HAL_GPIO_EXTI_Callback>
  }
}
 8006830:	bf00      	nop
 8006832:	3708      	adds	r7, #8
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}
 8006838:	58000800 	.word	0x58000800

0800683c <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b082      	sub	sp, #8
 8006840:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8006842:	4b0a      	ldr	r3, [pc, #40]	@ (800686c <HAL_HSEM_IRQHandler+0x30>)
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8006848:	4b08      	ldr	r3, [pc, #32]	@ (800686c <HAL_HSEM_IRQHandler+0x30>)
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	43db      	mvns	r3, r3
 8006850:	4906      	ldr	r1, [pc, #24]	@ (800686c <HAL_HSEM_IRQHandler+0x30>)
 8006852:	4013      	ands	r3, r2
 8006854:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8006856:	4a05      	ldr	r2, [pc, #20]	@ (800686c <HAL_HSEM_IRQHandler+0x30>)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f000 f807 	bl	8006870 <HAL_HSEM_FreeCallback>
}
 8006862:	bf00      	nop
 8006864:	3708      	adds	r7, #8
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
 800686a:	bf00      	nop
 800686c:	58001500 	.word	0x58001500

08006870 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8006878:	bf00      	nop
 800687a:	370c      	adds	r7, #12
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b082      	sub	sp, #8
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d101      	bne.n	8006896 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e08d      	b.n	80069b2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800689c:	b2db      	uxtb	r3, r3
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d106      	bne.n	80068b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f7fd f836 	bl	800391c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2224      	movs	r2, #36	@ 0x24
 80068b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f022 0201 	bic.w	r2, r2, #1
 80068c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	685a      	ldr	r2, [r3, #4]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80068d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	689a      	ldr	r2, [r3, #8]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80068e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d107      	bne.n	80068fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	689a      	ldr	r2, [r3, #8]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80068fa:	609a      	str	r2, [r3, #8]
 80068fc:	e006      	b.n	800690c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	689a      	ldr	r2, [r3, #8]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800690a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	2b02      	cmp	r3, #2
 8006912:	d108      	bne.n	8006926 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	685a      	ldr	r2, [r3, #4]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006922:	605a      	str	r2, [r3, #4]
 8006924:	e007      	b.n	8006936 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006934:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	687a      	ldr	r2, [r7, #4]
 800693e:	6812      	ldr	r2, [r2, #0]
 8006940:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006944:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006948:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68da      	ldr	r2, [r3, #12]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006958:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	691a      	ldr	r2, [r3, #16]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	699b      	ldr	r3, [r3, #24]
 800696a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	430a      	orrs	r2, r1
 8006972:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	69d9      	ldr	r1, [r3, #28]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a1a      	ldr	r2, [r3, #32]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	430a      	orrs	r2, r1
 8006982:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f042 0201 	orr.w	r2, r2, #1
 8006992:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2200      	movs	r2, #0
 8006998:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2220      	movs	r2, #32
 800699e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3708      	adds	r7, #8
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}
	...

080069bc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b088      	sub	sp, #32
 80069c0:	af02      	add	r7, sp, #8
 80069c2:	60f8      	str	r0, [r7, #12]
 80069c4:	4608      	mov	r0, r1
 80069c6:	4611      	mov	r1, r2
 80069c8:	461a      	mov	r2, r3
 80069ca:	4603      	mov	r3, r0
 80069cc:	817b      	strh	r3, [r7, #10]
 80069ce:	460b      	mov	r3, r1
 80069d0:	813b      	strh	r3, [r7, #8]
 80069d2:	4613      	mov	r3, r2
 80069d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	2b20      	cmp	r3, #32
 80069e0:	f040 80f9 	bne.w	8006bd6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80069e4:	6a3b      	ldr	r3, [r7, #32]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d002      	beq.n	80069f0 <HAL_I2C_Mem_Write+0x34>
 80069ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d105      	bne.n	80069fc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80069f6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e0ed      	b.n	8006bd8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	d101      	bne.n	8006a0a <HAL_I2C_Mem_Write+0x4e>
 8006a06:	2302      	movs	r3, #2
 8006a08:	e0e6      	b.n	8006bd8 <HAL_I2C_Mem_Write+0x21c>
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006a12:	f7fe ffe3 	bl	80059dc <HAL_GetTick>
 8006a16:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	9300      	str	r3, [sp, #0]
 8006a1c:	2319      	movs	r3, #25
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006a24:	68f8      	ldr	r0, [r7, #12]
 8006a26:	f000 fac3 	bl	8006fb0 <I2C_WaitOnFlagUntilTimeout>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d001      	beq.n	8006a34 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e0d1      	b.n	8006bd8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2221      	movs	r2, #33	@ 0x21
 8006a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2240      	movs	r2, #64	@ 0x40
 8006a40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2200      	movs	r2, #0
 8006a48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	6a3a      	ldr	r2, [r7, #32]
 8006a4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006a54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a5c:	88f8      	ldrh	r0, [r7, #6]
 8006a5e:	893a      	ldrh	r2, [r7, #8]
 8006a60:	8979      	ldrh	r1, [r7, #10]
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	9301      	str	r3, [sp, #4]
 8006a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a68:	9300      	str	r3, [sp, #0]
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	68f8      	ldr	r0, [r7, #12]
 8006a6e:	f000 f9d3 	bl	8006e18 <I2C_RequestMemoryWrite>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d005      	beq.n	8006a84 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e0a9      	b.n	8006bd8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	2bff      	cmp	r3, #255	@ 0xff
 8006a8c:	d90e      	bls.n	8006aac <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	22ff      	movs	r2, #255	@ 0xff
 8006a92:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a98:	b2da      	uxtb	r2, r3
 8006a9a:	8979      	ldrh	r1, [r7, #10]
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	9300      	str	r3, [sp, #0]
 8006aa0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006aa4:	68f8      	ldr	r0, [r7, #12]
 8006aa6:	f000 fc47 	bl	8007338 <I2C_TransferConfig>
 8006aaa:	e00f      	b.n	8006acc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ab0:	b29a      	uxth	r2, r3
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006aba:	b2da      	uxtb	r2, r3
 8006abc:	8979      	ldrh	r1, [r7, #10]
 8006abe:	2300      	movs	r3, #0
 8006ac0:	9300      	str	r3, [sp, #0]
 8006ac2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006ac6:	68f8      	ldr	r0, [r7, #12]
 8006ac8:	f000 fc36 	bl	8007338 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006acc:	697a      	ldr	r2, [r7, #20]
 8006ace:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ad0:	68f8      	ldr	r0, [r7, #12]
 8006ad2:	f000 fac6 	bl	8007062 <I2C_WaitOnTXISFlagUntilTimeout>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d001      	beq.n	8006ae0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e07b      	b.n	8006bd8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae4:	781a      	ldrb	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af0:	1c5a      	adds	r2, r3, #1
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	3b01      	subs	r3, #1
 8006afe:	b29a      	uxth	r2, r3
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b08:	3b01      	subs	r3, #1
 8006b0a:	b29a      	uxth	r2, r3
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b14:	b29b      	uxth	r3, r3
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d034      	beq.n	8006b84 <HAL_I2C_Mem_Write+0x1c8>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d130      	bne.n	8006b84 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	9300      	str	r3, [sp, #0]
 8006b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b28:	2200      	movs	r2, #0
 8006b2a:	2180      	movs	r1, #128	@ 0x80
 8006b2c:	68f8      	ldr	r0, [r7, #12]
 8006b2e:	f000 fa3f 	bl	8006fb0 <I2C_WaitOnFlagUntilTimeout>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d001      	beq.n	8006b3c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e04d      	b.n	8006bd8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	2bff      	cmp	r3, #255	@ 0xff
 8006b44:	d90e      	bls.n	8006b64 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	22ff      	movs	r2, #255	@ 0xff
 8006b4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b50:	b2da      	uxtb	r2, r3
 8006b52:	8979      	ldrh	r1, [r7, #10]
 8006b54:	2300      	movs	r3, #0
 8006b56:	9300      	str	r3, [sp, #0]
 8006b58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006b5c:	68f8      	ldr	r0, [r7, #12]
 8006b5e:	f000 fbeb 	bl	8007338 <I2C_TransferConfig>
 8006b62:	e00f      	b.n	8006b84 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b68:	b29a      	uxth	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b72:	b2da      	uxtb	r2, r3
 8006b74:	8979      	ldrh	r1, [r7, #10]
 8006b76:	2300      	movs	r3, #0
 8006b78:	9300      	str	r3, [sp, #0]
 8006b7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006b7e:	68f8      	ldr	r0, [r7, #12]
 8006b80:	f000 fbda 	bl	8007338 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d19e      	bne.n	8006acc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b8e:	697a      	ldr	r2, [r7, #20]
 8006b90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b92:	68f8      	ldr	r0, [r7, #12]
 8006b94:	f000 faac 	bl	80070f0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d001      	beq.n	8006ba2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e01a      	b.n	8006bd8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2220      	movs	r2, #32
 8006ba8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	6859      	ldr	r1, [r3, #4]
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8006be0 <HAL_I2C_Mem_Write+0x224>)
 8006bb6:	400b      	ands	r3, r1
 8006bb8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2220      	movs	r2, #32
 8006bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	e000      	b.n	8006bd8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006bd6:	2302      	movs	r3, #2
  }
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3718      	adds	r7, #24
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}
 8006be0:	fe00e800 	.word	0xfe00e800

08006be4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b088      	sub	sp, #32
 8006be8:	af02      	add	r7, sp, #8
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	4608      	mov	r0, r1
 8006bee:	4611      	mov	r1, r2
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	817b      	strh	r3, [r7, #10]
 8006bf6:	460b      	mov	r3, r1
 8006bf8:	813b      	strh	r3, [r7, #8]
 8006bfa:	4613      	mov	r3, r2
 8006bfc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	2b20      	cmp	r3, #32
 8006c08:	f040 80fd 	bne.w	8006e06 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c0c:	6a3b      	ldr	r3, [r7, #32]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d002      	beq.n	8006c18 <HAL_I2C_Mem_Read+0x34>
 8006c12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d105      	bne.n	8006c24 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c1e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	e0f1      	b.n	8006e08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d101      	bne.n	8006c32 <HAL_I2C_Mem_Read+0x4e>
 8006c2e:	2302      	movs	r3, #2
 8006c30:	e0ea      	b.n	8006e08 <HAL_I2C_Mem_Read+0x224>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006c3a:	f7fe fecf 	bl	80059dc <HAL_GetTick>
 8006c3e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	2319      	movs	r3, #25
 8006c46:	2201      	movs	r2, #1
 8006c48:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006c4c:	68f8      	ldr	r0, [r7, #12]
 8006c4e:	f000 f9af 	bl	8006fb0 <I2C_WaitOnFlagUntilTimeout>
 8006c52:	4603      	mov	r3, r0
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d001      	beq.n	8006c5c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e0d5      	b.n	8006e08 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2222      	movs	r2, #34	@ 0x22
 8006c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2240      	movs	r2, #64	@ 0x40
 8006c68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	6a3a      	ldr	r2, [r7, #32]
 8006c76:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006c7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2200      	movs	r2, #0
 8006c82:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c84:	88f8      	ldrh	r0, [r7, #6]
 8006c86:	893a      	ldrh	r2, [r7, #8]
 8006c88:	8979      	ldrh	r1, [r7, #10]
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	9301      	str	r3, [sp, #4]
 8006c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c90:	9300      	str	r3, [sp, #0]
 8006c92:	4603      	mov	r3, r0
 8006c94:	68f8      	ldr	r0, [r7, #12]
 8006c96:	f000 f913 	bl	8006ec0 <I2C_RequestMemoryRead>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d005      	beq.n	8006cac <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e0ad      	b.n	8006e08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	2bff      	cmp	r3, #255	@ 0xff
 8006cb4:	d90e      	bls.n	8006cd4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	22ff      	movs	r2, #255	@ 0xff
 8006cba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cc0:	b2da      	uxtb	r2, r3
 8006cc2:	8979      	ldrh	r1, [r7, #10]
 8006cc4:	4b52      	ldr	r3, [pc, #328]	@ (8006e10 <HAL_I2C_Mem_Read+0x22c>)
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006ccc:	68f8      	ldr	r0, [r7, #12]
 8006cce:	f000 fb33 	bl	8007338 <I2C_TransferConfig>
 8006cd2:	e00f      	b.n	8006cf4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cd8:	b29a      	uxth	r2, r3
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ce2:	b2da      	uxtb	r2, r3
 8006ce4:	8979      	ldrh	r1, [r7, #10]
 8006ce6:	4b4a      	ldr	r3, [pc, #296]	@ (8006e10 <HAL_I2C_Mem_Read+0x22c>)
 8006ce8:	9300      	str	r3, [sp, #0]
 8006cea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006cee:	68f8      	ldr	r0, [r7, #12]
 8006cf0:	f000 fb22 	bl	8007338 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	9300      	str	r3, [sp, #0]
 8006cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	2104      	movs	r1, #4
 8006cfe:	68f8      	ldr	r0, [r7, #12]
 8006d00:	f000 f956 	bl	8006fb0 <I2C_WaitOnFlagUntilTimeout>
 8006d04:	4603      	mov	r3, r0
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d001      	beq.n	8006d0e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e07c      	b.n	8006e08 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d18:	b2d2      	uxtb	r2, r2
 8006d1a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d20:	1c5a      	adds	r2, r3, #1
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d2a:	3b01      	subs	r3, #1
 8006d2c:	b29a      	uxth	r2, r3
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	3b01      	subs	r3, #1
 8006d3a:	b29a      	uxth	r2, r3
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d034      	beq.n	8006db4 <HAL_I2C_Mem_Read+0x1d0>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d130      	bne.n	8006db4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	9300      	str	r3, [sp, #0]
 8006d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d58:	2200      	movs	r2, #0
 8006d5a:	2180      	movs	r1, #128	@ 0x80
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f000 f927 	bl	8006fb0 <I2C_WaitOnFlagUntilTimeout>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d001      	beq.n	8006d6c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e04d      	b.n	8006e08 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d70:	b29b      	uxth	r3, r3
 8006d72:	2bff      	cmp	r3, #255	@ 0xff
 8006d74:	d90e      	bls.n	8006d94 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	22ff      	movs	r2, #255	@ 0xff
 8006d7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d80:	b2da      	uxtb	r2, r3
 8006d82:	8979      	ldrh	r1, [r7, #10]
 8006d84:	2300      	movs	r3, #0
 8006d86:	9300      	str	r3, [sp, #0]
 8006d88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d8c:	68f8      	ldr	r0, [r7, #12]
 8006d8e:	f000 fad3 	bl	8007338 <I2C_TransferConfig>
 8006d92:	e00f      	b.n	8006db4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d98:	b29a      	uxth	r2, r3
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006da2:	b2da      	uxtb	r2, r3
 8006da4:	8979      	ldrh	r1, [r7, #10]
 8006da6:	2300      	movs	r3, #0
 8006da8:	9300      	str	r3, [sp, #0]
 8006daa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f000 fac2 	bl	8007338 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d19a      	bne.n	8006cf4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006dc2:	68f8      	ldr	r0, [r7, #12]
 8006dc4:	f000 f994 	bl	80070f0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d001      	beq.n	8006dd2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e01a      	b.n	8006e08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2220      	movs	r2, #32
 8006dd8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	6859      	ldr	r1, [r3, #4]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	4b0b      	ldr	r3, [pc, #44]	@ (8006e14 <HAL_I2C_Mem_Read+0x230>)
 8006de6:	400b      	ands	r3, r1
 8006de8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2220      	movs	r2, #32
 8006dee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006e02:	2300      	movs	r3, #0
 8006e04:	e000      	b.n	8006e08 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006e06:	2302      	movs	r3, #2
  }
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3718      	adds	r7, #24
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	80002400 	.word	0x80002400
 8006e14:	fe00e800 	.word	0xfe00e800

08006e18 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b086      	sub	sp, #24
 8006e1c:	af02      	add	r7, sp, #8
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	4608      	mov	r0, r1
 8006e22:	4611      	mov	r1, r2
 8006e24:	461a      	mov	r2, r3
 8006e26:	4603      	mov	r3, r0
 8006e28:	817b      	strh	r3, [r7, #10]
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	813b      	strh	r3, [r7, #8]
 8006e2e:	4613      	mov	r3, r2
 8006e30:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006e32:	88fb      	ldrh	r3, [r7, #6]
 8006e34:	b2da      	uxtb	r2, r3
 8006e36:	8979      	ldrh	r1, [r7, #10]
 8006e38:	4b20      	ldr	r3, [pc, #128]	@ (8006ebc <I2C_RequestMemoryWrite+0xa4>)
 8006e3a:	9300      	str	r3, [sp, #0]
 8006e3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006e40:	68f8      	ldr	r0, [r7, #12]
 8006e42:	f000 fa79 	bl	8007338 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e46:	69fa      	ldr	r2, [r7, #28]
 8006e48:	69b9      	ldr	r1, [r7, #24]
 8006e4a:	68f8      	ldr	r0, [r7, #12]
 8006e4c:	f000 f909 	bl	8007062 <I2C_WaitOnTXISFlagUntilTimeout>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d001      	beq.n	8006e5a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	e02c      	b.n	8006eb4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006e5a:	88fb      	ldrh	r3, [r7, #6]
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d105      	bne.n	8006e6c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e60:	893b      	ldrh	r3, [r7, #8]
 8006e62:	b2da      	uxtb	r2, r3
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e6a:	e015      	b.n	8006e98 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006e6c:	893b      	ldrh	r3, [r7, #8]
 8006e6e:	0a1b      	lsrs	r3, r3, #8
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	b2da      	uxtb	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e7a:	69fa      	ldr	r2, [r7, #28]
 8006e7c:	69b9      	ldr	r1, [r7, #24]
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	f000 f8ef 	bl	8007062 <I2C_WaitOnTXISFlagUntilTimeout>
 8006e84:	4603      	mov	r3, r0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d001      	beq.n	8006e8e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e012      	b.n	8006eb4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e8e:	893b      	ldrh	r3, [r7, #8]
 8006e90:	b2da      	uxtb	r2, r3
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006e98:	69fb      	ldr	r3, [r7, #28]
 8006e9a:	9300      	str	r3, [sp, #0]
 8006e9c:	69bb      	ldr	r3, [r7, #24]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	2180      	movs	r1, #128	@ 0x80
 8006ea2:	68f8      	ldr	r0, [r7, #12]
 8006ea4:	f000 f884 	bl	8006fb0 <I2C_WaitOnFlagUntilTimeout>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d001      	beq.n	8006eb2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006eae:	2301      	movs	r3, #1
 8006eb0:	e000      	b.n	8006eb4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006eb2:	2300      	movs	r3, #0
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3710      	adds	r7, #16
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	80002000 	.word	0x80002000

08006ec0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b086      	sub	sp, #24
 8006ec4:	af02      	add	r7, sp, #8
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	4608      	mov	r0, r1
 8006eca:	4611      	mov	r1, r2
 8006ecc:	461a      	mov	r2, r3
 8006ece:	4603      	mov	r3, r0
 8006ed0:	817b      	strh	r3, [r7, #10]
 8006ed2:	460b      	mov	r3, r1
 8006ed4:	813b      	strh	r3, [r7, #8]
 8006ed6:	4613      	mov	r3, r2
 8006ed8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006eda:	88fb      	ldrh	r3, [r7, #6]
 8006edc:	b2da      	uxtb	r2, r3
 8006ede:	8979      	ldrh	r1, [r7, #10]
 8006ee0:	4b20      	ldr	r3, [pc, #128]	@ (8006f64 <I2C_RequestMemoryRead+0xa4>)
 8006ee2:	9300      	str	r3, [sp, #0]
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f000 fa26 	bl	8007338 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006eec:	69fa      	ldr	r2, [r7, #28]
 8006eee:	69b9      	ldr	r1, [r7, #24]
 8006ef0:	68f8      	ldr	r0, [r7, #12]
 8006ef2:	f000 f8b6 	bl	8007062 <I2C_WaitOnTXISFlagUntilTimeout>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d001      	beq.n	8006f00 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006efc:	2301      	movs	r3, #1
 8006efe:	e02c      	b.n	8006f5a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006f00:	88fb      	ldrh	r3, [r7, #6]
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d105      	bne.n	8006f12 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006f06:	893b      	ldrh	r3, [r7, #8]
 8006f08:	b2da      	uxtb	r2, r3
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006f10:	e015      	b.n	8006f3e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006f12:	893b      	ldrh	r3, [r7, #8]
 8006f14:	0a1b      	lsrs	r3, r3, #8
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	b2da      	uxtb	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f20:	69fa      	ldr	r2, [r7, #28]
 8006f22:	69b9      	ldr	r1, [r7, #24]
 8006f24:	68f8      	ldr	r0, [r7, #12]
 8006f26:	f000 f89c 	bl	8007062 <I2C_WaitOnTXISFlagUntilTimeout>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d001      	beq.n	8006f34 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	e012      	b.n	8006f5a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006f34:	893b      	ldrh	r3, [r7, #8]
 8006f36:	b2da      	uxtb	r2, r3
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	9300      	str	r3, [sp, #0]
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	2200      	movs	r2, #0
 8006f46:	2140      	movs	r1, #64	@ 0x40
 8006f48:	68f8      	ldr	r0, [r7, #12]
 8006f4a:	f000 f831 	bl	8006fb0 <I2C_WaitOnFlagUntilTimeout>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d001      	beq.n	8006f58 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e000      	b.n	8006f5a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	80002000 	.word	0x80002000

08006f68 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	699b      	ldr	r3, [r3, #24]
 8006f76:	f003 0302 	and.w	r3, r3, #2
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d103      	bne.n	8006f86 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2200      	movs	r2, #0
 8006f84:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	699b      	ldr	r3, [r3, #24]
 8006f8c:	f003 0301 	and.w	r3, r3, #1
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d007      	beq.n	8006fa4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	699a      	ldr	r2, [r3, #24]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f042 0201 	orr.w	r2, r2, #1
 8006fa2:	619a      	str	r2, [r3, #24]
  }
}
 8006fa4:	bf00      	nop
 8006fa6:	370c      	adds	r7, #12
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b084      	sub	sp, #16
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	60b9      	str	r1, [r7, #8]
 8006fba:	603b      	str	r3, [r7, #0]
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fc0:	e03b      	b.n	800703a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fc2:	69ba      	ldr	r2, [r7, #24]
 8006fc4:	6839      	ldr	r1, [r7, #0]
 8006fc6:	68f8      	ldr	r0, [r7, #12]
 8006fc8:	f000 f8d6 	bl	8007178 <I2C_IsErrorOccurred>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d001      	beq.n	8006fd6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e041      	b.n	800705a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fdc:	d02d      	beq.n	800703a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fde:	f7fe fcfd 	bl	80059dc <HAL_GetTick>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	69bb      	ldr	r3, [r7, #24]
 8006fe6:	1ad3      	subs	r3, r2, r3
 8006fe8:	683a      	ldr	r2, [r7, #0]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d302      	bcc.n	8006ff4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d122      	bne.n	800703a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	699a      	ldr	r2, [r3, #24]
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	68ba      	ldr	r2, [r7, #8]
 8007000:	429a      	cmp	r2, r3
 8007002:	bf0c      	ite	eq
 8007004:	2301      	moveq	r3, #1
 8007006:	2300      	movne	r3, #0
 8007008:	b2db      	uxtb	r3, r3
 800700a:	461a      	mov	r2, r3
 800700c:	79fb      	ldrb	r3, [r7, #7]
 800700e:	429a      	cmp	r2, r3
 8007010:	d113      	bne.n	800703a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007016:	f043 0220 	orr.w	r2, r3, #32
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2220      	movs	r2, #32
 8007022:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2200      	movs	r2, #0
 800702a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2200      	movs	r2, #0
 8007032:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e00f      	b.n	800705a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	699a      	ldr	r2, [r3, #24]
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	4013      	ands	r3, r2
 8007044:	68ba      	ldr	r2, [r7, #8]
 8007046:	429a      	cmp	r2, r3
 8007048:	bf0c      	ite	eq
 800704a:	2301      	moveq	r3, #1
 800704c:	2300      	movne	r3, #0
 800704e:	b2db      	uxtb	r3, r3
 8007050:	461a      	mov	r2, r3
 8007052:	79fb      	ldrb	r3, [r7, #7]
 8007054:	429a      	cmp	r2, r3
 8007056:	d0b4      	beq.n	8006fc2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007058:	2300      	movs	r3, #0
}
 800705a:	4618      	mov	r0, r3
 800705c:	3710      	adds	r7, #16
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}

08007062 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007062:	b580      	push	{r7, lr}
 8007064:	b084      	sub	sp, #16
 8007066:	af00      	add	r7, sp, #0
 8007068:	60f8      	str	r0, [r7, #12]
 800706a:	60b9      	str	r1, [r7, #8]
 800706c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800706e:	e033      	b.n	80070d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007070:	687a      	ldr	r2, [r7, #4]
 8007072:	68b9      	ldr	r1, [r7, #8]
 8007074:	68f8      	ldr	r0, [r7, #12]
 8007076:	f000 f87f 	bl	8007178 <I2C_IsErrorOccurred>
 800707a:	4603      	mov	r3, r0
 800707c:	2b00      	cmp	r3, #0
 800707e:	d001      	beq.n	8007084 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	e031      	b.n	80070e8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800708a:	d025      	beq.n	80070d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800708c:	f7fe fca6 	bl	80059dc <HAL_GetTick>
 8007090:	4602      	mov	r2, r0
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	1ad3      	subs	r3, r2, r3
 8007096:	68ba      	ldr	r2, [r7, #8]
 8007098:	429a      	cmp	r2, r3
 800709a:	d302      	bcc.n	80070a2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d11a      	bne.n	80070d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	699b      	ldr	r3, [r3, #24]
 80070a8:	f003 0302 	and.w	r3, r3, #2
 80070ac:	2b02      	cmp	r3, #2
 80070ae:	d013      	beq.n	80070d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070b4:	f043 0220 	orr.w	r2, r3, #32
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2220      	movs	r2, #32
 80070c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2200      	movs	r2, #0
 80070c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e007      	b.n	80070e8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	699b      	ldr	r3, [r3, #24]
 80070de:	f003 0302 	and.w	r3, r3, #2
 80070e2:	2b02      	cmp	r3, #2
 80070e4:	d1c4      	bne.n	8007070 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3710      	adds	r7, #16
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80070fc:	e02f      	b.n	800715e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80070fe:	687a      	ldr	r2, [r7, #4]
 8007100:	68b9      	ldr	r1, [r7, #8]
 8007102:	68f8      	ldr	r0, [r7, #12]
 8007104:	f000 f838 	bl	8007178 <I2C_IsErrorOccurred>
 8007108:	4603      	mov	r3, r0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d001      	beq.n	8007112 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	e02d      	b.n	800716e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007112:	f7fe fc63 	bl	80059dc <HAL_GetTick>
 8007116:	4602      	mov	r2, r0
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	1ad3      	subs	r3, r2, r3
 800711c:	68ba      	ldr	r2, [r7, #8]
 800711e:	429a      	cmp	r2, r3
 8007120:	d302      	bcc.n	8007128 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d11a      	bne.n	800715e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	699b      	ldr	r3, [r3, #24]
 800712e:	f003 0320 	and.w	r3, r3, #32
 8007132:	2b20      	cmp	r3, #32
 8007134:	d013      	beq.n	800715e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800713a:	f043 0220 	orr.w	r2, r3, #32
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2220      	movs	r2, #32
 8007146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e007      	b.n	800716e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	699b      	ldr	r3, [r3, #24]
 8007164:	f003 0320 	and.w	r3, r3, #32
 8007168:	2b20      	cmp	r3, #32
 800716a:	d1c8      	bne.n	80070fe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800716c:	2300      	movs	r3, #0
}
 800716e:	4618      	mov	r0, r3
 8007170:	3710      	adds	r7, #16
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
	...

08007178 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b08a      	sub	sp, #40	@ 0x28
 800717c:	af00      	add	r7, sp, #0
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007184:	2300      	movs	r3, #0
 8007186:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	699b      	ldr	r3, [r3, #24]
 8007190:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007192:	2300      	movs	r3, #0
 8007194:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800719a:	69bb      	ldr	r3, [r7, #24]
 800719c:	f003 0310 	and.w	r3, r3, #16
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d068      	beq.n	8007276 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2210      	movs	r2, #16
 80071aa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80071ac:	e049      	b.n	8007242 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071b4:	d045      	beq.n	8007242 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80071b6:	f7fe fc11 	bl	80059dc <HAL_GetTick>
 80071ba:	4602      	mov	r2, r0
 80071bc:	69fb      	ldr	r3, [r7, #28]
 80071be:	1ad3      	subs	r3, r2, r3
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d302      	bcc.n	80071cc <I2C_IsErrorOccurred+0x54>
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d13a      	bne.n	8007242 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80071d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80071de:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	699b      	ldr	r3, [r3, #24]
 80071e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071ee:	d121      	bne.n	8007234 <I2C_IsErrorOccurred+0xbc>
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071f6:	d01d      	beq.n	8007234 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80071f8:	7cfb      	ldrb	r3, [r7, #19]
 80071fa:	2b20      	cmp	r3, #32
 80071fc:	d01a      	beq.n	8007234 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	685a      	ldr	r2, [r3, #4]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800720c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800720e:	f7fe fbe5 	bl	80059dc <HAL_GetTick>
 8007212:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007214:	e00e      	b.n	8007234 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007216:	f7fe fbe1 	bl	80059dc <HAL_GetTick>
 800721a:	4602      	mov	r2, r0
 800721c:	69fb      	ldr	r3, [r7, #28]
 800721e:	1ad3      	subs	r3, r2, r3
 8007220:	2b19      	cmp	r3, #25
 8007222:	d907      	bls.n	8007234 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007224:	6a3b      	ldr	r3, [r7, #32]
 8007226:	f043 0320 	orr.w	r3, r3, #32
 800722a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007232:	e006      	b.n	8007242 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	699b      	ldr	r3, [r3, #24]
 800723a:	f003 0320 	and.w	r3, r3, #32
 800723e:	2b20      	cmp	r3, #32
 8007240:	d1e9      	bne.n	8007216 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	699b      	ldr	r3, [r3, #24]
 8007248:	f003 0320 	and.w	r3, r3, #32
 800724c:	2b20      	cmp	r3, #32
 800724e:	d003      	beq.n	8007258 <I2C_IsErrorOccurred+0xe0>
 8007250:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007254:	2b00      	cmp	r3, #0
 8007256:	d0aa      	beq.n	80071ae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007258:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800725c:	2b00      	cmp	r3, #0
 800725e:	d103      	bne.n	8007268 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	2220      	movs	r2, #32
 8007266:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007268:	6a3b      	ldr	r3, [r7, #32]
 800726a:	f043 0304 	orr.w	r3, r3, #4
 800726e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007270:	2301      	movs	r3, #1
 8007272:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	699b      	ldr	r3, [r3, #24]
 800727c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007284:	2b00      	cmp	r3, #0
 8007286:	d00b      	beq.n	80072a0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007288:	6a3b      	ldr	r3, [r7, #32]
 800728a:	f043 0301 	orr.w	r3, r3, #1
 800728e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007298:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00b      	beq.n	80072c2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80072aa:	6a3b      	ldr	r3, [r7, #32]
 80072ac:	f043 0308 	orr.w	r3, r3, #8
 80072b0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80072ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d00b      	beq.n	80072e4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80072cc:	6a3b      	ldr	r3, [r7, #32]
 80072ce:	f043 0302 	orr.w	r3, r3, #2
 80072d2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80072dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80072e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d01c      	beq.n	8007326 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f7ff fe3b 	bl	8006f68 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	6859      	ldr	r1, [r3, #4]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	4b0d      	ldr	r3, [pc, #52]	@ (8007334 <I2C_IsErrorOccurred+0x1bc>)
 80072fe:	400b      	ands	r3, r1
 8007300:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007306:	6a3b      	ldr	r3, [r7, #32]
 8007308:	431a      	orrs	r2, r3
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2220      	movs	r2, #32
 8007312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007326:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800732a:	4618      	mov	r0, r3
 800732c:	3728      	adds	r7, #40	@ 0x28
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	fe00e800 	.word	0xfe00e800

08007338 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007338:	b480      	push	{r7}
 800733a:	b087      	sub	sp, #28
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	607b      	str	r3, [r7, #4]
 8007342:	460b      	mov	r3, r1
 8007344:	817b      	strh	r3, [r7, #10]
 8007346:	4613      	mov	r3, r2
 8007348:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800734a:	897b      	ldrh	r3, [r7, #10]
 800734c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007350:	7a7b      	ldrb	r3, [r7, #9]
 8007352:	041b      	lsls	r3, r3, #16
 8007354:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007358:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800735e:	6a3b      	ldr	r3, [r7, #32]
 8007360:	4313      	orrs	r3, r2
 8007362:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007366:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	685a      	ldr	r2, [r3, #4]
 800736e:	6a3b      	ldr	r3, [r7, #32]
 8007370:	0d5b      	lsrs	r3, r3, #21
 8007372:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007376:	4b08      	ldr	r3, [pc, #32]	@ (8007398 <I2C_TransferConfig+0x60>)
 8007378:	430b      	orrs	r3, r1
 800737a:	43db      	mvns	r3, r3
 800737c:	ea02 0103 	and.w	r1, r2, r3
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	697a      	ldr	r2, [r7, #20]
 8007386:	430a      	orrs	r2, r1
 8007388:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800738a:	bf00      	nop
 800738c:	371c      	adds	r7, #28
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr
 8007396:	bf00      	nop
 8007398:	03ff63ff 	.word	0x03ff63ff

0800739c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073ac:	b2db      	uxtb	r3, r3
 80073ae:	2b20      	cmp	r3, #32
 80073b0:	d138      	bne.n	8007424 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d101      	bne.n	80073c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80073bc:	2302      	movs	r3, #2
 80073be:	e032      	b.n	8007426 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2224      	movs	r2, #36	@ 0x24
 80073cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f022 0201 	bic.w	r2, r2, #1
 80073de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80073ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6819      	ldr	r1, [r3, #0]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	683a      	ldr	r2, [r7, #0]
 80073fc:	430a      	orrs	r2, r1
 80073fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f042 0201 	orr.w	r2, r2, #1
 800740e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2220      	movs	r2, #32
 8007414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007420:	2300      	movs	r3, #0
 8007422:	e000      	b.n	8007426 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007424:	2302      	movs	r3, #2
  }
}
 8007426:	4618      	mov	r0, r3
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr

08007432 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007432:	b480      	push	{r7}
 8007434:	b085      	sub	sp, #20
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
 800743a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007442:	b2db      	uxtb	r3, r3
 8007444:	2b20      	cmp	r3, #32
 8007446:	d139      	bne.n	80074bc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800744e:	2b01      	cmp	r3, #1
 8007450:	d101      	bne.n	8007456 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007452:	2302      	movs	r3, #2
 8007454:	e033      	b.n	80074be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2201      	movs	r2, #1
 800745a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2224      	movs	r2, #36	@ 0x24
 8007462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f022 0201 	bic.w	r2, r2, #1
 8007474:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007484:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	021b      	lsls	r3, r3, #8
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	4313      	orrs	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	68fa      	ldr	r2, [r7, #12]
 8007496:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f042 0201 	orr.w	r2, r2, #1
 80074a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2220      	movs	r2, #32
 80074ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80074b8:	2300      	movs	r3, #0
 80074ba:	e000      	b.n	80074be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80074bc:	2302      	movs	r3, #2
  }
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3714      	adds	r7, #20
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr
	...

080074cc <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b084      	sub	sp, #16
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 80074d4:	2300      	movs	r3, #0
 80074d6:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d01e      	beq.n	800751c <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 80074de:	4b13      	ldr	r3, [pc, #76]	@ (800752c <HAL_IPCC_Init+0x60>)
 80074e0:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d102      	bne.n	80074f4 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f7fc fa8c 	bl	8003a0c <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 80074f4:	68b8      	ldr	r0, [r7, #8]
 80074f6:	f000 f85b 	bl	80075b0 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 f82c 	bl	8007564 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2201      	movs	r2, #1
 8007516:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800751a:	e001      	b.n	8007520 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8007520:	7bfb      	ldrb	r3, [r7, #15]
}
 8007522:	4618      	mov	r0, r3
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
 800752a:	bf00      	nop
 800752c:	58000c00 	.word	0x58000c00

08007530 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8007530:	b480      	push	{r7}
 8007532:	b085      	sub	sp, #20
 8007534:	af00      	add	r7, sp, #0
 8007536:	60f8      	str	r0, [r7, #12]
 8007538:	60b9      	str	r1, [r7, #8]
 800753a:	4613      	mov	r3, r2
 800753c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800753e:	bf00      	nop
 8007540:	3714      	adds	r7, #20
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr

0800754a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800754a:	b480      	push	{r7}
 800754c:	b085      	sub	sp, #20
 800754e:	af00      	add	r7, sp, #0
 8007550:	60f8      	str	r0, [r7, #12]
 8007552:	60b9      	str	r1, [r7, #8]
 8007554:	4613      	mov	r3, r2
 8007556:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8007558:	bf00      	nop
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8007564:	b480      	push	{r7}
 8007566:	b085      	sub	sp, #20
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800756c:	2300      	movs	r3, #0
 800756e:	60fb      	str	r3, [r7, #12]
 8007570:	e00f      	b.n	8007592 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	009b      	lsls	r3, r3, #2
 8007578:	4413      	add	r3, r2
 800757a:	4a0b      	ldr	r2, [pc, #44]	@ (80075a8 <IPCC_SetDefaultCallbacks+0x44>)
 800757c:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	3306      	adds	r3, #6
 8007584:	009b      	lsls	r3, r3, #2
 8007586:	4413      	add	r3, r2
 8007588:	4a08      	ldr	r2, [pc, #32]	@ (80075ac <IPCC_SetDefaultCallbacks+0x48>)
 800758a:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	3301      	adds	r3, #1
 8007590:	60fb      	str	r3, [r7, #12]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2b05      	cmp	r3, #5
 8007596:	d9ec      	bls.n	8007572 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8007598:	bf00      	nop
 800759a:	bf00      	nop
 800759c:	3714      	adds	r7, #20
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	08007531 	.word	0x08007531
 80075ac:	0800754b 	.word	0x0800754b

080075b0 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 80075c4:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	223f      	movs	r2, #63	@ 0x3f
 80075ca:	609a      	str	r2, [r3, #8]
}
 80075cc:	bf00      	nop
 80075ce:	370c      	adds	r7, #12
 80075d0:	46bd      	mov	sp, r7
 80075d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d6:	4770      	bx	lr

080075d8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80075d8:	b480      	push	{r7}
 80075da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075dc:	4b05      	ldr	r3, [pc, #20]	@ (80075f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a04      	ldr	r2, [pc, #16]	@ (80075f4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80075e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075e6:	6013      	str	r3, [r2, #0]
}
 80075e8:	bf00      	nop
 80075ea:	46bd      	mov	sp, r7
 80075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f0:	4770      	bx	lr
 80075f2:	bf00      	nop
 80075f4:	58000400 	.word	0x58000400

080075f8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80075f8:	b480      	push	{r7}
 80075fa:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80075fc:	4b04      	ldr	r3, [pc, #16]	@ (8007610 <HAL_PWREx_GetVoltageRange+0x18>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8007604:	4618      	mov	r0, r3
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
 800760e:	bf00      	nop
 8007610:	58000400 	.word	0x58000400

08007614 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8007614:	b480      	push	{r7}
 8007616:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8007618:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007622:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007626:	d101      	bne.n	800762c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8007628:	2301      	movs	r3, #1
 800762a:	e000      	b.n	800762e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800762c:	2300      	movs	r3, #0
}
 800762e:	4618      	mov	r0, r3
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr

08007638 <LL_RCC_HSE_Enable>:
{
 8007638:	b480      	push	{r7}
 800763a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800763c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007646:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800764a:	6013      	str	r3, [r2, #0]
}
 800764c:	bf00      	nop
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr

08007656 <LL_RCC_HSE_Disable>:
{
 8007656:	b480      	push	{r7}
 8007658:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800765a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007664:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007668:	6013      	str	r3, [r2, #0]
}
 800766a:	bf00      	nop
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <LL_RCC_HSE_IsReady>:
{
 8007674:	b480      	push	{r7}
 8007676:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8007678:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007682:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007686:	d101      	bne.n	800768c <LL_RCC_HSE_IsReady+0x18>
 8007688:	2301      	movs	r3, #1
 800768a:	e000      	b.n	800768e <LL_RCC_HSE_IsReady+0x1a>
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	46bd      	mov	sp, r7
 8007692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007696:	4770      	bx	lr

08007698 <LL_RCC_HSI_Enable>:
{
 8007698:	b480      	push	{r7}
 800769a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800769c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80076a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076aa:	6013      	str	r3, [r2, #0]
}
 80076ac:	bf00      	nop
 80076ae:	46bd      	mov	sp, r7
 80076b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b4:	4770      	bx	lr

080076b6 <LL_RCC_HSI_Disable>:
{
 80076b6:	b480      	push	{r7}
 80076b8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80076ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80076c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076c8:	6013      	str	r3, [r2, #0]
}
 80076ca:	bf00      	nop
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <LL_RCC_HSI_IsReady>:
{
 80076d4:	b480      	push	{r7}
 80076d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80076d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80076e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076e6:	d101      	bne.n	80076ec <LL_RCC_HSI_IsReady+0x18>
 80076e8:	2301      	movs	r3, #1
 80076ea:	e000      	b.n	80076ee <LL_RCC_HSI_IsReady+0x1a>
 80076ec:	2300      	movs	r3, #0
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	46bd      	mov	sp, r7
 80076f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f6:	4770      	bx	lr

080076f8 <LL_RCC_HSI_SetCalibTrimming>:
{
 80076f8:	b480      	push	{r7}
 80076fa:	b083      	sub	sp, #12
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8007700:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	061b      	lsls	r3, r3, #24
 800770e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007712:	4313      	orrs	r3, r2
 8007714:	604b      	str	r3, [r1, #4]
}
 8007716:	bf00      	nop
 8007718:	370c      	adds	r7, #12
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr

08007722 <LL_RCC_HSI48_Enable>:
{
 8007722:	b480      	push	{r7}
 8007724:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8007726:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800772a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800772e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007732:	f043 0301 	orr.w	r3, r3, #1
 8007736:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800773a:	bf00      	nop
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <LL_RCC_HSI48_Disable>:
{
 8007744:	b480      	push	{r7}
 8007746:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8007748:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800774c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007750:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007754:	f023 0301 	bic.w	r3, r3, #1
 8007758:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800775c:	bf00      	nop
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr

08007766 <LL_RCC_HSI48_IsReady>:
{
 8007766:	b480      	push	{r7}
 8007768:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800776a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800776e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007772:	f003 0302 	and.w	r3, r3, #2
 8007776:	2b02      	cmp	r3, #2
 8007778:	d101      	bne.n	800777e <LL_RCC_HSI48_IsReady+0x18>
 800777a:	2301      	movs	r3, #1
 800777c:	e000      	b.n	8007780 <LL_RCC_HSI48_IsReady+0x1a>
 800777e:	2300      	movs	r3, #0
}
 8007780:	4618      	mov	r0, r3
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr

0800778a <LL_RCC_LSE_Enable>:
{
 800778a:	b480      	push	{r7}
 800778c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800778e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007796:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800779a:	f043 0301 	orr.w	r3, r3, #1
 800779e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80077a2:	bf00      	nop
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <LL_RCC_LSE_Disable>:
{
 80077ac:	b480      	push	{r7}
 80077ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80077b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80077b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80077bc:	f023 0301 	bic.w	r3, r3, #1
 80077c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80077c4:	bf00      	nop
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr

080077ce <LL_RCC_LSE_EnableBypass>:
{
 80077ce:	b480      	push	{r7}
 80077d0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80077d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80077d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80077de:	f043 0304 	orr.w	r3, r3, #4
 80077e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80077e6:	bf00      	nop
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <LL_RCC_LSE_DisableBypass>:
{
 80077f0:	b480      	push	{r7}
 80077f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80077f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80077f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007800:	f023 0304 	bic.w	r3, r3, #4
 8007804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8007808:	bf00      	nop
 800780a:	46bd      	mov	sp, r7
 800780c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007810:	4770      	bx	lr

08007812 <LL_RCC_LSE_IsReady>:
{
 8007812:	b480      	push	{r7}
 8007814:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8007816:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800781a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800781e:	f003 0302 	and.w	r3, r3, #2
 8007822:	2b02      	cmp	r3, #2
 8007824:	d101      	bne.n	800782a <LL_RCC_LSE_IsReady+0x18>
 8007826:	2301      	movs	r3, #1
 8007828:	e000      	b.n	800782c <LL_RCC_LSE_IsReady+0x1a>
 800782a:	2300      	movs	r3, #0
}
 800782c:	4618      	mov	r0, r3
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr

08007836 <LL_RCC_LSI1_Enable>:
{
 8007836:	b480      	push	{r7}
 8007838:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800783a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800783e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007842:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007846:	f043 0301 	orr.w	r3, r3, #1
 800784a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800784e:	bf00      	nop
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <LL_RCC_LSI1_Disable>:
{
 8007858:	b480      	push	{r7}
 800785a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800785c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007860:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007864:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007868:	f023 0301 	bic.w	r3, r3, #1
 800786c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007870:	bf00      	nop
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr

0800787a <LL_RCC_LSI1_IsReady>:
{
 800787a:	b480      	push	{r7}
 800787c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800787e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007882:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007886:	f003 0302 	and.w	r3, r3, #2
 800788a:	2b02      	cmp	r3, #2
 800788c:	d101      	bne.n	8007892 <LL_RCC_LSI1_IsReady+0x18>
 800788e:	2301      	movs	r3, #1
 8007890:	e000      	b.n	8007894 <LL_RCC_LSI1_IsReady+0x1a>
 8007892:	2300      	movs	r3, #0
}
 8007894:	4618      	mov	r0, r3
 8007896:	46bd      	mov	sp, r7
 8007898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789c:	4770      	bx	lr

0800789e <LL_RCC_LSI2_Enable>:
{
 800789e:	b480      	push	{r7}
 80078a0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80078a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80078a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80078ae:	f043 0304 	orr.w	r3, r3, #4
 80078b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80078b6:	bf00      	nop
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <LL_RCC_LSI2_Disable>:
{
 80078c0:	b480      	push	{r7}
 80078c2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80078c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80078c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80078d0:	f023 0304 	bic.w	r3, r3, #4
 80078d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80078d8:	bf00      	nop
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr

080078e2 <LL_RCC_LSI2_IsReady>:
{
 80078e2:	b480      	push	{r7}
 80078e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80078e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80078ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078ee:	f003 0308 	and.w	r3, r3, #8
 80078f2:	2b08      	cmp	r3, #8
 80078f4:	d101      	bne.n	80078fa <LL_RCC_LSI2_IsReady+0x18>
 80078f6:	2301      	movs	r3, #1
 80078f8:	e000      	b.n	80078fc <LL_RCC_LSI2_IsReady+0x1a>
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	46bd      	mov	sp, r7
 8007900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007904:	4770      	bx	lr

08007906 <LL_RCC_LSI2_SetTrimming>:
{
 8007906:	b480      	push	{r7}
 8007908:	b083      	sub	sp, #12
 800790a:	af00      	add	r7, sp, #0
 800790c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800790e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007912:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007916:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	021b      	lsls	r3, r3, #8
 800791e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007922:	4313      	orrs	r3, r2
 8007924:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8007928:	bf00      	nop
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr

08007934 <LL_RCC_MSI_Enable>:
{
 8007934:	b480      	push	{r7}
 8007936:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8007938:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007942:	f043 0301 	orr.w	r3, r3, #1
 8007946:	6013      	str	r3, [r2, #0]
}
 8007948:	bf00      	nop
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr

08007952 <LL_RCC_MSI_Disable>:
{
 8007952:	b480      	push	{r7}
 8007954:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8007956:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007960:	f023 0301 	bic.w	r3, r3, #1
 8007964:	6013      	str	r3, [r2, #0]
}
 8007966:	bf00      	nop
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr

08007970 <LL_RCC_MSI_IsReady>:
{
 8007970:	b480      	push	{r7}
 8007972:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8007974:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f003 0302 	and.w	r3, r3, #2
 800797e:	2b02      	cmp	r3, #2
 8007980:	d101      	bne.n	8007986 <LL_RCC_MSI_IsReady+0x16>
 8007982:	2301      	movs	r3, #1
 8007984:	e000      	b.n	8007988 <LL_RCC_MSI_IsReady+0x18>
 8007986:	2300      	movs	r3, #0
}
 8007988:	4618      	mov	r0, r3
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr

08007992 <LL_RCC_MSI_SetRange>:
{
 8007992:	b480      	push	{r7}
 8007994:	b083      	sub	sp, #12
 8007996:	af00      	add	r7, sp, #0
 8007998:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800799a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80079a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	600b      	str	r3, [r1, #0]
}
 80079ae:	bf00      	nop
 80079b0:	370c      	adds	r7, #12
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr

080079ba <LL_RCC_MSI_GetRange>:
{
 80079ba:	b480      	push	{r7}
 80079bc:	b083      	sub	sp, #12
 80079be:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80079c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80079ca:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2bb0      	cmp	r3, #176	@ 0xb0
 80079d0:	d901      	bls.n	80079d6 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80079d2:	23b0      	movs	r3, #176	@ 0xb0
 80079d4:	607b      	str	r3, [r7, #4]
  return msiRange;
 80079d6:	687b      	ldr	r3, [r7, #4]
}
 80079d8:	4618      	mov	r0, r3
 80079da:	370c      	adds	r7, #12
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <LL_RCC_MSI_SetCalibTrimming>:
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80079ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	021b      	lsls	r3, r3, #8
 80079fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80079fe:	4313      	orrs	r3, r2
 8007a00:	604b      	str	r3, [r1, #4]
}
 8007a02:	bf00      	nop
 8007a04:	370c      	adds	r7, #12
 8007a06:	46bd      	mov	sp, r7
 8007a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0c:	4770      	bx	lr

08007a0e <LL_RCC_SetSysClkSource>:
{
 8007a0e:	b480      	push	{r7}
 8007a10:	b083      	sub	sp, #12
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8007a16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a1a:	689b      	ldr	r3, [r3, #8]
 8007a1c:	f023 0203 	bic.w	r2, r3, #3
 8007a20:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	608b      	str	r3, [r1, #8]
}
 8007a2a:	bf00      	nop
 8007a2c:	370c      	adds	r7, #12
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a34:	4770      	bx	lr

08007a36 <LL_RCC_GetSysClkSource>:
{
 8007a36:	b480      	push	{r7}
 8007a38:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8007a3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	f003 030c 	and.w	r3, r3, #12
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr

08007a4e <LL_RCC_SetAHBPrescaler>:
{
 8007a4e:	b480      	push	{r7}
 8007a50:	b083      	sub	sp, #12
 8007a52:	af00      	add	r7, sp, #0
 8007a54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8007a56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007a60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4313      	orrs	r3, r2
 8007a68:	608b      	str	r3, [r1, #8]
}
 8007a6a:	bf00      	nop
 8007a6c:	370c      	adds	r7, #12
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr

08007a76 <LL_C2_RCC_SetAHBPrescaler>:
{
 8007a76:	b480      	push	{r7}
 8007a78:	b083      	sub	sp, #12
 8007a7a:	af00      	add	r7, sp, #0
 8007a7c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8007a7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007a82:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007a86:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007a8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	4313      	orrs	r3, r2
 8007a92:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8007a96:	bf00      	nop
 8007a98:	370c      	adds	r7, #12
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr

08007aa2 <LL_RCC_SetAHB4Prescaler>:
{
 8007aa2:	b480      	push	{r7}
 8007aa4:	b083      	sub	sp, #12
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8007aaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007aae:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007ab2:	f023 020f 	bic.w	r2, r3, #15
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	091b      	lsrs	r3, r3, #4
 8007aba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8007ac4:	bf00      	nop
 8007ac6:	370c      	adds	r7, #12
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ace:	4770      	bx	lr

08007ad0 <LL_RCC_SetAPB1Prescaler>:
{
 8007ad0:	b480      	push	{r7}
 8007ad2:	b083      	sub	sp, #12
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8007ad8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007ae2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	608b      	str	r3, [r1, #8]
}
 8007aec:	bf00      	nop
 8007aee:	370c      	adds	r7, #12
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <LL_RCC_SetAPB2Prescaler>:
{
 8007af8:	b480      	push	{r7}
 8007afa:	b083      	sub	sp, #12
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8007b00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007b0a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	4313      	orrs	r3, r2
 8007b12:	608b      	str	r3, [r1, #8]
}
 8007b14:	bf00      	nop
 8007b16:	370c      	adds	r7, #12
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1e:	4770      	bx	lr

08007b20 <LL_RCC_GetAHBPrescaler>:
{
 8007b20:	b480      	push	{r7}
 8007b22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8007b24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr

08007b38 <LL_RCC_GetAHB4Prescaler>:
{
 8007b38:	b480      	push	{r7}
 8007b3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8007b3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b40:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007b44:	011b      	lsls	r3, r3, #4
 8007b46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <LL_RCC_GetAPB1Prescaler>:
{
 8007b54:	b480      	push	{r7}
 8007b56:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8007b58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <LL_RCC_GetAPB2Prescaler>:
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8007b70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b82:	4770      	bx	lr

08007b84 <LL_RCC_PLL_Enable>:
{
 8007b84:	b480      	push	{r7}
 8007b86:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8007b88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007b92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007b96:	6013      	str	r3, [r2, #0]
}
 8007b98:	bf00      	nop
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr

08007ba2 <LL_RCC_PLL_Disable>:
{
 8007ba2:	b480      	push	{r7}
 8007ba4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8007ba6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007bb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007bb4:	6013      	str	r3, [r2, #0]
}
 8007bb6:	bf00      	nop
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bbe:	4770      	bx	lr

08007bc0 <LL_RCC_PLL_IsReady>:
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8007bc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007bd2:	d101      	bne.n	8007bd8 <LL_RCC_PLL_IsReady+0x18>
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e000      	b.n	8007bda <LL_RCC_PLL_IsReady+0x1a>
 8007bd8:	2300      	movs	r3, #0
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <LL_RCC_PLL_GetN>:
{
 8007be4:	b480      	push	{r7}
 8007be6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8007be8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007bec:	68db      	ldr	r3, [r3, #12]
 8007bee:	0a1b      	lsrs	r3, r3, #8
 8007bf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr

08007bfe <LL_RCC_PLL_GetR>:
{
 8007bfe:	b480      	push	{r7}
 8007c00:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8007c02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr

08007c16 <LL_RCC_PLL_GetDivider>:
{
 8007c16:	b480      	push	{r7}
 8007c18:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8007c1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c1e:	68db      	ldr	r3, [r3, #12]
 8007c20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	46bd      	mov	sp, r7
 8007c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2c:	4770      	bx	lr

08007c2e <LL_RCC_PLL_GetMainSource>:
{
 8007c2e:	b480      	push	{r7}
 8007c30:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8007c32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c36:	68db      	ldr	r3, [r3, #12]
 8007c38:	f003 0303 	and.w	r3, r3, #3
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c44:	4770      	bx	lr

08007c46 <LL_RCC_IsActiveFlag_HPRE>:
{
 8007c46:	b480      	push	{r7}
 8007c48:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8007c4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c58:	d101      	bne.n	8007c5e <LL_RCC_IsActiveFlag_HPRE+0x18>
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e000      	b.n	8007c60 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8007c5e:	2300      	movs	r3, #0
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr

08007c6a <LL_RCC_IsActiveFlag_C2HPRE>:
{
 8007c6a:	b480      	push	{r7}
 8007c6c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8007c6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c72:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007c7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c7e:	d101      	bne.n	8007c84 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8007c80:	2301      	movs	r3, #1
 8007c82:	e000      	b.n	8007c86 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8007c84:	2300      	movs	r3, #0
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8e:	4770      	bx	lr

08007c90 <LL_RCC_IsActiveFlag_SHDHPRE>:
{
 8007c90:	b480      	push	{r7}
 8007c92:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8007c94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007c98:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8007c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ca4:	d101      	bne.n	8007caa <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e000      	b.n	8007cac <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr

08007cb6 <LL_RCC_IsActiveFlag_PPRE1>:
{
 8007cb6:	b480      	push	{r7}
 8007cb8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8007cba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cc8:	d101      	bne.n	8007cce <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8007cca:	2301      	movs	r3, #1
 8007ccc:	e000      	b.n	8007cd0 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8007cce:	2300      	movs	r3, #0
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr

08007cda <LL_RCC_IsActiveFlag_PPRE2>:
{
 8007cda:	b480      	push	{r7}
 8007cdc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8007cde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007ce8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007cec:	d101      	bne.n	8007cf2 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e000      	b.n	8007cf4 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8007cf2:	2300      	movs	r3, #0
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfc:	4770      	bx	lr
	...

08007d00 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007d00:	b590      	push	{r4, r7, lr}
 8007d02:	b08d      	sub	sp, #52	@ 0x34
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e363      	b.n	80083da <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f003 0320 	and.w	r3, r3, #32
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	f000 808d 	beq.w	8007e3a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007d20:	f7ff fe89 	bl	8007a36 <LL_RCC_GetSysClkSource>
 8007d24:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007d26:	f7ff ff82 	bl	8007c2e <LL_RCC_PLL_GetMainSource>
 8007d2a:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d005      	beq.n	8007d3e <HAL_RCC_OscConfig+0x3e>
 8007d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d34:	2b0c      	cmp	r3, #12
 8007d36:	d147      	bne.n	8007dc8 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8007d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d144      	bne.n	8007dc8 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	69db      	ldr	r3, [r3, #28]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d101      	bne.n	8007d4a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8007d46:	2301      	movs	r3, #1
 8007d48:	e347      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8007d4e:	f7ff fe34 	bl	80079ba <LL_RCC_MSI_GetRange>
 8007d52:	4603      	mov	r3, r0
 8007d54:	429c      	cmp	r4, r3
 8007d56:	d914      	bls.n	8007d82 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f000 fd2f 	bl	80087c0 <RCC_SetFlashLatencyFromMSIRange>
 8007d62:	4603      	mov	r3, r0
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d001      	beq.n	8007d6c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	e336      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d70:	4618      	mov	r0, r3
 8007d72:	f7ff fe0e 	bl	8007992 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6a1b      	ldr	r3, [r3, #32]
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f7ff fe32 	bl	80079e4 <LL_RCC_MSI_SetCalibTrimming>
 8007d80:	e013      	b.n	8007daa <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d86:	4618      	mov	r0, r3
 8007d88:	f7ff fe03 	bl	8007992 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6a1b      	ldr	r3, [r3, #32]
 8007d90:	4618      	mov	r0, r3
 8007d92:	f7ff fe27 	bl	80079e4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f000 fd10 	bl	80087c0 <RCC_SetFlashLatencyFromMSIRange>
 8007da0:	4603      	mov	r3, r0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d001      	beq.n	8007daa <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8007da6:	2301      	movs	r3, #1
 8007da8:	e317      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8007daa:	f000 fcc9 	bl	8008740 <HAL_RCC_GetHCLKFreq>
 8007dae:	4603      	mov	r3, r0
 8007db0:	4aa4      	ldr	r2, [pc, #656]	@ (8008044 <HAL_RCC_OscConfig+0x344>)
 8007db2:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007db4:	4ba4      	ldr	r3, [pc, #656]	@ (8008048 <HAL_RCC_OscConfig+0x348>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4618      	mov	r0, r3
 8007dba:	f7fd fdc1 	bl	8005940 <HAL_InitTick>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d039      	beq.n	8007e38 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e308      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	69db      	ldr	r3, [r3, #28]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d01e      	beq.n	8007e0e <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007dd0:	f7ff fdb0 	bl	8007934 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007dd4:	f7fd fe02 	bl	80059dc <HAL_GetTick>
 8007dd8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8007dda:	e008      	b.n	8007dee <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007ddc:	f7fd fdfe 	bl	80059dc <HAL_GetTick>
 8007de0:	4602      	mov	r2, r0
 8007de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de4:	1ad3      	subs	r3, r2, r3
 8007de6:	2b02      	cmp	r3, #2
 8007de8:	d901      	bls.n	8007dee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007dea:	2303      	movs	r3, #3
 8007dec:	e2f5      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8007dee:	f7ff fdbf 	bl	8007970 <LL_RCC_MSI_IsReady>
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d0f1      	beq.n	8007ddc <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f7ff fdc8 	bl	8007992 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6a1b      	ldr	r3, [r3, #32]
 8007e06:	4618      	mov	r0, r3
 8007e08:	f7ff fdec 	bl	80079e4 <LL_RCC_MSI_SetCalibTrimming>
 8007e0c:	e015      	b.n	8007e3a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007e0e:	f7ff fda0 	bl	8007952 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007e12:	f7fd fde3 	bl	80059dc <HAL_GetTick>
 8007e16:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8007e18:	e008      	b.n	8007e2c <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007e1a:	f7fd fddf 	bl	80059dc <HAL_GetTick>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e22:	1ad3      	subs	r3, r2, r3
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	d901      	bls.n	8007e2c <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	e2d6      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8007e2c:	f7ff fda0 	bl	8007970 <LL_RCC_MSI_IsReady>
 8007e30:	4603      	mov	r3, r0
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1f1      	bne.n	8007e1a <HAL_RCC_OscConfig+0x11a>
 8007e36:	e000      	b.n	8007e3a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8007e38:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f003 0301 	and.w	r3, r3, #1
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d047      	beq.n	8007ed6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007e46:	f7ff fdf6 	bl	8007a36 <LL_RCC_GetSysClkSource>
 8007e4a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007e4c:	f7ff feef 	bl	8007c2e <LL_RCC_PLL_GetMainSource>
 8007e50:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8007e52:	6a3b      	ldr	r3, [r7, #32]
 8007e54:	2b08      	cmp	r3, #8
 8007e56:	d005      	beq.n	8007e64 <HAL_RCC_OscConfig+0x164>
 8007e58:	6a3b      	ldr	r3, [r7, #32]
 8007e5a:	2b0c      	cmp	r3, #12
 8007e5c:	d108      	bne.n	8007e70 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8007e5e:	69fb      	ldr	r3, [r7, #28]
 8007e60:	2b03      	cmp	r3, #3
 8007e62:	d105      	bne.n	8007e70 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d134      	bne.n	8007ed6 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e2b4      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	685b      	ldr	r3, [r3, #4]
 8007e74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e78:	d102      	bne.n	8007e80 <HAL_RCC_OscConfig+0x180>
 8007e7a:	f7ff fbdd 	bl	8007638 <LL_RCC_HSE_Enable>
 8007e7e:	e001      	b.n	8007e84 <HAL_RCC_OscConfig+0x184>
 8007e80:	f7ff fbe9 	bl	8007656 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d012      	beq.n	8007eb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e8c:	f7fd fda6 	bl	80059dc <HAL_GetTick>
 8007e90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8007e92:	e008      	b.n	8007ea6 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007e94:	f7fd fda2 	bl	80059dc <HAL_GetTick>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e9c:	1ad3      	subs	r3, r2, r3
 8007e9e:	2b64      	cmp	r3, #100	@ 0x64
 8007ea0:	d901      	bls.n	8007ea6 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8007ea2:	2303      	movs	r3, #3
 8007ea4:	e299      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8007ea6:	f7ff fbe5 	bl	8007674 <LL_RCC_HSE_IsReady>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d0f1      	beq.n	8007e94 <HAL_RCC_OscConfig+0x194>
 8007eb0:	e011      	b.n	8007ed6 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007eb2:	f7fd fd93 	bl	80059dc <HAL_GetTick>
 8007eb6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8007eb8:	e008      	b.n	8007ecc <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007eba:	f7fd fd8f 	bl	80059dc <HAL_GetTick>
 8007ebe:	4602      	mov	r2, r0
 8007ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec2:	1ad3      	subs	r3, r2, r3
 8007ec4:	2b64      	cmp	r3, #100	@ 0x64
 8007ec6:	d901      	bls.n	8007ecc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8007ec8:	2303      	movs	r3, #3
 8007eca:	e286      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8007ecc:	f7ff fbd2 	bl	8007674 <LL_RCC_HSE_IsReady>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d1f1      	bne.n	8007eba <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f003 0302 	and.w	r3, r3, #2
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d04c      	beq.n	8007f7c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007ee2:	f7ff fda8 	bl	8007a36 <LL_RCC_GetSysClkSource>
 8007ee6:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007ee8:	f7ff fea1 	bl	8007c2e <LL_RCC_PLL_GetMainSource>
 8007eec:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	2b04      	cmp	r3, #4
 8007ef2:	d005      	beq.n	8007f00 <HAL_RCC_OscConfig+0x200>
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	2b0c      	cmp	r3, #12
 8007ef8:	d10e      	bne.n	8007f18 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	2b02      	cmp	r3, #2
 8007efe:	d10b      	bne.n	8007f18 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	68db      	ldr	r3, [r3, #12]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d101      	bne.n	8007f0c <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e266      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	691b      	ldr	r3, [r3, #16]
 8007f10:	4618      	mov	r0, r3
 8007f12:	f7ff fbf1 	bl	80076f8 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8007f16:	e031      	b.n	8007f7c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d019      	beq.n	8007f54 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007f20:	f7ff fbba 	bl	8007698 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f24:	f7fd fd5a 	bl	80059dc <HAL_GetTick>
 8007f28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8007f2a:	e008      	b.n	8007f3e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f2c:	f7fd fd56 	bl	80059dc <HAL_GetTick>
 8007f30:	4602      	mov	r2, r0
 8007f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f34:	1ad3      	subs	r3, r2, r3
 8007f36:	2b02      	cmp	r3, #2
 8007f38:	d901      	bls.n	8007f3e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8007f3a:	2303      	movs	r3, #3
 8007f3c:	e24d      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8007f3e:	f7ff fbc9 	bl	80076d4 <LL_RCC_HSI_IsReady>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d0f1      	beq.n	8007f2c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	691b      	ldr	r3, [r3, #16]
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	f7ff fbd3 	bl	80076f8 <LL_RCC_HSI_SetCalibTrimming>
 8007f52:	e013      	b.n	8007f7c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f54:	f7ff fbaf 	bl	80076b6 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f58:	f7fd fd40 	bl	80059dc <HAL_GetTick>
 8007f5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8007f5e:	e008      	b.n	8007f72 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007f60:	f7fd fd3c 	bl	80059dc <HAL_GetTick>
 8007f64:	4602      	mov	r2, r0
 8007f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f68:	1ad3      	subs	r3, r2, r3
 8007f6a:	2b02      	cmp	r3, #2
 8007f6c:	d901      	bls.n	8007f72 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8007f6e:	2303      	movs	r3, #3
 8007f70:	e233      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8007f72:	f7ff fbaf 	bl	80076d4 <LL_RCC_HSI_IsReady>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d1f1      	bne.n	8007f60 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f003 0308 	and.w	r3, r3, #8
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d106      	bne.n	8007f96 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	f000 80a3 	beq.w	80080dc <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	695b      	ldr	r3, [r3, #20]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d076      	beq.n	800808c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	f003 0310 	and.w	r3, r3, #16
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d046      	beq.n	8008038 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8007faa:	f7ff fc66 	bl	800787a <LL_RCC_LSI1_IsReady>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d113      	bne.n	8007fdc <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8007fb4:	f7ff fc3f 	bl	8007836 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007fb8:	f7fd fd10 	bl	80059dc <HAL_GetTick>
 8007fbc:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8007fbe:	e008      	b.n	8007fd2 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8007fc0:	f7fd fd0c 	bl	80059dc <HAL_GetTick>
 8007fc4:	4602      	mov	r2, r0
 8007fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	2b02      	cmp	r3, #2
 8007fcc:	d901      	bls.n	8007fd2 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8007fce:	2303      	movs	r3, #3
 8007fd0:	e203      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8007fd2:	f7ff fc52 	bl	800787a <LL_RCC_LSI1_IsReady>
 8007fd6:	4603      	mov	r3, r0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d0f1      	beq.n	8007fc0 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8007fdc:	f7ff fc5f 	bl	800789e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fe0:	f7fd fcfc 	bl	80059dc <HAL_GetTick>
 8007fe4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8007fe6:	e008      	b.n	8007ffa <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8007fe8:	f7fd fcf8 	bl	80059dc <HAL_GetTick>
 8007fec:	4602      	mov	r2, r0
 8007fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff0:	1ad3      	subs	r3, r2, r3
 8007ff2:	2b03      	cmp	r3, #3
 8007ff4:	d901      	bls.n	8007ffa <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8007ff6:	2303      	movs	r3, #3
 8007ff8:	e1ef      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8007ffa:	f7ff fc72 	bl	80078e2 <LL_RCC_LSI2_IsReady>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2b00      	cmp	r3, #0
 8008002:	d0f1      	beq.n	8007fe8 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	699b      	ldr	r3, [r3, #24]
 8008008:	4618      	mov	r0, r3
 800800a:	f7ff fc7c 	bl	8007906 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800800e:	f7ff fc23 	bl	8007858 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008012:	f7fd fce3 	bl	80059dc <HAL_GetTick>
 8008016:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8008018:	e008      	b.n	800802c <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800801a:	f7fd fcdf 	bl	80059dc <HAL_GetTick>
 800801e:	4602      	mov	r2, r0
 8008020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008022:	1ad3      	subs	r3, r2, r3
 8008024:	2b02      	cmp	r3, #2
 8008026:	d901      	bls.n	800802c <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8008028:	2303      	movs	r3, #3
 800802a:	e1d6      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800802c:	f7ff fc25 	bl	800787a <LL_RCC_LSI1_IsReady>
 8008030:	4603      	mov	r3, r0
 8008032:	2b00      	cmp	r3, #0
 8008034:	d1f1      	bne.n	800801a <HAL_RCC_OscConfig+0x31a>
 8008036:	e051      	b.n	80080dc <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8008038:	f7ff fbfd 	bl	8007836 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800803c:	f7fd fcce 	bl	80059dc <HAL_GetTick>
 8008040:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8008042:	e00c      	b.n	800805e <HAL_RCC_OscConfig+0x35e>
 8008044:	2000003c 	.word	0x2000003c
 8008048:	20000040 	.word	0x20000040
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800804c:	f7fd fcc6 	bl	80059dc <HAL_GetTick>
 8008050:	4602      	mov	r2, r0
 8008052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008054:	1ad3      	subs	r3, r2, r3
 8008056:	2b02      	cmp	r3, #2
 8008058:	d901      	bls.n	800805e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800805a:	2303      	movs	r3, #3
 800805c:	e1bd      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800805e:	f7ff fc0c 	bl	800787a <LL_RCC_LSI1_IsReady>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	d0f1      	beq.n	800804c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8008068:	f7ff fc2a 	bl	80078c0 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800806c:	e008      	b.n	8008080 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800806e:	f7fd fcb5 	bl	80059dc <HAL_GetTick>
 8008072:	4602      	mov	r2, r0
 8008074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008076:	1ad3      	subs	r3, r2, r3
 8008078:	2b03      	cmp	r3, #3
 800807a:	d901      	bls.n	8008080 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800807c:	2303      	movs	r3, #3
 800807e:	e1ac      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8008080:	f7ff fc2f 	bl	80078e2 <LL_RCC_LSI2_IsReady>
 8008084:	4603      	mov	r3, r0
 8008086:	2b00      	cmp	r3, #0
 8008088:	d1f1      	bne.n	800806e <HAL_RCC_OscConfig+0x36e>
 800808a:	e027      	b.n	80080dc <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800808c:	f7ff fc18 	bl	80078c0 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008090:	f7fd fca4 	bl	80059dc <HAL_GetTick>
 8008094:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8008096:	e008      	b.n	80080aa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8008098:	f7fd fca0 	bl	80059dc <HAL_GetTick>
 800809c:	4602      	mov	r2, r0
 800809e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	2b03      	cmp	r3, #3
 80080a4:	d901      	bls.n	80080aa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80080a6:	2303      	movs	r3, #3
 80080a8:	e197      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80080aa:	f7ff fc1a 	bl	80078e2 <LL_RCC_LSI2_IsReady>
 80080ae:	4603      	mov	r3, r0
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1f1      	bne.n	8008098 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80080b4:	f7ff fbd0 	bl	8007858 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080b8:	f7fd fc90 	bl	80059dc <HAL_GetTick>
 80080bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80080be:	e008      	b.n	80080d2 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80080c0:	f7fd fc8c 	bl	80059dc <HAL_GetTick>
 80080c4:	4602      	mov	r2, r0
 80080c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080c8:	1ad3      	subs	r3, r2, r3
 80080ca:	2b02      	cmp	r3, #2
 80080cc:	d901      	bls.n	80080d2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80080ce:	2303      	movs	r3, #3
 80080d0:	e183      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80080d2:	f7ff fbd2 	bl	800787a <LL_RCC_LSI1_IsReady>
 80080d6:	4603      	mov	r3, r0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d1f1      	bne.n	80080c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f003 0304 	and.w	r3, r3, #4
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d05b      	beq.n	80081a0 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80080e8:	4ba7      	ldr	r3, [pc, #668]	@ (8008388 <HAL_RCC_OscConfig+0x688>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d114      	bne.n	800811e <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80080f4:	f7ff fa70 	bl	80075d8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80080f8:	f7fd fc70 	bl	80059dc <HAL_GetTick>
 80080fc:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80080fe:	e008      	b.n	8008112 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008100:	f7fd fc6c 	bl	80059dc <HAL_GetTick>
 8008104:	4602      	mov	r2, r0
 8008106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008108:	1ad3      	subs	r3, r2, r3
 800810a:	2b02      	cmp	r3, #2
 800810c:	d901      	bls.n	8008112 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800810e:	2303      	movs	r3, #3
 8008110:	e163      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008112:	4b9d      	ldr	r3, [pc, #628]	@ (8008388 <HAL_RCC_OscConfig+0x688>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800811a:	2b00      	cmp	r3, #0
 800811c:	d0f0      	beq.n	8008100 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	2b01      	cmp	r3, #1
 8008124:	d102      	bne.n	800812c <HAL_RCC_OscConfig+0x42c>
 8008126:	f7ff fb30 	bl	800778a <LL_RCC_LSE_Enable>
 800812a:	e00c      	b.n	8008146 <HAL_RCC_OscConfig+0x446>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	2b05      	cmp	r3, #5
 8008132:	d104      	bne.n	800813e <HAL_RCC_OscConfig+0x43e>
 8008134:	f7ff fb4b 	bl	80077ce <LL_RCC_LSE_EnableBypass>
 8008138:	f7ff fb27 	bl	800778a <LL_RCC_LSE_Enable>
 800813c:	e003      	b.n	8008146 <HAL_RCC_OscConfig+0x446>
 800813e:	f7ff fb35 	bl	80077ac <LL_RCC_LSE_Disable>
 8008142:	f7ff fb55 	bl	80077f0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d014      	beq.n	8008178 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800814e:	f7fd fc45 	bl	80059dc <HAL_GetTick>
 8008152:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8008154:	e00a      	b.n	800816c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008156:	f7fd fc41 	bl	80059dc <HAL_GetTick>
 800815a:	4602      	mov	r2, r0
 800815c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815e:	1ad3      	subs	r3, r2, r3
 8008160:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008164:	4293      	cmp	r3, r2
 8008166:	d901      	bls.n	800816c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8008168:	2303      	movs	r3, #3
 800816a:	e136      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800816c:	f7ff fb51 	bl	8007812 <LL_RCC_LSE_IsReady>
 8008170:	4603      	mov	r3, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	d0ef      	beq.n	8008156 <HAL_RCC_OscConfig+0x456>
 8008176:	e013      	b.n	80081a0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008178:	f7fd fc30 	bl	80059dc <HAL_GetTick>
 800817c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800817e:	e00a      	b.n	8008196 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008180:	f7fd fc2c 	bl	80059dc <HAL_GetTick>
 8008184:	4602      	mov	r2, r0
 8008186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008188:	1ad3      	subs	r3, r2, r3
 800818a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800818e:	4293      	cmp	r3, r2
 8008190:	d901      	bls.n	8008196 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8008192:	2303      	movs	r3, #3
 8008194:	e121      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8008196:	f7ff fb3c 	bl	8007812 <LL_RCC_LSE_IsReady>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d1ef      	bne.n	8008180 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d02c      	beq.n	8008206 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d014      	beq.n	80081de <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80081b4:	f7ff fab5 	bl	8007722 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081b8:	f7fd fc10 	bl	80059dc <HAL_GetTick>
 80081bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80081be:	e008      	b.n	80081d2 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081c0:	f7fd fc0c 	bl	80059dc <HAL_GetTick>
 80081c4:	4602      	mov	r2, r0
 80081c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081c8:	1ad3      	subs	r3, r2, r3
 80081ca:	2b02      	cmp	r3, #2
 80081cc:	d901      	bls.n	80081d2 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80081ce:	2303      	movs	r3, #3
 80081d0:	e103      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80081d2:	f7ff fac8 	bl	8007766 <LL_RCC_HSI48_IsReady>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d0f1      	beq.n	80081c0 <HAL_RCC_OscConfig+0x4c0>
 80081dc:	e013      	b.n	8008206 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80081de:	f7ff fab1 	bl	8007744 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081e2:	f7fd fbfb 	bl	80059dc <HAL_GetTick>
 80081e6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80081e8:	e008      	b.n	80081fc <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80081ea:	f7fd fbf7 	bl	80059dc <HAL_GetTick>
 80081ee:	4602      	mov	r2, r0
 80081f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f2:	1ad3      	subs	r3, r2, r3
 80081f4:	2b02      	cmp	r3, #2
 80081f6:	d901      	bls.n	80081fc <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80081f8:	2303      	movs	r3, #3
 80081fa:	e0ee      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80081fc:	f7ff fab3 	bl	8007766 <LL_RCC_HSI48_IsReady>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d1f1      	bne.n	80081ea <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800820a:	2b00      	cmp	r3, #0
 800820c:	f000 80e4 	beq.w	80083d8 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008210:	f7ff fc11 	bl	8007a36 <LL_RCC_GetSysClkSource>
 8008214:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8008216:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008222:	2b02      	cmp	r3, #2
 8008224:	f040 80b4 	bne.w	8008390 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f003 0203 	and.w	r2, r3, #3
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008232:	429a      	cmp	r2, r3
 8008234:	d123      	bne.n	800827e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008240:	429a      	cmp	r2, r3
 8008242:	d11c      	bne.n	800827e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	0a1b      	lsrs	r3, r3, #8
 8008248:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008250:	429a      	cmp	r2, r3
 8008252:	d114      	bne.n	800827e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800825e:	429a      	cmp	r2, r3
 8008260:	d10d      	bne.n	800827e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800826c:	429a      	cmp	r2, r3
 800826e:	d106      	bne.n	800827e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800827a:	429a      	cmp	r2, r3
 800827c:	d05d      	beq.n	800833a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	2b0c      	cmp	r3, #12
 8008282:	d058      	beq.n	8008336 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8008284:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800828e:	2b00      	cmp	r3, #0
 8008290:	d001      	beq.n	8008296 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8008292:	2301      	movs	r3, #1
 8008294:	e0a1      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008296:	f7ff fc84 	bl	8007ba2 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800829a:	f7fd fb9f 	bl	80059dc <HAL_GetTick>
 800829e:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80082a0:	e008      	b.n	80082b4 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80082a2:	f7fd fb9b 	bl	80059dc <HAL_GetTick>
 80082a6:	4602      	mov	r2, r0
 80082a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082aa:	1ad3      	subs	r3, r2, r3
 80082ac:	2b02      	cmp	r3, #2
 80082ae:	d901      	bls.n	80082b4 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80082b0:	2303      	movs	r3, #3
 80082b2:	e092      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80082b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d1ef      	bne.n	80082a2 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80082c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80082c6:	68da      	ldr	r2, [r3, #12]
 80082c8:	4b30      	ldr	r3, [pc, #192]	@ (800838c <HAL_RCC_OscConfig+0x68c>)
 80082ca:	4013      	ands	r3, r2
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80082d4:	4311      	orrs	r1, r2
 80082d6:	687a      	ldr	r2, [r7, #4]
 80082d8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80082da:	0212      	lsls	r2, r2, #8
 80082dc:	4311      	orrs	r1, r2
 80082de:	687a      	ldr	r2, [r7, #4]
 80082e0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80082e2:	4311      	orrs	r1, r2
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80082e8:	4311      	orrs	r1, r2
 80082ea:	687a      	ldr	r2, [r7, #4]
 80082ec:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80082ee:	430a      	orrs	r2, r1
 80082f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80082f4:	4313      	orrs	r3, r2
 80082f6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80082f8:	f7ff fc44 	bl	8007b84 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80082fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008300:	68db      	ldr	r3, [r3, #12]
 8008302:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008306:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800830a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800830c:	f7fd fb66 	bl	80059dc <HAL_GetTick>
 8008310:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008312:	e008      	b.n	8008326 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008314:	f7fd fb62 	bl	80059dc <HAL_GetTick>
 8008318:	4602      	mov	r2, r0
 800831a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800831c:	1ad3      	subs	r3, r2, r3
 800831e:	2b02      	cmp	r3, #2
 8008320:	d901      	bls.n	8008326 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8008322:	2303      	movs	r3, #3
 8008324:	e059      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008326:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008330:	2b00      	cmp	r3, #0
 8008332:	d0ef      	beq.n	8008314 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008334:	e050      	b.n	80083d8 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008336:	2301      	movs	r3, #1
 8008338:	e04f      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800833a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008344:	2b00      	cmp	r3, #0
 8008346:	d147      	bne.n	80083d8 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008348:	f7ff fc1c 	bl	8007b84 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800834c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008350:	68db      	ldr	r3, [r3, #12]
 8008352:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008356:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800835a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800835c:	f7fd fb3e 	bl	80059dc <HAL_GetTick>
 8008360:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008362:	e008      	b.n	8008376 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008364:	f7fd fb3a 	bl	80059dc <HAL_GetTick>
 8008368:	4602      	mov	r2, r0
 800836a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836c:	1ad3      	subs	r3, r2, r3
 800836e:	2b02      	cmp	r3, #2
 8008370:	d901      	bls.n	8008376 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8008372:	2303      	movs	r3, #3
 8008374:	e031      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008376:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008380:	2b00      	cmp	r3, #0
 8008382:	d0ef      	beq.n	8008364 <HAL_RCC_OscConfig+0x664>
 8008384:	e028      	b.n	80083d8 <HAL_RCC_OscConfig+0x6d8>
 8008386:	bf00      	nop
 8008388:	58000400 	.word	0x58000400
 800838c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	2b0c      	cmp	r3, #12
 8008394:	d01e      	beq.n	80083d4 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008396:	f7ff fc04 	bl	8007ba2 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800839a:	f7fd fb1f 	bl	80059dc <HAL_GetTick>
 800839e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80083a0:	e008      	b.n	80083b4 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083a2:	f7fd fb1b 	bl	80059dc <HAL_GetTick>
 80083a6:	4602      	mov	r2, r0
 80083a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083aa:	1ad3      	subs	r3, r2, r3
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d901      	bls.n	80083b4 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80083b0:	2303      	movs	r3, #3
 80083b2:	e012      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80083b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d1ef      	bne.n	80083a2 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80083c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80083c6:	68da      	ldr	r2, [r3, #12]
 80083c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80083cc:	4b05      	ldr	r3, [pc, #20]	@ (80083e4 <HAL_RCC_OscConfig+0x6e4>)
 80083ce:	4013      	ands	r3, r2
 80083d0:	60cb      	str	r3, [r1, #12]
 80083d2:	e001      	b.n	80083d8 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80083d4:	2301      	movs	r3, #1
 80083d6:	e000      	b.n	80083da <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80083d8:	2300      	movs	r3, #0
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3734      	adds	r7, #52	@ 0x34
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd90      	pop	{r4, r7, pc}
 80083e2:	bf00      	nop
 80083e4:	eefefffc 	.word	0xeefefffc

080083e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d101      	bne.n	80083fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80083f8:	2301      	movs	r3, #1
 80083fa:	e12d      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80083fc:	4b98      	ldr	r3, [pc, #608]	@ (8008660 <HAL_RCC_ClockConfig+0x278>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f003 0307 	and.w	r3, r3, #7
 8008404:	683a      	ldr	r2, [r7, #0]
 8008406:	429a      	cmp	r2, r3
 8008408:	d91b      	bls.n	8008442 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800840a:	4b95      	ldr	r3, [pc, #596]	@ (8008660 <HAL_RCC_ClockConfig+0x278>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f023 0207 	bic.w	r2, r3, #7
 8008412:	4993      	ldr	r1, [pc, #588]	@ (8008660 <HAL_RCC_ClockConfig+0x278>)
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	4313      	orrs	r3, r2
 8008418:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800841a:	f7fd fadf 	bl	80059dc <HAL_GetTick>
 800841e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008420:	e008      	b.n	8008434 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8008422:	f7fd fadb 	bl	80059dc <HAL_GetTick>
 8008426:	4602      	mov	r2, r0
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	1ad3      	subs	r3, r2, r3
 800842c:	2b02      	cmp	r3, #2
 800842e:	d901      	bls.n	8008434 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8008430:	2303      	movs	r3, #3
 8008432:	e111      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008434:	4b8a      	ldr	r3, [pc, #552]	@ (8008660 <HAL_RCC_ClockConfig+0x278>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f003 0307 	and.w	r3, r3, #7
 800843c:	683a      	ldr	r2, [r7, #0]
 800843e:	429a      	cmp	r2, r3
 8008440:	d1ef      	bne.n	8008422 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f003 0302 	and.w	r3, r3, #2
 800844a:	2b00      	cmp	r3, #0
 800844c:	d016      	beq.n	800847c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	689b      	ldr	r3, [r3, #8]
 8008452:	4618      	mov	r0, r3
 8008454:	f7ff fafb 	bl	8007a4e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008458:	f7fd fac0 	bl	80059dc <HAL_GetTick>
 800845c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800845e:	e008      	b.n	8008472 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8008460:	f7fd fabc 	bl	80059dc <HAL_GetTick>
 8008464:	4602      	mov	r2, r0
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	2b02      	cmp	r3, #2
 800846c:	d901      	bls.n	8008472 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800846e:	2303      	movs	r3, #3
 8008470:	e0f2      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8008472:	f7ff fbe8 	bl	8007c46 <LL_RCC_IsActiveFlag_HPRE>
 8008476:	4603      	mov	r3, r0
 8008478:	2b00      	cmp	r3, #0
 800847a:	d0f1      	beq.n	8008460 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f003 0320 	and.w	r3, r3, #32
 8008484:	2b00      	cmp	r3, #0
 8008486:	d016      	beq.n	80084b6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	695b      	ldr	r3, [r3, #20]
 800848c:	4618      	mov	r0, r3
 800848e:	f7ff faf2 	bl	8007a76 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008492:	f7fd faa3 	bl	80059dc <HAL_GetTick>
 8008496:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8008498:	e008      	b.n	80084ac <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800849a:	f7fd fa9f 	bl	80059dc <HAL_GetTick>
 800849e:	4602      	mov	r2, r0
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	1ad3      	subs	r3, r2, r3
 80084a4:	2b02      	cmp	r3, #2
 80084a6:	d901      	bls.n	80084ac <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80084a8:	2303      	movs	r3, #3
 80084aa:	e0d5      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80084ac:	f7ff fbdd 	bl	8007c6a <LL_RCC_IsActiveFlag_C2HPRE>
 80084b0:	4603      	mov	r3, r0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d0f1      	beq.n	800849a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d016      	beq.n	80084f0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	699b      	ldr	r3, [r3, #24]
 80084c6:	4618      	mov	r0, r3
 80084c8:	f7ff faeb 	bl	8007aa2 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80084cc:	f7fd fa86 	bl	80059dc <HAL_GetTick>
 80084d0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80084d2:	e008      	b.n	80084e6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80084d4:	f7fd fa82 	bl	80059dc <HAL_GetTick>
 80084d8:	4602      	mov	r2, r0
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	1ad3      	subs	r3, r2, r3
 80084de:	2b02      	cmp	r3, #2
 80084e0:	d901      	bls.n	80084e6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80084e2:	2303      	movs	r3, #3
 80084e4:	e0b8      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80084e6:	f7ff fbd3 	bl	8007c90 <LL_RCC_IsActiveFlag_SHDHPRE>
 80084ea:	4603      	mov	r3, r0
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d0f1      	beq.n	80084d4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f003 0304 	and.w	r3, r3, #4
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d016      	beq.n	800852a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	4618      	mov	r0, r3
 8008502:	f7ff fae5 	bl	8007ad0 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008506:	f7fd fa69 	bl	80059dc <HAL_GetTick>
 800850a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800850c:	e008      	b.n	8008520 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800850e:	f7fd fa65 	bl	80059dc <HAL_GetTick>
 8008512:	4602      	mov	r2, r0
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	1ad3      	subs	r3, r2, r3
 8008518:	2b02      	cmp	r3, #2
 800851a:	d901      	bls.n	8008520 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800851c:	2303      	movs	r3, #3
 800851e:	e09b      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8008520:	f7ff fbc9 	bl	8007cb6 <LL_RCC_IsActiveFlag_PPRE1>
 8008524:	4603      	mov	r3, r0
 8008526:	2b00      	cmp	r3, #0
 8008528:	d0f1      	beq.n	800850e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f003 0308 	and.w	r3, r3, #8
 8008532:	2b00      	cmp	r3, #0
 8008534:	d017      	beq.n	8008566 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	691b      	ldr	r3, [r3, #16]
 800853a:	00db      	lsls	r3, r3, #3
 800853c:	4618      	mov	r0, r3
 800853e:	f7ff fadb 	bl	8007af8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8008542:	f7fd fa4b 	bl	80059dc <HAL_GetTick>
 8008546:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8008548:	e008      	b.n	800855c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800854a:	f7fd fa47 	bl	80059dc <HAL_GetTick>
 800854e:	4602      	mov	r2, r0
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	1ad3      	subs	r3, r2, r3
 8008554:	2b02      	cmp	r3, #2
 8008556:	d901      	bls.n	800855c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8008558:	2303      	movs	r3, #3
 800855a:	e07d      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800855c:	f7ff fbbd 	bl	8007cda <LL_RCC_IsActiveFlag_PPRE2>
 8008560:	4603      	mov	r3, r0
 8008562:	2b00      	cmp	r3, #0
 8008564:	d0f1      	beq.n	800854a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f003 0301 	and.w	r3, r3, #1
 800856e:	2b00      	cmp	r3, #0
 8008570:	d043      	beq.n	80085fa <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	2b02      	cmp	r3, #2
 8008578:	d106      	bne.n	8008588 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800857a:	f7ff f87b 	bl	8007674 <LL_RCC_HSE_IsReady>
 800857e:	4603      	mov	r3, r0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d11e      	bne.n	80085c2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8008584:	2301      	movs	r3, #1
 8008586:	e067      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	685b      	ldr	r3, [r3, #4]
 800858c:	2b03      	cmp	r3, #3
 800858e:	d106      	bne.n	800859e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8008590:	f7ff fb16 	bl	8007bc0 <LL_RCC_PLL_IsReady>
 8008594:	4603      	mov	r3, r0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d113      	bne.n	80085c2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	e05c      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d106      	bne.n	80085b4 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80085a6:	f7ff f9e3 	bl	8007970 <LL_RCC_MSI_IsReady>
 80085aa:	4603      	mov	r3, r0
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d108      	bne.n	80085c2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80085b0:	2301      	movs	r3, #1
 80085b2:	e051      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80085b4:	f7ff f88e 	bl	80076d4 <LL_RCC_HSI_IsReady>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d101      	bne.n	80085c2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80085be:	2301      	movs	r3, #1
 80085c0:	e04a      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	685b      	ldr	r3, [r3, #4]
 80085c6:	4618      	mov	r0, r3
 80085c8:	f7ff fa21 	bl	8007a0e <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085cc:	f7fd fa06 	bl	80059dc <HAL_GetTick>
 80085d0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085d2:	e00a      	b.n	80085ea <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80085d4:	f7fd fa02 	bl	80059dc <HAL_GetTick>
 80085d8:	4602      	mov	r2, r0
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	1ad3      	subs	r3, r2, r3
 80085de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d901      	bls.n	80085ea <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80085e6:	2303      	movs	r3, #3
 80085e8:	e036      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80085ea:	f7ff fa24 	bl	8007a36 <LL_RCC_GetSysClkSource>
 80085ee:	4602      	mov	r2, r0
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	009b      	lsls	r3, r3, #2
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d1ec      	bne.n	80085d4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80085fa:	4b19      	ldr	r3, [pc, #100]	@ (8008660 <HAL_RCC_ClockConfig+0x278>)
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f003 0307 	and.w	r3, r3, #7
 8008602:	683a      	ldr	r2, [r7, #0]
 8008604:	429a      	cmp	r2, r3
 8008606:	d21b      	bcs.n	8008640 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008608:	4b15      	ldr	r3, [pc, #84]	@ (8008660 <HAL_RCC_ClockConfig+0x278>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f023 0207 	bic.w	r2, r3, #7
 8008610:	4913      	ldr	r1, [pc, #76]	@ (8008660 <HAL_RCC_ClockConfig+0x278>)
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	4313      	orrs	r3, r2
 8008616:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008618:	f7fd f9e0 	bl	80059dc <HAL_GetTick>
 800861c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800861e:	e008      	b.n	8008632 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8008620:	f7fd f9dc 	bl	80059dc <HAL_GetTick>
 8008624:	4602      	mov	r2, r0
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	1ad3      	subs	r3, r2, r3
 800862a:	2b02      	cmp	r3, #2
 800862c:	d901      	bls.n	8008632 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800862e:	2303      	movs	r3, #3
 8008630:	e012      	b.n	8008658 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008632:	4b0b      	ldr	r3, [pc, #44]	@ (8008660 <HAL_RCC_ClockConfig+0x278>)
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f003 0307 	and.w	r3, r3, #7
 800863a:	683a      	ldr	r2, [r7, #0]
 800863c:	429a      	cmp	r2, r3
 800863e:	d1ef      	bne.n	8008620 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8008640:	f000 f87e 	bl	8008740 <HAL_RCC_GetHCLKFreq>
 8008644:	4603      	mov	r3, r0
 8008646:	4a07      	ldr	r2, [pc, #28]	@ (8008664 <HAL_RCC_ClockConfig+0x27c>)
 8008648:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800864a:	f7fd f9d3 	bl	80059f4 <HAL_GetTickPrio>
 800864e:	4603      	mov	r3, r0
 8008650:	4618      	mov	r0, r3
 8008652:	f7fd f975 	bl	8005940 <HAL_InitTick>
 8008656:	4603      	mov	r3, r0
}
 8008658:	4618      	mov	r0, r3
 800865a:	3710      	adds	r7, #16
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}
 8008660:	58004000 	.word	0x58004000
 8008664:	2000003c 	.word	0x2000003c

08008668 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008668:	b590      	push	{r4, r7, lr}
 800866a:	b085      	sub	sp, #20
 800866c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800866e:	f7ff f9e2 	bl	8007a36 <LL_RCC_GetSysClkSource>
 8008672:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d10a      	bne.n	8008690 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800867a:	f7ff f99e 	bl	80079ba <LL_RCC_MSI_GetRange>
 800867e:	4603      	mov	r3, r0
 8008680:	091b      	lsrs	r3, r3, #4
 8008682:	f003 030f 	and.w	r3, r3, #15
 8008686:	4a2b      	ldr	r2, [pc, #172]	@ (8008734 <HAL_RCC_GetSysClockFreq+0xcc>)
 8008688:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800868c:	60fb      	str	r3, [r7, #12]
 800868e:	e04b      	b.n	8008728 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2b04      	cmp	r3, #4
 8008694:	d102      	bne.n	800869c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008696:	4b28      	ldr	r3, [pc, #160]	@ (8008738 <HAL_RCC_GetSysClockFreq+0xd0>)
 8008698:	60fb      	str	r3, [r7, #12]
 800869a:	e045      	b.n	8008728 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2b08      	cmp	r3, #8
 80086a0:	d10a      	bne.n	80086b8 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80086a2:	f7fe ffb7 	bl	8007614 <LL_RCC_HSE_IsEnabledDiv2>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d102      	bne.n	80086b2 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80086ac:	4b22      	ldr	r3, [pc, #136]	@ (8008738 <HAL_RCC_GetSysClockFreq+0xd0>)
 80086ae:	60fb      	str	r3, [r7, #12]
 80086b0:	e03a      	b.n	8008728 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80086b2:	4b22      	ldr	r3, [pc, #136]	@ (800873c <HAL_RCC_GetSysClockFreq+0xd4>)
 80086b4:	60fb      	str	r3, [r7, #12]
 80086b6:	e037      	b.n	8008728 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80086b8:	f7ff fab9 	bl	8007c2e <LL_RCC_PLL_GetMainSource>
 80086bc:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	2b02      	cmp	r3, #2
 80086c2:	d003      	beq.n	80086cc <HAL_RCC_GetSysClockFreq+0x64>
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	2b03      	cmp	r3, #3
 80086c8:	d003      	beq.n	80086d2 <HAL_RCC_GetSysClockFreq+0x6a>
 80086ca:	e00d      	b.n	80086e8 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80086cc:	4b1a      	ldr	r3, [pc, #104]	@ (8008738 <HAL_RCC_GetSysClockFreq+0xd0>)
 80086ce:	60bb      	str	r3, [r7, #8]
        break;
 80086d0:	e015      	b.n	80086fe <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80086d2:	f7fe ff9f 	bl	8007614 <LL_RCC_HSE_IsEnabledDiv2>
 80086d6:	4603      	mov	r3, r0
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d102      	bne.n	80086e2 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80086dc:	4b16      	ldr	r3, [pc, #88]	@ (8008738 <HAL_RCC_GetSysClockFreq+0xd0>)
 80086de:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80086e0:	e00d      	b.n	80086fe <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80086e2:	4b16      	ldr	r3, [pc, #88]	@ (800873c <HAL_RCC_GetSysClockFreq+0xd4>)
 80086e4:	60bb      	str	r3, [r7, #8]
        break;
 80086e6:	e00a      	b.n	80086fe <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80086e8:	f7ff f967 	bl	80079ba <LL_RCC_MSI_GetRange>
 80086ec:	4603      	mov	r3, r0
 80086ee:	091b      	lsrs	r3, r3, #4
 80086f0:	f003 030f 	and.w	r3, r3, #15
 80086f4:	4a0f      	ldr	r2, [pc, #60]	@ (8008734 <HAL_RCC_GetSysClockFreq+0xcc>)
 80086f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086fa:	60bb      	str	r3, [r7, #8]
        break;
 80086fc:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80086fe:	f7ff fa71 	bl	8007be4 <LL_RCC_PLL_GetN>
 8008702:	4602      	mov	r2, r0
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	fb03 f402 	mul.w	r4, r3, r2
 800870a:	f7ff fa84 	bl	8007c16 <LL_RCC_PLL_GetDivider>
 800870e:	4603      	mov	r3, r0
 8008710:	091b      	lsrs	r3, r3, #4
 8008712:	3301      	adds	r3, #1
 8008714:	fbb4 f4f3 	udiv	r4, r4, r3
 8008718:	f7ff fa71 	bl	8007bfe <LL_RCC_PLL_GetR>
 800871c:	4603      	mov	r3, r0
 800871e:	0f5b      	lsrs	r3, r3, #29
 8008720:	3301      	adds	r3, #1
 8008722:	fbb4 f3f3 	udiv	r3, r4, r3
 8008726:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8008728:	68fb      	ldr	r3, [r7, #12]
}
 800872a:	4618      	mov	r0, r3
 800872c:	3714      	adds	r7, #20
 800872e:	46bd      	mov	sp, r7
 8008730:	bd90      	pop	{r4, r7, pc}
 8008732:	bf00      	nop
 8008734:	080134e4 	.word	0x080134e4
 8008738:	00f42400 	.word	0x00f42400
 800873c:	01e84800 	.word	0x01e84800

08008740 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008740:	b598      	push	{r3, r4, r7, lr}
 8008742:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8008744:	f7ff ff90 	bl	8008668 <HAL_RCC_GetSysClockFreq>
 8008748:	4604      	mov	r4, r0
 800874a:	f7ff f9e9 	bl	8007b20 <LL_RCC_GetAHBPrescaler>
 800874e:	4603      	mov	r3, r0
 8008750:	091b      	lsrs	r3, r3, #4
 8008752:	f003 030f 	and.w	r3, r3, #15
 8008756:	4a03      	ldr	r2, [pc, #12]	@ (8008764 <HAL_RCC_GetHCLKFreq+0x24>)
 8008758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800875c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8008760:	4618      	mov	r0, r3
 8008762:	bd98      	pop	{r3, r4, r7, pc}
 8008764:	08013484 	.word	0x08013484

08008768 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008768:	b598      	push	{r3, r4, r7, lr}
 800876a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800876c:	f7ff ffe8 	bl	8008740 <HAL_RCC_GetHCLKFreq>
 8008770:	4604      	mov	r4, r0
 8008772:	f7ff f9ef 	bl	8007b54 <LL_RCC_GetAPB1Prescaler>
 8008776:	4603      	mov	r3, r0
 8008778:	0a1b      	lsrs	r3, r3, #8
 800877a:	f003 0307 	and.w	r3, r3, #7
 800877e:	4a04      	ldr	r2, [pc, #16]	@ (8008790 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008780:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008784:	f003 031f 	and.w	r3, r3, #31
 8008788:	fa24 f303 	lsr.w	r3, r4, r3
}
 800878c:	4618      	mov	r0, r3
 800878e:	bd98      	pop	{r3, r4, r7, pc}
 8008790:	080134c4 	.word	0x080134c4

08008794 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008794:	b598      	push	{r3, r4, r7, lr}
 8008796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8008798:	f7ff ffd2 	bl	8008740 <HAL_RCC_GetHCLKFreq>
 800879c:	4604      	mov	r4, r0
 800879e:	f7ff f9e5 	bl	8007b6c <LL_RCC_GetAPB2Prescaler>
 80087a2:	4603      	mov	r3, r0
 80087a4:	0adb      	lsrs	r3, r3, #11
 80087a6:	f003 0307 	and.w	r3, r3, #7
 80087aa:	4a04      	ldr	r2, [pc, #16]	@ (80087bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80087ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087b0:	f003 031f 	and.w	r3, r3, #31
 80087b4:	fa24 f303 	lsr.w	r3, r4, r3
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	bd98      	pop	{r3, r4, r7, pc}
 80087bc:	080134c4 	.word	0x080134c4

080087c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80087c0:	b590      	push	{r4, r7, lr}
 80087c2:	b085      	sub	sp, #20
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2bb0      	cmp	r3, #176	@ 0xb0
 80087cc:	d903      	bls.n	80087d6 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80087ce:	4b15      	ldr	r3, [pc, #84]	@ (8008824 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80087d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087d2:	60fb      	str	r3, [r7, #12]
 80087d4:	e007      	b.n	80087e6 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	091b      	lsrs	r3, r3, #4
 80087da:	f003 030f 	and.w	r3, r3, #15
 80087de:	4a11      	ldr	r2, [pc, #68]	@ (8008824 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80087e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087e4:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80087e6:	f7ff f9a7 	bl	8007b38 <LL_RCC_GetAHB4Prescaler>
 80087ea:	4603      	mov	r3, r0
 80087ec:	091b      	lsrs	r3, r3, #4
 80087ee:	f003 030f 	and.w	r3, r3, #15
 80087f2:	4a0d      	ldr	r2, [pc, #52]	@ (8008828 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80087f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087f8:	68fa      	ldr	r2, [r7, #12]
 80087fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80087fe:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	4a0a      	ldr	r2, [pc, #40]	@ (800882c <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8008804:	fba2 2303 	umull	r2, r3, r2, r3
 8008808:	0c9c      	lsrs	r4, r3, #18
 800880a:	f7fe fef5 	bl	80075f8 <HAL_PWREx_GetVoltageRange>
 800880e:	4603      	mov	r3, r0
 8008810:	4619      	mov	r1, r3
 8008812:	4620      	mov	r0, r4
 8008814:	f000 f80c 	bl	8008830 <RCC_SetFlashLatency>
 8008818:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800881a:	4618      	mov	r0, r3
 800881c:	3714      	adds	r7, #20
 800881e:	46bd      	mov	sp, r7
 8008820:	bd90      	pop	{r4, r7, pc}
 8008822:	bf00      	nop
 8008824:	080134e4 	.word	0x080134e4
 8008828:	08013484 	.word	0x08013484
 800882c:	431bde83 	.word	0x431bde83

08008830 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8008830:	b590      	push	{r4, r7, lr}
 8008832:	b093      	sub	sp, #76	@ 0x4c
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
 8008838:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800883a:	4b37      	ldr	r3, [pc, #220]	@ (8008918 <RCC_SetFlashLatency+0xe8>)
 800883c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8008840:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008842:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8008846:	4a35      	ldr	r2, [pc, #212]	@ (800891c <RCC_SetFlashLatency+0xec>)
 8008848:	f107 031c 	add.w	r3, r7, #28
 800884c:	ca07      	ldmia	r2, {r0, r1, r2}
 800884e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8008852:	4b33      	ldr	r3, [pc, #204]	@ (8008920 <RCC_SetFlashLatency+0xf0>)
 8008854:	f107 040c 	add.w	r4, r7, #12
 8008858:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800885a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800885e:	2300      	movs	r3, #0
 8008860:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008868:	d11a      	bne.n	80088a0 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800886a:	2300      	movs	r3, #0
 800886c:	643b      	str	r3, [r7, #64]	@ 0x40
 800886e:	e013      	b.n	8008898 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8008870:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	3348      	adds	r3, #72	@ 0x48
 8008876:	443b      	add	r3, r7
 8008878:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	429a      	cmp	r2, r3
 8008880:	d807      	bhi.n	8008892 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8008882:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	3348      	adds	r3, #72	@ 0x48
 8008888:	443b      	add	r3, r7
 800888a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800888e:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8008890:	e020      	b.n	80088d4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8008892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008894:	3301      	adds	r3, #1
 8008896:	643b      	str	r3, [r7, #64]	@ 0x40
 8008898:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800889a:	2b03      	cmp	r3, #3
 800889c:	d9e8      	bls.n	8008870 <RCC_SetFlashLatency+0x40>
 800889e:	e019      	b.n	80088d4 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80088a0:	2300      	movs	r3, #0
 80088a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088a4:	e013      	b.n	80088ce <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80088a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	3348      	adds	r3, #72	@ 0x48
 80088ac:	443b      	add	r3, r7
 80088ae:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80088b2:	687a      	ldr	r2, [r7, #4]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d807      	bhi.n	80088c8 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80088b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	3348      	adds	r3, #72	@ 0x48
 80088be:	443b      	add	r3, r7
 80088c0:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80088c4:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 80088c6:	e005      	b.n	80088d4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80088c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088ca:	3301      	adds	r3, #1
 80088cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088d0:	2b02      	cmp	r3, #2
 80088d2:	d9e8      	bls.n	80088a6 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80088d4:	4b13      	ldr	r3, [pc, #76]	@ (8008924 <RCC_SetFlashLatency+0xf4>)
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f023 0207 	bic.w	r2, r3, #7
 80088dc:	4911      	ldr	r1, [pc, #68]	@ (8008924 <RCC_SetFlashLatency+0xf4>)
 80088de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088e0:	4313      	orrs	r3, r2
 80088e2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80088e4:	f7fd f87a 	bl	80059dc <HAL_GetTick>
 80088e8:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80088ea:	e008      	b.n	80088fe <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80088ec:	f7fd f876 	bl	80059dc <HAL_GetTick>
 80088f0:	4602      	mov	r2, r0
 80088f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f4:	1ad3      	subs	r3, r2, r3
 80088f6:	2b02      	cmp	r3, #2
 80088f8:	d901      	bls.n	80088fe <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80088fa:	2303      	movs	r3, #3
 80088fc:	e007      	b.n	800890e <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80088fe:	4b09      	ldr	r3, [pc, #36]	@ (8008924 <RCC_SetFlashLatency+0xf4>)
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f003 0307 	and.w	r3, r3, #7
 8008906:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008908:	429a      	cmp	r2, r3
 800890a:	d1ef      	bne.n	80088ec <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800890c:	2300      	movs	r3, #0
}
 800890e:	4618      	mov	r0, r3
 8008910:	374c      	adds	r7, #76	@ 0x4c
 8008912:	46bd      	mov	sp, r7
 8008914:	bd90      	pop	{r4, r7, pc}
 8008916:	bf00      	nop
 8008918:	080132bc 	.word	0x080132bc
 800891c:	080132cc 	.word	0x080132cc
 8008920:	080132d8 	.word	0x080132d8
 8008924:	58004000 	.word	0x58004000

08008928 <LL_RCC_LSE_IsEnabled>:
{
 8008928:	b480      	push	{r7}
 800892a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800892c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008934:	f003 0301 	and.w	r3, r3, #1
 8008938:	2b01      	cmp	r3, #1
 800893a:	d101      	bne.n	8008940 <LL_RCC_LSE_IsEnabled+0x18>
 800893c:	2301      	movs	r3, #1
 800893e:	e000      	b.n	8008942 <LL_RCC_LSE_IsEnabled+0x1a>
 8008940:	2300      	movs	r3, #0
}
 8008942:	4618      	mov	r0, r3
 8008944:	46bd      	mov	sp, r7
 8008946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894a:	4770      	bx	lr

0800894c <LL_RCC_LSE_IsReady>:
{
 800894c:	b480      	push	{r7}
 800894e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008950:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008958:	f003 0302 	and.w	r3, r3, #2
 800895c:	2b02      	cmp	r3, #2
 800895e:	d101      	bne.n	8008964 <LL_RCC_LSE_IsReady+0x18>
 8008960:	2301      	movs	r3, #1
 8008962:	e000      	b.n	8008966 <LL_RCC_LSE_IsReady+0x1a>
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	46bd      	mov	sp, r7
 800896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896e:	4770      	bx	lr

08008970 <LL_RCC_SetRFWKPClockSource>:
{
 8008970:	b480      	push	{r7}
 8008972:	b083      	sub	sp, #12
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8008978:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800897c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008980:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008984:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	4313      	orrs	r3, r2
 800898c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8008990:	bf00      	nop
 8008992:	370c      	adds	r7, #12
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <LL_RCC_SetSMPSClockSource>:
{
 800899c:	b480      	push	{r7}
 800899e:	b083      	sub	sp, #12
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80089a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80089a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089aa:	f023 0203 	bic.w	r2, r3, #3
 80089ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80089b8:	bf00      	nop
 80089ba:	370c      	adds	r7, #12
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr

080089c4 <LL_RCC_SetSMPSPrescaler>:
{
 80089c4:	b480      	push	{r7}
 80089c6:	b083      	sub	sp, #12
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80089cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80089d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089d2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80089d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4313      	orrs	r3, r2
 80089de:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80089e0:	bf00      	nop
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr

080089ec <LL_RCC_SetUSARTClockSource>:
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80089f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80089f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089fc:	f023 0203 	bic.w	r2, r3, #3
 8008a00:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008a0c:	bf00      	nop
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <LL_RCC_SetLPUARTClockSource>:
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8008a20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a28:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008a2c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4313      	orrs	r3, r2
 8008a34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008a38:	bf00      	nop
 8008a3a:	370c      	adds	r7, #12
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <LL_RCC_SetI2CClockSource>:
{
 8008a44:	b480      	push	{r7}
 8008a46:	b083      	sub	sp, #12
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8008a4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008a50:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	091b      	lsrs	r3, r3, #4
 8008a58:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8008a5c:	43db      	mvns	r3, r3
 8008a5e:	401a      	ands	r2, r3
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	011b      	lsls	r3, r3, #4
 8008a64:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8008a68:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008a72:	bf00      	nop
 8008a74:	370c      	adds	r7, #12
 8008a76:	46bd      	mov	sp, r7
 8008a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7c:	4770      	bx	lr

08008a7e <LL_RCC_SetLPTIMClockSource>:
{
 8008a7e:	b480      	push	{r7}
 8008a80:	b083      	sub	sp, #12
 8008a82:	af00      	add	r7, sp, #0
 8008a84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8008a86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008a8a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	0c1b      	lsrs	r3, r3, #16
 8008a92:	041b      	lsls	r3, r3, #16
 8008a94:	43db      	mvns	r3, r3
 8008a96:	401a      	ands	r2, r3
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	041b      	lsls	r3, r3, #16
 8008a9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008aa6:	bf00      	nop
 8008aa8:	370c      	adds	r7, #12
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab0:	4770      	bx	lr

08008ab2 <LL_RCC_SetSAIClockSource>:
{
 8008ab2:	b480      	push	{r7}
 8008ab4:	b083      	sub	sp, #12
 8008ab6:	af00      	add	r7, sp, #0
 8008ab8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8008aba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ac2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008ac6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	4313      	orrs	r3, r2
 8008ace:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008ad2:	bf00      	nop
 8008ad4:	370c      	adds	r7, #12
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008adc:	4770      	bx	lr

08008ade <LL_RCC_SetRNGClockSource>:
{
 8008ade:	b480      	push	{r7}
 8008ae0:	b083      	sub	sp, #12
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8008ae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008aee:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8008af2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	4313      	orrs	r3, r2
 8008afa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008afe:	bf00      	nop
 8008b00:	370c      	adds	r7, #12
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr

08008b0a <LL_RCC_SetCLK48ClockSource>:
{
 8008b0a:	b480      	push	{r7}
 8008b0c:	b083      	sub	sp, #12
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8008b12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008b1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	4313      	orrs	r3, r2
 8008b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008b2a:	bf00      	nop
 8008b2c:	370c      	adds	r7, #12
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b34:	4770      	bx	lr

08008b36 <LL_RCC_SetUSBClockSource>:
{
 8008b36:	b580      	push	{r7, lr}
 8008b38:	b082      	sub	sp, #8
 8008b3a:	af00      	add	r7, sp, #0
 8008b3c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	f7ff ffe3 	bl	8008b0a <LL_RCC_SetCLK48ClockSource>
}
 8008b44:	bf00      	nop
 8008b46:	3708      	adds	r7, #8
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}

08008b4c <LL_RCC_SetADCClockSource>:
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b083      	sub	sp, #12
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8008b54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b5c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008b60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4313      	orrs	r3, r2
 8008b68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8008b6c:	bf00      	nop
 8008b6e:	370c      	adds	r7, #12
 8008b70:	46bd      	mov	sp, r7
 8008b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b76:	4770      	bx	lr

08008b78 <LL_RCC_SetRTCClockSource>:
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8008b80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008b88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008b8c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	4313      	orrs	r3, r2
 8008b94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8008b98:	bf00      	nop
 8008b9a:	370c      	adds	r7, #12
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <LL_RCC_GetRTCClockSource>:
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8008ba8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bb0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr

08008bbe <LL_RCC_ForceBackupDomainReset>:
{
 8008bbe:	b480      	push	{r7}
 8008bc0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8008bc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008bce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008bd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8008bd6:	bf00      	nop
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <LL_RCC_ReleaseBackupDomainReset>:
{
 8008be0:	b480      	push	{r7}
 8008be2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8008be4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008bf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008bf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8008bf8:	bf00      	nop
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr

08008c02 <LL_RCC_PLLSAI1_Enable>:
{
 8008c02:	b480      	push	{r7}
 8008c04:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8008c06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008c10:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008c14:	6013      	str	r3, [r2, #0]
}
 8008c16:	bf00      	nop
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr

08008c20 <LL_RCC_PLLSAI1_Disable>:
{
 8008c20:	b480      	push	{r7}
 8008c22:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8008c24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008c2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008c32:	6013      	str	r3, [r2, #0]
}
 8008c34:	bf00      	nop
 8008c36:	46bd      	mov	sp, r7
 8008c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3c:	4770      	bx	lr

08008c3e <LL_RCC_PLLSAI1_IsReady>:
{
 8008c3e:	b480      	push	{r7}
 8008c40:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8008c42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c50:	d101      	bne.n	8008c56 <LL_RCC_PLLSAI1_IsReady+0x18>
 8008c52:	2301      	movs	r3, #1
 8008c54:	e000      	b.n	8008c58 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8008c56:	2300      	movs	r3, #0
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr

08008c62 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008c62:	b580      	push	{r7, lr}
 8008c64:	b088      	sub	sp, #32
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8008c6e:	2300      	movs	r3, #0
 8008c70:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d034      	beq.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c82:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008c86:	d021      	beq.n	8008ccc <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8008c88:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008c8c:	d81b      	bhi.n	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008c8e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008c92:	d01d      	beq.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8008c94:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008c98:	d815      	bhi.n	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d00b      	beq.n	8008cb6 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8008c9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008ca2:	d110      	bne.n	8008cc6 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8008ca4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ca8:	68db      	ldr	r3, [r3, #12]
 8008caa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008cae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008cb2:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8008cb4:	e00d      	b.n	8008cd2 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	3304      	adds	r3, #4
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f000 f947 	bl	8008f4e <RCCEx_PLLSAI1_ConfigNP>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008cc4:	e005      	b.n	8008cd2 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	77fb      	strb	r3, [r7, #31]
        break;
 8008cca:	e002      	b.n	8008cd2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8008ccc:	bf00      	nop
 8008cce:	e000      	b.n	8008cd2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8008cd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008cd2:	7ffb      	ldrb	r3, [r7, #31]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d105      	bne.n	8008ce4 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f7ff fee8 	bl	8008ab2 <LL_RCC_SetSAIClockSource>
 8008ce2:	e001      	b.n	8008ce8 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ce4:	7ffb      	ldrb	r3, [r7, #31]
 8008ce6:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d046      	beq.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8008cf4:	f7ff ff56 	bl	8008ba4 <LL_RCC_GetRTCClockSource>
 8008cf8:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cfe:	69ba      	ldr	r2, [r7, #24]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d03c      	beq.n	8008d7e <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8008d04:	f7fe fc68 	bl	80075d8 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8008d08:	69bb      	ldr	r3, [r7, #24]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d105      	bne.n	8008d1a <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d12:	4618      	mov	r0, r3
 8008d14:	f7ff ff30 	bl	8008b78 <LL_RCC_SetRTCClockSource>
 8008d18:	e02e      	b.n	8008d78 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8008d1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d22:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8008d24:	f7ff ff4b 	bl	8008bbe <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8008d28:	f7ff ff5a 	bl	8008be0 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d36:	4313      	orrs	r3, r2
 8008d38:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8008d3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008d3e:	697b      	ldr	r3, [r7, #20]
 8008d40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8008d44:	f7ff fdf0 	bl	8008928 <LL_RCC_LSE_IsEnabled>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d114      	bne.n	8008d78 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008d4e:	f7fc fe45 	bl	80059dc <HAL_GetTick>
 8008d52:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8008d54:	e00b      	b.n	8008d6e <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d56:	f7fc fe41 	bl	80059dc <HAL_GetTick>
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	1ad3      	subs	r3, r2, r3
 8008d60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d902      	bls.n	8008d6e <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8008d68:	2303      	movs	r3, #3
 8008d6a:	77fb      	strb	r3, [r7, #31]
              break;
 8008d6c:	e004      	b.n	8008d78 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8008d6e:	f7ff fded 	bl	800894c <LL_RCC_LSE_IsReady>
 8008d72:	4603      	mov	r3, r0
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d1ee      	bne.n	8008d56 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8008d78:	7ffb      	ldrb	r3, [r7, #31]
 8008d7a:	77bb      	strb	r3, [r7, #30]
 8008d7c:	e001      	b.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d7e:	7ffb      	ldrb	r3, [r7, #31]
 8008d80:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f003 0301 	and.w	r3, r3, #1
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d004      	beq.n	8008d98 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	699b      	ldr	r3, [r3, #24]
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7ff fe2a 	bl	80089ec <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f003 0302 	and.w	r3, r3, #2
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d004      	beq.n	8008dae <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	69db      	ldr	r3, [r3, #28]
 8008da8:	4618      	mov	r0, r3
 8008daa:	f7ff fe35 	bl	8008a18 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f003 0310 	and.w	r3, r3, #16
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d004      	beq.n	8008dc4 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f7ff fe5d 	bl	8008a7e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f003 0320 	and.w	r3, r3, #32
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d004      	beq.n	8008dda <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f7ff fe52 	bl	8008a7e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f003 0304 	and.w	r3, r3, #4
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d004      	beq.n	8008df0 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6a1b      	ldr	r3, [r3, #32]
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7ff fe2a 	bl	8008a44 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f003 0308 	and.w	r3, r3, #8
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d004      	beq.n	8008e06 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e00:	4618      	mov	r0, r3
 8008e02:	f7ff fe1f 	bl	8008a44 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d022      	beq.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7ff fe8d 	bl	8008b36 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e20:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e24:	d107      	bne.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8008e26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008e2a:	68db      	ldr	r3, [r3, #12]
 8008e2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008e30:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008e34:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e3a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008e3e:	d10b      	bne.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	3304      	adds	r3, #4
 8008e44:	4618      	mov	r0, r3
 8008e46:	f000 f8dd 	bl	8009004 <RCCEx_PLLSAI1_ConfigNQ>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8008e4e:	7ffb      	ldrb	r3, [r7, #31]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d001      	beq.n	8008e58 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8008e54:	7ffb      	ldrb	r3, [r7, #31]
 8008e56:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d02b      	beq.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e6c:	d008      	beq.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e76:	d003      	beq.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d105      	bne.n	8008e8c <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e84:	4618      	mov	r0, r3
 8008e86:	f7ff fe2a 	bl	8008ade <LL_RCC_SetRNGClockSource>
 8008e8a:	e00a      	b.n	8008ea2 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e94:	60fb      	str	r3, [r7, #12]
 8008e96:	2000      	movs	r0, #0
 8008e98:	f7ff fe21 	bl	8008ade <LL_RCC_SetRNGClockSource>
 8008e9c:	68f8      	ldr	r0, [r7, #12]
 8008e9e:	f7ff fe34 	bl	8008b0a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ea6:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8008eaa:	d107      	bne.n	8008ebc <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8008eac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008eb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008eba:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d022      	beq.n	8008f0e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f7ff fe3d 	bl	8008b4c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ed6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008eda:	d107      	bne.n	8008eec <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008edc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008ee0:	68db      	ldr	r3, [r3, #12]
 8008ee2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008ee6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008eea:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ef0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ef4:	d10b      	bne.n	8008f0e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	3304      	adds	r3, #4
 8008efa:	4618      	mov	r0, r3
 8008efc:	f000 f8dd 	bl	80090ba <RCCEx_PLLSAI1_ConfigNR>
 8008f00:	4603      	mov	r3, r0
 8008f02:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8008f04:	7ffb      	ldrb	r3, [r7, #31]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d001      	beq.n	8008f0e <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8008f0a:	7ffb      	ldrb	r3, [r7, #31]
 8008f0c:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d004      	beq.n	8008f24 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f7ff fd26 	bl	8008970 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d009      	beq.n	8008f44 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f34:	4618      	mov	r0, r3
 8008f36:	f7ff fd45 	bl	80089c4 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f3e:	4618      	mov	r0, r3
 8008f40:	f7ff fd2c 	bl	800899c <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8008f44:	7fbb      	ldrb	r3, [r7, #30]
}
 8008f46:	4618      	mov	r0, r3
 8008f48:	3720      	adds	r7, #32
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	bd80      	pop	{r7, pc}

08008f4e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8008f4e:	b580      	push	{r7, lr}
 8008f50:	b084      	sub	sp, #16
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008f56:	2300      	movs	r3, #0
 8008f58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8008f5a:	f7ff fe61 	bl	8008c20 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008f5e:	f7fc fd3d 	bl	80059dc <HAL_GetTick>
 8008f62:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008f64:	e009      	b.n	8008f7a <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008f66:	f7fc fd39 	bl	80059dc <HAL_GetTick>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	1ad3      	subs	r3, r2, r3
 8008f70:	2b02      	cmp	r3, #2
 8008f72:	d902      	bls.n	8008f7a <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8008f74:	2303      	movs	r3, #3
 8008f76:	73fb      	strb	r3, [r7, #15]
      break;
 8008f78:	e004      	b.n	8008f84 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8008f7a:	f7ff fe60 	bl	8008c3e <LL_RCC_PLLSAI1_IsReady>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d1f0      	bne.n	8008f66 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8008f84:	7bfb      	ldrb	r3, [r7, #15]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d137      	bne.n	8008ffa <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8008f8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008f8e:	691b      	ldr	r3, [r3, #16]
 8008f90:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	021b      	lsls	r3, r3, #8
 8008f9a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8008fa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fa6:	691b      	ldr	r3, [r3, #16]
 8008fa8:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8008fb8:	f7ff fe23 	bl	8008c02 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008fbc:	f7fc fd0e 	bl	80059dc <HAL_GetTick>
 8008fc0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008fc2:	e009      	b.n	8008fd8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008fc4:	f7fc fd0a 	bl	80059dc <HAL_GetTick>
 8008fc8:	4602      	mov	r2, r0
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	1ad3      	subs	r3, r2, r3
 8008fce:	2b02      	cmp	r3, #2
 8008fd0:	d902      	bls.n	8008fd8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8008fd2:	2303      	movs	r3, #3
 8008fd4:	73fb      	strb	r3, [r7, #15]
        break;
 8008fd6:	e004      	b.n	8008fe2 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8008fd8:	f7ff fe31 	bl	8008c3e <LL_RCC_PLLSAI1_IsReady>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d1f0      	bne.n	8008fc4 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8008fe2:	7bfb      	ldrb	r3, [r7, #15]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d108      	bne.n	8008ffa <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8008fe8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fec:	691a      	ldr	r2, [r3, #16]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	691b      	ldr	r3, [r3, #16]
 8008ff2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8008ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3710      	adds	r7, #16
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800900c:	2300      	movs	r3, #0
 800900e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8009010:	f7ff fe06 	bl	8008c20 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009014:	f7fc fce2 	bl	80059dc <HAL_GetTick>
 8009018:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800901a:	e009      	b.n	8009030 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800901c:	f7fc fcde 	bl	80059dc <HAL_GetTick>
 8009020:	4602      	mov	r2, r0
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	1ad3      	subs	r3, r2, r3
 8009026:	2b02      	cmp	r3, #2
 8009028:	d902      	bls.n	8009030 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800902a:	2303      	movs	r3, #3
 800902c:	73fb      	strb	r3, [r7, #15]
      break;
 800902e:	e004      	b.n	800903a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8009030:	f7ff fe05 	bl	8008c3e <LL_RCC_PLLSAI1_IsReady>
 8009034:	4603      	mov	r3, r0
 8009036:	2b00      	cmp	r3, #0
 8009038:	d1f0      	bne.n	800901c <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800903a:	7bfb      	ldrb	r3, [r7, #15]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d137      	bne.n	80090b0 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8009040:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009044:	691b      	ldr	r3, [r3, #16]
 8009046:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	021b      	lsls	r3, r3, #8
 8009050:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009054:	4313      	orrs	r3, r2
 8009056:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8009058:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	689b      	ldr	r3, [r3, #8]
 8009066:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800906a:	4313      	orrs	r3, r2
 800906c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800906e:	f7ff fdc8 	bl	8008c02 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009072:	f7fc fcb3 	bl	80059dc <HAL_GetTick>
 8009076:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009078:	e009      	b.n	800908e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800907a:	f7fc fcaf 	bl	80059dc <HAL_GetTick>
 800907e:	4602      	mov	r2, r0
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	1ad3      	subs	r3, r2, r3
 8009084:	2b02      	cmp	r3, #2
 8009086:	d902      	bls.n	800908e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8009088:	2303      	movs	r3, #3
 800908a:	73fb      	strb	r3, [r7, #15]
        break;
 800908c:	e004      	b.n	8009098 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800908e:	f7ff fdd6 	bl	8008c3e <LL_RCC_PLLSAI1_IsReady>
 8009092:	4603      	mov	r3, r0
 8009094:	2b01      	cmp	r3, #1
 8009096:	d1f0      	bne.n	800907a <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8009098:	7bfb      	ldrb	r3, [r7, #15]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d108      	bne.n	80090b0 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800909e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090a2:	691a      	ldr	r2, [r3, #16]
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	691b      	ldr	r3, [r3, #16]
 80090a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80090ac:	4313      	orrs	r3, r2
 80090ae:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80090b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3710      	adds	r7, #16
 80090b6:	46bd      	mov	sp, r7
 80090b8:	bd80      	pop	{r7, pc}

080090ba <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80090ba:	b580      	push	{r7, lr}
 80090bc:	b084      	sub	sp, #16
 80090be:	af00      	add	r7, sp, #0
 80090c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80090c2:	2300      	movs	r3, #0
 80090c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80090c6:	f7ff fdab 	bl	8008c20 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80090ca:	f7fc fc87 	bl	80059dc <HAL_GetTick>
 80090ce:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80090d0:	e009      	b.n	80090e6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80090d2:	f7fc fc83 	bl	80059dc <HAL_GetTick>
 80090d6:	4602      	mov	r2, r0
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	1ad3      	subs	r3, r2, r3
 80090dc:	2b02      	cmp	r3, #2
 80090de:	d902      	bls.n	80090e6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80090e0:	2303      	movs	r3, #3
 80090e2:	73fb      	strb	r3, [r7, #15]
      break;
 80090e4:	e004      	b.n	80090f0 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80090e6:	f7ff fdaa 	bl	8008c3e <LL_RCC_PLLSAI1_IsReady>
 80090ea:	4603      	mov	r3, r0
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d1f0      	bne.n	80090d2 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80090f0:	7bfb      	ldrb	r3, [r7, #15]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d137      	bne.n	8009166 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80090f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090fa:	691b      	ldr	r3, [r3, #16]
 80090fc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	021b      	lsls	r3, r3, #8
 8009106:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800910a:	4313      	orrs	r3, r2
 800910c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800910e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009112:	691b      	ldr	r3, [r3, #16]
 8009114:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009120:	4313      	orrs	r3, r2
 8009122:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8009124:	f7ff fd6d 	bl	8008c02 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009128:	f7fc fc58 	bl	80059dc <HAL_GetTick>
 800912c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800912e:	e009      	b.n	8009144 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009130:	f7fc fc54 	bl	80059dc <HAL_GetTick>
 8009134:	4602      	mov	r2, r0
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	1ad3      	subs	r3, r2, r3
 800913a:	2b02      	cmp	r3, #2
 800913c:	d902      	bls.n	8009144 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800913e:	2303      	movs	r3, #3
 8009140:	73fb      	strb	r3, [r7, #15]
        break;
 8009142:	e004      	b.n	800914e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8009144:	f7ff fd7b 	bl	8008c3e <LL_RCC_PLLSAI1_IsReady>
 8009148:	4603      	mov	r3, r0
 800914a:	2b01      	cmp	r3, #1
 800914c:	d1f0      	bne.n	8009130 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800914e:	7bfb      	ldrb	r3, [r7, #15]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d108      	bne.n	8009166 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8009154:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009158:	691a      	ldr	r2, [r3, #16]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	691b      	ldr	r3, [r3, #16]
 800915e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009162:	4313      	orrs	r3, r2
 8009164:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8009166:	7bfb      	ldrb	r3, [r7, #15]
}
 8009168:	4618      	mov	r0, r3
 800916a:	3710      	adds	r7, #16
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d101      	bne.n	8009182 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800917e:	2301      	movs	r3, #1
 8009180:	e027      	b.n	80091d2 <HAL_RNG_Init+0x62>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	7a5b      	ldrb	r3, [r3, #9]
 8009186:	b2db      	uxtb	r3, r3
 8009188:	2b00      	cmp	r3, #0
 800918a:	d105      	bne.n	8009198 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2200      	movs	r2, #0
 8009190:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f7fa fd52 	bl	8003c3c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2202      	movs	r2, #2
 800919c:	725a      	strb	r2, [r3, #9]

  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f023 0120 	bic.w	r1, r3, #32
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	685a      	ldr	r2, [r3, #4]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	430a      	orrs	r2, r1
 80091b2:	601a      	str	r2, [r3, #0]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	681a      	ldr	r2, [r3, #0]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f042 0204 	orr.w	r2, r2, #4
 80091c2:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2200      	movs	r2, #0
 80091ce:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 80091d0:	2300      	movs	r3, #0
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3708      	adds	r7, #8
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80091da:	b580      	push	{r7, lr}
 80091dc:	b084      	sub	sp, #16
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80091e2:	2301      	movs	r3, #1
 80091e4:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d101      	bne.n	80091f0 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80091ec:	2301      	movs	r3, #1
 80091ee:	e07a      	b.n	80092e6 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d106      	bne.n	800920a <HAL_RTC_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f7fa fd43 	bl	8003c90 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	2202      	movs	r2, #2
 800920e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	68db      	ldr	r3, [r3, #12]
 8009218:	f003 0310 	and.w	r3, r3, #16
 800921c:	2b10      	cmp	r3, #16
 800921e:	d058      	beq.n	80092d2 <HAL_RTC_Init+0xf8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	22ca      	movs	r2, #202	@ 0xca
 8009226:	625a      	str	r2, [r3, #36]	@ 0x24
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	2253      	movs	r2, #83	@ 0x53
 800922e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f000 f883 	bl	800933c <RTC_EnterInitMode>
 8009236:	4603      	mov	r3, r0
 8009238:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800923a:	7bfb      	ldrb	r3, [r7, #15]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d12c      	bne.n	800929a <HAL_RTC_Init+0xc0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	687a      	ldr	r2, [r7, #4]
 8009248:	6812      	ldr	r2, [r2, #0]
 800924a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800924e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009252:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	6899      	ldr	r1, [r3, #8]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	685a      	ldr	r2, [r3, #4]
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	691b      	ldr	r3, [r3, #16]
 8009262:	431a      	orrs	r2, r3
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	699b      	ldr	r3, [r3, #24]
 8009268:	431a      	orrs	r2, r3
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	430a      	orrs	r2, r1
 8009270:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	68d2      	ldr	r2, [r2, #12]
 800927a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	6919      	ldr	r1, [r3, #16]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	689b      	ldr	r3, [r3, #8]
 8009286:	041a      	lsls	r2, r3, #16
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	430a      	orrs	r2, r1
 800928e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f000 f88b 	bl	80093ac <RTC_ExitInitMode>
 8009296:	4603      	mov	r3, r0
 8009298:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800929a:	7bfb      	ldrb	r3, [r7, #15]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d113      	bne.n	80092c8 <HAL_RTC_Init+0xee>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f022 0203 	bic.w	r2, r2, #3
 80092ae:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	69da      	ldr	r2, [r3, #28]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	695b      	ldr	r3, [r3, #20]
 80092be:	431a      	orrs	r2, r3
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	430a      	orrs	r2, r1
 80092c6:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	22ff      	movs	r2, #255	@ 0xff
 80092ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80092d0:	e001      	b.n	80092d6 <HAL_RTC_Init+0xfc>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80092d2:	2300      	movs	r3, #0
 80092d4:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80092d6:	7bfb      	ldrb	r3, [r7, #15]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d103      	bne.n	80092e4 <HAL_RTC_Init+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2201      	movs	r2, #1
 80092e0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 80092e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3710      	adds	r7, #16
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
	...

080092f0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b084      	sub	sp, #16
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80092f8:	2300      	movs	r3, #0
 80092fa:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a0d      	ldr	r2, [pc, #52]	@ (8009338 <HAL_RTC_WaitForSynchro+0x48>)
 8009302:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009304:	f7fc fb6a 	bl	80059dc <HAL_GetTick>
 8009308:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800930a:	e009      	b.n	8009320 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800930c:	f7fc fb66 	bl	80059dc <HAL_GetTick>
 8009310:	4602      	mov	r2, r0
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	1ad3      	subs	r3, r2, r3
 8009316:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800931a:	d901      	bls.n	8009320 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800931c:	2303      	movs	r3, #3
 800931e:	e007      	b.n	8009330 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	68db      	ldr	r3, [r3, #12]
 8009326:	f003 0320 	and.w	r3, r3, #32
 800932a:	2b00      	cmp	r3, #0
 800932c:	d0ee      	beq.n	800930c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800932e:	2300      	movs	r3, #0
}
 8009330:	4618      	mov	r0, r3
 8009332:	3710      	adds	r7, #16
 8009334:	46bd      	mov	sp, r7
 8009336:	bd80      	pop	{r7, pc}
 8009338:	0001ff5f 	.word	0x0001ff5f

0800933c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b084      	sub	sp, #16
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009344:	2300      	movs	r3, #0
 8009346:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8009348:	2300      	movs	r3, #0
 800934a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	68db      	ldr	r3, [r3, #12]
 8009352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009356:	2b00      	cmp	r3, #0
 8009358:	d123      	bne.n	80093a2 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	68da      	ldr	r2, [r3, #12]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009368:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800936a:	f7fc fb37 	bl	80059dc <HAL_GetTick>
 800936e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009370:	e00d      	b.n	800938e <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009372:	f7fc fb33 	bl	80059dc <HAL_GetTick>
 8009376:	4602      	mov	r2, r0
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	1ad3      	subs	r3, r2, r3
 800937c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009380:	d905      	bls.n	800938e <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2204      	movs	r2, #4
 8009386:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 800938a:	2301      	movs	r3, #1
 800938c:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	68db      	ldr	r3, [r3, #12]
 8009394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009398:	2b00      	cmp	r3, #0
 800939a:	d102      	bne.n	80093a2 <RTC_EnterInitMode+0x66>
 800939c:	7bfb      	ldrb	r3, [r7, #15]
 800939e:	2b01      	cmp	r3, #1
 80093a0:	d1e7      	bne.n	8009372 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80093a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3710      	adds	r7, #16
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80093b4:	2300      	movs	r3, #0
 80093b6:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	68da      	ldr	r2, [r3, #12]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80093c6:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	689b      	ldr	r3, [r3, #8]
 80093ce:	f003 0320 	and.w	r3, r3, #32
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d10b      	bne.n	80093ee <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f7ff ff8a 	bl	80092f0 <HAL_RTC_WaitForSynchro>
 80093dc:	4603      	mov	r3, r0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d005      	beq.n	80093ee <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2204      	movs	r2, #4
 80093e6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 80093ea:	2301      	movs	r3, #1
 80093ec:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80093ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3710      	adds	r7, #16
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80093f8:	b480      	push	{r7}
 80093fa:	b087      	sub	sp, #28
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	60f8      	str	r0, [r7, #12]
 8009400:	60b9      	str	r1, [r7, #8]
 8009402:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8009404:	4b5f      	ldr	r3, [pc, #380]	@ (8009584 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4a5f      	ldr	r2, [pc, #380]	@ (8009588 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 800940a:	fba2 2303 	umull	r2, r3, r2, r3
 800940e:	0adb      	lsrs	r3, r3, #11
 8009410:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009414:	fb02 f303 	mul.w	r3, r2, r3
 8009418:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009420:	2b01      	cmp	r3, #1
 8009422:	d101      	bne.n	8009428 <HAL_RTCEx_SetWakeUpTimer_IT+0x30>
 8009424:	2302      	movs	r3, #2
 8009426:	e0a7      	b.n	8009578 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2201      	movs	r2, #1
 800942c:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2202      	movs	r2, #2
 8009434:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	22ca      	movs	r2, #202	@ 0xca
 800943e:	625a      	str	r2, [r3, #36]	@ 0x24
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	2253      	movs	r2, #83	@ 0x53
 8009446:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	689b      	ldr	r3, [r3, #8]
 800944e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009452:	2b00      	cmp	r3, #0
 8009454:	d01a      	beq.n	800948c <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	3b01      	subs	r3, #1
 800945a:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d10d      	bne.n	800947e <HAL_RTCEx_SetWakeUpTimer_IT+0x86>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	22ff      	movs	r2, #255	@ 0xff
 8009468:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2203      	movs	r2, #3
 800946e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	2200      	movs	r2, #0
 8009476:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800947a:	2303      	movs	r3, #3
 800947c:	e07c      	b.n	8009578 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	f003 0304 	and.w	r3, r3, #4
 8009488:	2b00      	cmp	r3, #0
 800948a:	d1e4      	bne.n	8009456 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	689a      	ldr	r2, [r3, #8]
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800949a:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	68db      	ldr	r3, [r3, #12]
 80094a2:	b2da      	uxtb	r2, r3
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80094ac:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80094ae:	4b35      	ldr	r3, [pc, #212]	@ (8009584 <HAL_RTCEx_SetWakeUpTimer_IT+0x18c>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	4a35      	ldr	r2, [pc, #212]	@ (8009588 <HAL_RTCEx_SetWakeUpTimer_IT+0x190>)
 80094b4:	fba2 2303 	umull	r2, r3, r2, r3
 80094b8:	0adb      	lsrs	r3, r3, #11
 80094ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80094be:	fb02 f303 	mul.w	r3, r2, r3
 80094c2:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	3b01      	subs	r3, #1
 80094c8:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d10d      	bne.n	80094ec <HAL_RTCEx_SetWakeUpTimer_IT+0xf4>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	22ff      	movs	r2, #255	@ 0xff
 80094d6:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	2203      	movs	r2, #3
 80094dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	2200      	movs	r2, #0
 80094e4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 80094e8:	2303      	movs	r3, #3
 80094ea:	e045      	b.n	8009578 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	68db      	ldr	r3, [r3, #12]
 80094f2:	f003 0304 	and.w	r3, r3, #4
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d0e4      	beq.n	80094c4 <HAL_RTCEx_SetWakeUpTimer_IT+0xcc>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	689a      	ldr	r2, [r3, #8]
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f022 0207 	bic.w	r2, r2, #7
 8009508:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	6899      	ldr	r1, [r3, #8]
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	687a      	ldr	r2, [r7, #4]
 8009516:	430a      	orrs	r2, r1
 8009518:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	68ba      	ldr	r2, [r7, #8]
 8009520:	615a      	str	r2, [r3, #20]

  /* Enable and configure the EXTI line associated to the RTC Wakeup Timer interrupt */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8009522:	4b1a      	ldr	r3, [pc, #104]	@ (800958c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8009524:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009528:	4a18      	ldr	r2, [pc, #96]	@ (800958c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 800952a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800952e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8009532:	4b16      	ldr	r3, [pc, #88]	@ (800958c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a15      	ldr	r2, [pc, #84]	@ (800958c <HAL_RTCEx_SetWakeUpTimer_IT+0x194>)
 8009538:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800953c:	6013      	str	r3, [r2, #0]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	689a      	ldr	r2, [r3, #8]
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800954c:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	689a      	ldr	r2, [r3, #8]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800955c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	22ff      	movs	r2, #255	@ 0xff
 8009564:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2201      	movs	r2, #1
 800956a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2200      	movs	r2, #0
 8009572:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8009576:	2300      	movs	r3, #0
}
 8009578:	4618      	mov	r0, r3
 800957a:	371c      	adds	r7, #28
 800957c:	46bd      	mov	sp, r7
 800957e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009582:	4770      	bx	lr
 8009584:	2000003c 	.word	0x2000003c
 8009588:	10624dd3 	.word	0x10624dd3
 800958c:	58000800 	.word	0x58000800

08009590 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8009590:	b480      	push	{r7}
 8009592:	b083      	sub	sp, #12
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d101      	bne.n	80095a6 <HAL_RTCEx_EnableBypassShadow+0x16>
 80095a2:	2302      	movs	r3, #2
 80095a4:	e024      	b.n	80095f0 <HAL_RTCEx_EnableBypassShadow+0x60>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2201      	movs	r2, #1
 80095aa:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2202      	movs	r2, #2
 80095b2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	22ca      	movs	r2, #202	@ 0xca
 80095bc:	625a      	str	r2, [r3, #36]	@ 0x24
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	2253      	movs	r2, #83	@ 0x53
 80095c4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint32_t)RTC_CR_BYPSHAD;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	689a      	ldr	r2, [r3, #8]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f042 0220 	orr.w	r2, r2, #32
 80095d4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	22ff      	movs	r2, #255	@ 0xff
 80095dc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2201      	movs	r2, #1
 80095e2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80095ee:	2300      	movs	r3, #0
}
 80095f0:	4618      	mov	r0, r3
 80095f2:	370c      	adds	r7, #12
 80095f4:	46bd      	mov	sp, r7
 80095f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fa:	4770      	bx	lr

080095fc <LL_RCC_GetUSARTClockSource>:
{
 80095fc:	b480      	push	{r7}
 80095fe:	b083      	sub	sp, #12
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8009604:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009608:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	4013      	ands	r3, r2
}
 8009610:	4618      	mov	r0, r3
 8009612:	370c      	adds	r7, #12
 8009614:	46bd      	mov	sp, r7
 8009616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961a:	4770      	bx	lr

0800961c <LL_RCC_GetLPUARTClockSource>:
{
 800961c:	b480      	push	{r7}
 800961e:	b083      	sub	sp, #12
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8009624:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009628:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	4013      	ands	r3, r2
}
 8009630:	4618      	mov	r0, r3
 8009632:	370c      	adds	r7, #12
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr

0800963c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b082      	sub	sp, #8
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2b00      	cmp	r3, #0
 8009648:	d101      	bne.n	800964e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800964a:	2301      	movs	r3, #1
 800964c:	e042      	b.n	80096d4 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009654:	2b00      	cmp	r3, #0
 8009656:	d106      	bne.n	8009666 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2200      	movs	r2, #0
 800965c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f7fa f9f7 	bl	8003a54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2224      	movs	r2, #36	@ 0x24
 800966a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	681a      	ldr	r2, [r3, #0]
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f022 0201 	bic.w	r2, r2, #1
 800967c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009682:	2b00      	cmp	r3, #0
 8009684:	d002      	beq.n	800968c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f000 fe7e 	bl	800a388 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800968c:	6878      	ldr	r0, [r7, #4]
 800968e:	f000 fc53 	bl	8009f38 <UART_SetConfig>
 8009692:	4603      	mov	r3, r0
 8009694:	2b01      	cmp	r3, #1
 8009696:	d101      	bne.n	800969c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009698:	2301      	movs	r3, #1
 800969a:	e01b      	b.n	80096d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	685a      	ldr	r2, [r3, #4]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80096aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	689a      	ldr	r2, [r3, #8]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80096ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	681a      	ldr	r2, [r3, #0]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f042 0201 	orr.w	r2, r2, #1
 80096ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80096cc:	6878      	ldr	r0, [r7, #4]
 80096ce:	f000 fefd 	bl	800a4cc <UART_CheckIdleState>
 80096d2:	4603      	mov	r3, r0
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3708      	adds	r7, #8
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}

080096dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b08a      	sub	sp, #40	@ 0x28
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	60f8      	str	r0, [r7, #12]
 80096e4:	60b9      	str	r1, [r7, #8]
 80096e6:	4613      	mov	r3, r2
 80096e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80096f0:	2b20      	cmp	r3, #32
 80096f2:	d137      	bne.n	8009764 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d002      	beq.n	8009700 <HAL_UART_Receive_IT+0x24>
 80096fa:	88fb      	ldrh	r3, [r7, #6]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d101      	bne.n	8009704 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009700:	2301      	movs	r3, #1
 8009702:	e030      	b.n	8009766 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	2200      	movs	r2, #0
 8009708:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	4a18      	ldr	r2, [pc, #96]	@ (8009770 <HAL_UART_Receive_IT+0x94>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d01f      	beq.n	8009754 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800971e:	2b00      	cmp	r3, #0
 8009720:	d018      	beq.n	8009754 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	e853 3f00 	ldrex	r3, [r3]
 800972e:	613b      	str	r3, [r7, #16]
   return(result);
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009736:	627b      	str	r3, [r7, #36]	@ 0x24
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	461a      	mov	r2, r3
 800973e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009740:	623b      	str	r3, [r7, #32]
 8009742:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009744:	69f9      	ldr	r1, [r7, #28]
 8009746:	6a3a      	ldr	r2, [r7, #32]
 8009748:	e841 2300 	strex	r3, r2, [r1]
 800974c:	61bb      	str	r3, [r7, #24]
   return(result);
 800974e:	69bb      	ldr	r3, [r7, #24]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d1e6      	bne.n	8009722 <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009754:	88fb      	ldrh	r3, [r7, #6]
 8009756:	461a      	mov	r2, r3
 8009758:	68b9      	ldr	r1, [r7, #8]
 800975a:	68f8      	ldr	r0, [r7, #12]
 800975c:	f000 ffce 	bl	800a6fc <UART_Start_Receive_IT>
 8009760:	4603      	mov	r3, r0
 8009762:	e000      	b.n	8009766 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009764:	2302      	movs	r3, #2
  }
}
 8009766:	4618      	mov	r0, r3
 8009768:	3728      	adds	r7, #40	@ 0x28
 800976a:	46bd      	mov	sp, r7
 800976c:	bd80      	pop	{r7, pc}
 800976e:	bf00      	nop
 8009770:	40008000 	.word	0x40008000

08009774 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b08a      	sub	sp, #40	@ 0x28
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	4613      	mov	r3, r2
 8009780:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009788:	2b20      	cmp	r3, #32
 800978a:	d167      	bne.n	800985c <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d002      	beq.n	8009798 <HAL_UART_Transmit_DMA+0x24>
 8009792:	88fb      	ldrh	r3, [r7, #6]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d101      	bne.n	800979c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8009798:	2301      	movs	r3, #1
 800979a:	e060      	b.n	800985e <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	68ba      	ldr	r2, [r7, #8]
 80097a0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	88fa      	ldrh	r2, [r7, #6]
 80097a6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	88fa      	ldrh	r2, [r7, #6]
 80097ae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	2200      	movs	r2, #0
 80097b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	2221      	movs	r2, #33	@ 0x21
 80097be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d028      	beq.n	800981c <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80097ce:	4a26      	ldr	r2, [pc, #152]	@ (8009868 <HAL_UART_Transmit_DMA+0xf4>)
 80097d0:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80097d6:	4a25      	ldr	r2, [pc, #148]	@ (800986c <HAL_UART_Transmit_DMA+0xf8>)
 80097d8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80097de:	4a24      	ldr	r2, [pc, #144]	@ (8009870 <HAL_UART_Transmit_DMA+0xfc>)
 80097e0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80097e6:	2200      	movs	r2, #0
 80097e8:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097f2:	4619      	mov	r1, r3
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	3328      	adds	r3, #40	@ 0x28
 80097fa:	461a      	mov	r2, r3
 80097fc:	88fb      	ldrh	r3, [r7, #6]
 80097fe:	f7fc fb5f 	bl	8005ec0 <HAL_DMA_Start_IT>
 8009802:	4603      	mov	r3, r0
 8009804:	2b00      	cmp	r3, #0
 8009806:	d009      	beq.n	800981c <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2210      	movs	r2, #16
 800980c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2220      	movs	r2, #32
 8009814:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8009818:	2301      	movs	r3, #1
 800981a:	e020      	b.n	800985e <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2240      	movs	r2, #64	@ 0x40
 8009822:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	3308      	adds	r3, #8
 800982a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800982c:	697b      	ldr	r3, [r7, #20]
 800982e:	e853 3f00 	ldrex	r3, [r3]
 8009832:	613b      	str	r3, [r7, #16]
   return(result);
 8009834:	693b      	ldr	r3, [r7, #16]
 8009836:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800983a:	627b      	str	r3, [r7, #36]	@ 0x24
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	3308      	adds	r3, #8
 8009842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009844:	623a      	str	r2, [r7, #32]
 8009846:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009848:	69f9      	ldr	r1, [r7, #28]
 800984a:	6a3a      	ldr	r2, [r7, #32]
 800984c:	e841 2300 	strex	r3, r2, [r1]
 8009850:	61bb      	str	r3, [r7, #24]
   return(result);
 8009852:	69bb      	ldr	r3, [r7, #24]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d1e5      	bne.n	8009824 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8009858:	2300      	movs	r3, #0
 800985a:	e000      	b.n	800985e <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800985c:	2302      	movs	r3, #2
  }
}
 800985e:	4618      	mov	r0, r3
 8009860:	3728      	adds	r7, #40	@ 0x28
 8009862:	46bd      	mov	sp, r7
 8009864:	bd80      	pop	{r7, pc}
 8009866:	bf00      	nop
 8009868:	0800aa8f 	.word	0x0800aa8f
 800986c:	0800ab29 	.word	0x0800ab29
 8009870:	0800ab45 	.word	0x0800ab45

08009874 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b0ba      	sub	sp, #232	@ 0xe8
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	69db      	ldr	r3, [r3, #28]
 8009882:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800989a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800989e:	f640 030f 	movw	r3, #2063	@ 0x80f
 80098a2:	4013      	ands	r3, r2
 80098a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80098a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d11b      	bne.n	80098e8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80098b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098b4:	f003 0320 	and.w	r3, r3, #32
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d015      	beq.n	80098e8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80098bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098c0:	f003 0320 	and.w	r3, r3, #32
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d105      	bne.n	80098d4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80098c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80098cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d009      	beq.n	80098e8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80098d8:	2b00      	cmp	r3, #0
 80098da:	f000 8300 	beq.w	8009ede <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80098e2:	6878      	ldr	r0, [r7, #4]
 80098e4:	4798      	blx	r3
      }
      return;
 80098e6:	e2fa      	b.n	8009ede <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80098e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	f000 8123 	beq.w	8009b38 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80098f2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80098f6:	4b8d      	ldr	r3, [pc, #564]	@ (8009b2c <HAL_UART_IRQHandler+0x2b8>)
 80098f8:	4013      	ands	r3, r2
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d106      	bne.n	800990c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80098fe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009902:	4b8b      	ldr	r3, [pc, #556]	@ (8009b30 <HAL_UART_IRQHandler+0x2bc>)
 8009904:	4013      	ands	r3, r2
 8009906:	2b00      	cmp	r3, #0
 8009908:	f000 8116 	beq.w	8009b38 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800990c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009910:	f003 0301 	and.w	r3, r3, #1
 8009914:	2b00      	cmp	r3, #0
 8009916:	d011      	beq.n	800993c <HAL_UART_IRQHandler+0xc8>
 8009918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800991c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009920:	2b00      	cmp	r3, #0
 8009922:	d00b      	beq.n	800993c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	2201      	movs	r2, #1
 800992a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009932:	f043 0201 	orr.w	r2, r3, #1
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800993c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009940:	f003 0302 	and.w	r3, r3, #2
 8009944:	2b00      	cmp	r3, #0
 8009946:	d011      	beq.n	800996c <HAL_UART_IRQHandler+0xf8>
 8009948:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800994c:	f003 0301 	and.w	r3, r3, #1
 8009950:	2b00      	cmp	r3, #0
 8009952:	d00b      	beq.n	800996c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	2202      	movs	r2, #2
 800995a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009962:	f043 0204 	orr.w	r2, r3, #4
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800996c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009970:	f003 0304 	and.w	r3, r3, #4
 8009974:	2b00      	cmp	r3, #0
 8009976:	d011      	beq.n	800999c <HAL_UART_IRQHandler+0x128>
 8009978:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800997c:	f003 0301 	and.w	r3, r3, #1
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00b      	beq.n	800999c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	2204      	movs	r2, #4
 800998a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009992:	f043 0202 	orr.w	r2, r3, #2
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800999c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099a0:	f003 0308 	and.w	r3, r3, #8
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d017      	beq.n	80099d8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80099a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099ac:	f003 0320 	and.w	r3, r3, #32
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d105      	bne.n	80099c0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80099b4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80099b8:	4b5c      	ldr	r3, [pc, #368]	@ (8009b2c <HAL_UART_IRQHandler+0x2b8>)
 80099ba:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d00b      	beq.n	80099d8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	2208      	movs	r2, #8
 80099c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099ce:	f043 0208 	orr.w	r2, r3, #8
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80099d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d012      	beq.n	8009a0a <HAL_UART_IRQHandler+0x196>
 80099e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099e8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d00c      	beq.n	8009a0a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80099f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a00:	f043 0220 	orr.w	r2, r3, #32
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	f000 8266 	beq.w	8009ee2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a1a:	f003 0320 	and.w	r3, r3, #32
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d013      	beq.n	8009a4a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009a22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a26:	f003 0320 	and.w	r3, r3, #32
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d105      	bne.n	8009a3a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009a2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d007      	beq.n	8009a4a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d003      	beq.n	8009a4a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a50:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	689b      	ldr	r3, [r3, #8]
 8009a5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a5e:	2b40      	cmp	r3, #64	@ 0x40
 8009a60:	d005      	beq.n	8009a6e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009a62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a66:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d054      	beq.n	8009b18 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f000 ffa7 	bl	800a9c2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a7e:	2b40      	cmp	r3, #64	@ 0x40
 8009a80:	d146      	bne.n	8009b10 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	3308      	adds	r3, #8
 8009a88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009a90:	e853 3f00 	ldrex	r3, [r3]
 8009a94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009a98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009aa0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	3308      	adds	r3, #8
 8009aaa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009aae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009ab2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009aba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009abe:	e841 2300 	strex	r3, r2, [r1]
 8009ac2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009ac6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d1d9      	bne.n	8009a82 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d017      	beq.n	8009b08 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ade:	4a15      	ldr	r2, [pc, #84]	@ (8009b34 <HAL_UART_IRQHandler+0x2c0>)
 8009ae0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f7fc fac3 	bl	8006074 <HAL_DMA_Abort_IT>
 8009aee:	4603      	mov	r3, r0
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d019      	beq.n	8009b28 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009afc:	687a      	ldr	r2, [r7, #4]
 8009afe:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009b02:	4610      	mov	r0, r2
 8009b04:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b06:	e00f      	b.n	8009b28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f000 f9ff 	bl	8009f0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b0e:	e00b      	b.n	8009b28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f000 f9fb 	bl	8009f0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b16:	e007      	b.n	8009b28 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 f9f7 	bl	8009f0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2200      	movs	r2, #0
 8009b22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009b26:	e1dc      	b.n	8009ee2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b28:	bf00      	nop
    return;
 8009b2a:	e1da      	b.n	8009ee2 <HAL_UART_IRQHandler+0x66e>
 8009b2c:	10000001 	.word	0x10000001
 8009b30:	04000120 	.word	0x04000120
 8009b34:	0800abc5 	.word	0x0800abc5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	f040 8170 	bne.w	8009e22 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009b42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b46:	f003 0310 	and.w	r3, r3, #16
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	f000 8169 	beq.w	8009e22 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009b50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b54:	f003 0310 	and.w	r3, r3, #16
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	f000 8162 	beq.w	8009e22 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	2210      	movs	r2, #16
 8009b64:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	689b      	ldr	r3, [r3, #8]
 8009b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b70:	2b40      	cmp	r3, #64	@ 0x40
 8009b72:	f040 80d8 	bne.w	8009d26 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	685b      	ldr	r3, [r3, #4]
 8009b80:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009b84:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	f000 80af 	beq.w	8009cec <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009b94:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009b98:	429a      	cmp	r2, r3
 8009b9a:	f080 80a7 	bcs.w	8009cec <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009ba4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f003 0320 	and.w	r3, r3, #32
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	f040 8087 	bne.w	8009cca <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009bc8:	e853 3f00 	ldrex	r3, [r3]
 8009bcc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009bd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009bd4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009bd8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	461a      	mov	r2, r3
 8009be2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009be6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009bea:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009bf2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009bf6:	e841 2300 	strex	r3, r2, [r1]
 8009bfa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009bfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d1da      	bne.n	8009bbc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	3308      	adds	r3, #8
 8009c0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009c10:	e853 3f00 	ldrex	r3, [r3]
 8009c14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009c16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009c18:	f023 0301 	bic.w	r3, r3, #1
 8009c1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	3308      	adds	r3, #8
 8009c26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009c2a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009c2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009c32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009c36:	e841 2300 	strex	r3, r2, [r1]
 8009c3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009c3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d1e1      	bne.n	8009c06 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	3308      	adds	r3, #8
 8009c48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c4c:	e853 3f00 	ldrex	r3, [r3]
 8009c50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009c52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	3308      	adds	r3, #8
 8009c62:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009c66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009c68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009c6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009c6e:	e841 2300 	strex	r3, r2, [r1]
 8009c72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009c74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d1e3      	bne.n	8009c42 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2220      	movs	r2, #32
 8009c7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2200      	movs	r2, #0
 8009c86:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c90:	e853 3f00 	ldrex	r3, [r3]
 8009c94:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009c96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c98:	f023 0310 	bic.w	r3, r3, #16
 8009c9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009caa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009cac:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009cb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009cb2:	e841 2300 	strex	r3, r2, [r1]
 8009cb6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009cb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d1e4      	bne.n	8009c88 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f7fc f976 	bl	8005fb6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2202      	movs	r2, #2
 8009cce:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009cdc:	b29b      	uxth	r3, r3
 8009cde:	1ad3      	subs	r3, r2, r3
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	4619      	mov	r1, r3
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f000 f91b 	bl	8009f20 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009cea:	e0fc      	b.n	8009ee6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009cf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009cf6:	429a      	cmp	r2, r3
 8009cf8:	f040 80f5 	bne.w	8009ee6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f003 0320 	and.w	r3, r3, #32
 8009d0a:	2b20      	cmp	r3, #32
 8009d0c:	f040 80eb 	bne.w	8009ee6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2202      	movs	r2, #2
 8009d14:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d1c:	4619      	mov	r1, r3
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f000 f8fe 	bl	8009f20 <HAL_UARTEx_RxEventCallback>
      return;
 8009d24:	e0df      	b.n	8009ee6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d32:	b29b      	uxth	r3, r3
 8009d34:	1ad3      	subs	r3, r2, r3
 8009d36:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d40:	b29b      	uxth	r3, r3
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	f000 80d1 	beq.w	8009eea <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009d48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	f000 80cc 	beq.w	8009eea <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d5a:	e853 3f00 	ldrex	r3, [r3]
 8009d5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d66:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	461a      	mov	r2, r3
 8009d70:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009d74:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d76:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d7c:	e841 2300 	strex	r3, r2, [r1]
 8009d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d1e4      	bne.n	8009d52 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	3308      	adds	r3, #8
 8009d8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d92:	e853 3f00 	ldrex	r3, [r3]
 8009d96:	623b      	str	r3, [r7, #32]
   return(result);
 8009d98:	6a3b      	ldr	r3, [r7, #32]
 8009d9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d9e:	f023 0301 	bic.w	r3, r3, #1
 8009da2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	3308      	adds	r3, #8
 8009dac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009db0:	633a      	str	r2, [r7, #48]	@ 0x30
 8009db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009db8:	e841 2300 	strex	r3, r2, [r1]
 8009dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d1e1      	bne.n	8009d88 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2220      	movs	r2, #32
 8009dc8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dde:	693b      	ldr	r3, [r7, #16]
 8009de0:	e853 3f00 	ldrex	r3, [r3]
 8009de4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f023 0310 	bic.w	r3, r3, #16
 8009dec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	461a      	mov	r2, r3
 8009df6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009dfa:	61fb      	str	r3, [r7, #28]
 8009dfc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dfe:	69b9      	ldr	r1, [r7, #24]
 8009e00:	69fa      	ldr	r2, [r7, #28]
 8009e02:	e841 2300 	strex	r3, r2, [r1]
 8009e06:	617b      	str	r3, [r7, #20]
   return(result);
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d1e4      	bne.n	8009dd8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2202      	movs	r2, #2
 8009e12:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009e14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009e18:	4619      	mov	r1, r3
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f000 f880 	bl	8009f20 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009e20:	e063      	b.n	8009eea <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d00e      	beq.n	8009e4c <HAL_UART_IRQHandler+0x5d8>
 8009e2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d008      	beq.n	8009e4c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009e42:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f001 fc1b 	bl	800b680 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009e4a:	e051      	b.n	8009ef0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d014      	beq.n	8009e82 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d105      	bne.n	8009e70 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009e64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d008      	beq.n	8009e82 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d03a      	beq.n	8009eee <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	4798      	blx	r3
    }
    return;
 8009e80:	e035      	b.n	8009eee <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009e82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d009      	beq.n	8009ea2 <HAL_UART_IRQHandler+0x62e>
 8009e8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d003      	beq.n	8009ea2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f000 fea4 	bl	800abe8 <UART_EndTransmit_IT>
    return;
 8009ea0:	e026      	b.n	8009ef0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ea6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d009      	beq.n	8009ec2 <HAL_UART_IRQHandler+0x64e>
 8009eae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009eb2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d003      	beq.n	8009ec2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f001 fbf4 	bl	800b6a8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009ec0:	e016      	b.n	8009ef0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ec6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d010      	beq.n	8009ef0 <HAL_UART_IRQHandler+0x67c>
 8009ece:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	da0c      	bge.n	8009ef0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f001 fbdc 	bl	800b694 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009edc:	e008      	b.n	8009ef0 <HAL_UART_IRQHandler+0x67c>
      return;
 8009ede:	bf00      	nop
 8009ee0:	e006      	b.n	8009ef0 <HAL_UART_IRQHandler+0x67c>
    return;
 8009ee2:	bf00      	nop
 8009ee4:	e004      	b.n	8009ef0 <HAL_UART_IRQHandler+0x67c>
      return;
 8009ee6:	bf00      	nop
 8009ee8:	e002      	b.n	8009ef0 <HAL_UART_IRQHandler+0x67c>
      return;
 8009eea:	bf00      	nop
 8009eec:	e000      	b.n	8009ef0 <HAL_UART_IRQHandler+0x67c>
    return;
 8009eee:	bf00      	nop
  }
}
 8009ef0:	37e8      	adds	r7, #232	@ 0xe8
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop

08009ef8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009ef8:	b480      	push	{r7}
 8009efa:	b083      	sub	sp, #12
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009f00:	bf00      	nop
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr

08009f0c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b083      	sub	sp, #12
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009f14:	bf00      	nop
 8009f16:	370c      	adds	r7, #12
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr

08009f20 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b083      	sub	sp, #12
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	460b      	mov	r3, r1
 8009f2a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009f2c:	bf00      	nop
 8009f2e:	370c      	adds	r7, #12
 8009f30:	46bd      	mov	sp, r7
 8009f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f36:	4770      	bx	lr

08009f38 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009f3c:	b08c      	sub	sp, #48	@ 0x30
 8009f3e:	af00      	add	r7, sp, #0
 8009f40:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009f42:	2300      	movs	r3, #0
 8009f44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009f48:	697b      	ldr	r3, [r7, #20]
 8009f4a:	689a      	ldr	r2, [r3, #8]
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	691b      	ldr	r3, [r3, #16]
 8009f50:	431a      	orrs	r2, r3
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	695b      	ldr	r3, [r3, #20]
 8009f56:	431a      	orrs	r2, r3
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	69db      	ldr	r3, [r3, #28]
 8009f5c:	4313      	orrs	r3, r2
 8009f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009f60:	697b      	ldr	r3, [r7, #20]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	681a      	ldr	r2, [r3, #0]
 8009f66:	4baf      	ldr	r3, [pc, #700]	@ (800a224 <UART_SetConfig+0x2ec>)
 8009f68:	4013      	ands	r3, r2
 8009f6a:	697a      	ldr	r2, [r7, #20]
 8009f6c:	6812      	ldr	r2, [r2, #0]
 8009f6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f70:	430b      	orrs	r3, r1
 8009f72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009f74:	697b      	ldr	r3, [r7, #20]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	685b      	ldr	r3, [r3, #4]
 8009f7a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	68da      	ldr	r2, [r3, #12]
 8009f82:	697b      	ldr	r3, [r7, #20]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	430a      	orrs	r2, r1
 8009f88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	699b      	ldr	r3, [r3, #24]
 8009f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009f90:	697b      	ldr	r3, [r7, #20]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4aa4      	ldr	r2, [pc, #656]	@ (800a228 <UART_SetConfig+0x2f0>)
 8009f96:	4293      	cmp	r3, r2
 8009f98:	d004      	beq.n	8009fa4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	6a1b      	ldr	r3, [r3, #32]
 8009f9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fa0:	4313      	orrs	r3, r2
 8009fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009fa4:	697b      	ldr	r3, [r7, #20]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	689b      	ldr	r3, [r3, #8]
 8009faa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009fae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009fb2:	697a      	ldr	r2, [r7, #20]
 8009fb4:	6812      	ldr	r2, [r2, #0]
 8009fb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009fb8:	430b      	orrs	r3, r1
 8009fba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009fbc:	697b      	ldr	r3, [r7, #20]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fc2:	f023 010f 	bic.w	r1, r3, #15
 8009fc6:	697b      	ldr	r3, [r7, #20]
 8009fc8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	430a      	orrs	r2, r1
 8009fd0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	4a95      	ldr	r2, [pc, #596]	@ (800a22c <UART_SetConfig+0x2f4>)
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	d125      	bne.n	800a028 <UART_SetConfig+0xf0>
 8009fdc:	2003      	movs	r0, #3
 8009fde:	f7ff fb0d 	bl	80095fc <LL_RCC_GetUSARTClockSource>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	2b03      	cmp	r3, #3
 8009fe6:	d81b      	bhi.n	800a020 <UART_SetConfig+0xe8>
 8009fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8009ff0 <UART_SetConfig+0xb8>)
 8009fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fee:	bf00      	nop
 8009ff0:	0800a001 	.word	0x0800a001
 8009ff4:	0800a011 	.word	0x0800a011
 8009ff8:	0800a009 	.word	0x0800a009
 8009ffc:	0800a019 	.word	0x0800a019
 800a000:	2301      	movs	r3, #1
 800a002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a006:	e042      	b.n	800a08e <UART_SetConfig+0x156>
 800a008:	2302      	movs	r3, #2
 800a00a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a00e:	e03e      	b.n	800a08e <UART_SetConfig+0x156>
 800a010:	2304      	movs	r3, #4
 800a012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a016:	e03a      	b.n	800a08e <UART_SetConfig+0x156>
 800a018:	2308      	movs	r3, #8
 800a01a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a01e:	e036      	b.n	800a08e <UART_SetConfig+0x156>
 800a020:	2310      	movs	r3, #16
 800a022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a026:	e032      	b.n	800a08e <UART_SetConfig+0x156>
 800a028:	697b      	ldr	r3, [r7, #20]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4a7e      	ldr	r2, [pc, #504]	@ (800a228 <UART_SetConfig+0x2f0>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d12a      	bne.n	800a088 <UART_SetConfig+0x150>
 800a032:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800a036:	f7ff faf1 	bl	800961c <LL_RCC_GetLPUARTClockSource>
 800a03a:	4603      	mov	r3, r0
 800a03c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a040:	d01a      	beq.n	800a078 <UART_SetConfig+0x140>
 800a042:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a046:	d81b      	bhi.n	800a080 <UART_SetConfig+0x148>
 800a048:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a04c:	d00c      	beq.n	800a068 <UART_SetConfig+0x130>
 800a04e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a052:	d815      	bhi.n	800a080 <UART_SetConfig+0x148>
 800a054:	2b00      	cmp	r3, #0
 800a056:	d003      	beq.n	800a060 <UART_SetConfig+0x128>
 800a058:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a05c:	d008      	beq.n	800a070 <UART_SetConfig+0x138>
 800a05e:	e00f      	b.n	800a080 <UART_SetConfig+0x148>
 800a060:	2300      	movs	r3, #0
 800a062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a066:	e012      	b.n	800a08e <UART_SetConfig+0x156>
 800a068:	2302      	movs	r3, #2
 800a06a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a06e:	e00e      	b.n	800a08e <UART_SetConfig+0x156>
 800a070:	2304      	movs	r3, #4
 800a072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a076:	e00a      	b.n	800a08e <UART_SetConfig+0x156>
 800a078:	2308      	movs	r3, #8
 800a07a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a07e:	e006      	b.n	800a08e <UART_SetConfig+0x156>
 800a080:	2310      	movs	r3, #16
 800a082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a086:	e002      	b.n	800a08e <UART_SetConfig+0x156>
 800a088:	2310      	movs	r3, #16
 800a08a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a08e:	697b      	ldr	r3, [r7, #20]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	4a65      	ldr	r2, [pc, #404]	@ (800a228 <UART_SetConfig+0x2f0>)
 800a094:	4293      	cmp	r3, r2
 800a096:	f040 8097 	bne.w	800a1c8 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a09a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a09e:	2b08      	cmp	r3, #8
 800a0a0:	d823      	bhi.n	800a0ea <UART_SetConfig+0x1b2>
 800a0a2:	a201      	add	r2, pc, #4	@ (adr r2, 800a0a8 <UART_SetConfig+0x170>)
 800a0a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0a8:	0800a0cd 	.word	0x0800a0cd
 800a0ac:	0800a0eb 	.word	0x0800a0eb
 800a0b0:	0800a0d5 	.word	0x0800a0d5
 800a0b4:	0800a0eb 	.word	0x0800a0eb
 800a0b8:	0800a0db 	.word	0x0800a0db
 800a0bc:	0800a0eb 	.word	0x0800a0eb
 800a0c0:	0800a0eb 	.word	0x0800a0eb
 800a0c4:	0800a0eb 	.word	0x0800a0eb
 800a0c8:	0800a0e3 	.word	0x0800a0e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a0cc:	f7fe fb4c 	bl	8008768 <HAL_RCC_GetPCLK1Freq>
 800a0d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a0d2:	e010      	b.n	800a0f6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a0d4:	4b56      	ldr	r3, [pc, #344]	@ (800a230 <UART_SetConfig+0x2f8>)
 800a0d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a0d8:	e00d      	b.n	800a0f6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a0da:	f7fe fac5 	bl	8008668 <HAL_RCC_GetSysClockFreq>
 800a0de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a0e0:	e009      	b.n	800a0f6 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a0e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a0e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a0e8:	e005      	b.n	800a0f6 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a0f4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a0f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	f000 812b 	beq.w	800a354 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a102:	4a4c      	ldr	r2, [pc, #304]	@ (800a234 <UART_SetConfig+0x2fc>)
 800a104:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a108:	461a      	mov	r2, r3
 800a10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a10c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a110:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	685a      	ldr	r2, [r3, #4]
 800a116:	4613      	mov	r3, r2
 800a118:	005b      	lsls	r3, r3, #1
 800a11a:	4413      	add	r3, r2
 800a11c:	69ba      	ldr	r2, [r7, #24]
 800a11e:	429a      	cmp	r2, r3
 800a120:	d305      	bcc.n	800a12e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	685b      	ldr	r3, [r3, #4]
 800a126:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a128:	69ba      	ldr	r2, [r7, #24]
 800a12a:	429a      	cmp	r2, r3
 800a12c:	d903      	bls.n	800a136 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800a12e:	2301      	movs	r3, #1
 800a130:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a134:	e10e      	b.n	800a354 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a138:	2200      	movs	r2, #0
 800a13a:	60bb      	str	r3, [r7, #8]
 800a13c:	60fa      	str	r2, [r7, #12]
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a142:	4a3c      	ldr	r2, [pc, #240]	@ (800a234 <UART_SetConfig+0x2fc>)
 800a144:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a148:	b29b      	uxth	r3, r3
 800a14a:	2200      	movs	r2, #0
 800a14c:	603b      	str	r3, [r7, #0]
 800a14e:	607a      	str	r2, [r7, #4]
 800a150:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a154:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a158:	f7f6 fd0e 	bl	8000b78 <__aeabi_uldivmod>
 800a15c:	4602      	mov	r2, r0
 800a15e:	460b      	mov	r3, r1
 800a160:	4610      	mov	r0, r2
 800a162:	4619      	mov	r1, r3
 800a164:	f04f 0200 	mov.w	r2, #0
 800a168:	f04f 0300 	mov.w	r3, #0
 800a16c:	020b      	lsls	r3, r1, #8
 800a16e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a172:	0202      	lsls	r2, r0, #8
 800a174:	6979      	ldr	r1, [r7, #20]
 800a176:	6849      	ldr	r1, [r1, #4]
 800a178:	0849      	lsrs	r1, r1, #1
 800a17a:	2000      	movs	r0, #0
 800a17c:	460c      	mov	r4, r1
 800a17e:	4605      	mov	r5, r0
 800a180:	eb12 0804 	adds.w	r8, r2, r4
 800a184:	eb43 0905 	adc.w	r9, r3, r5
 800a188:	697b      	ldr	r3, [r7, #20]
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	2200      	movs	r2, #0
 800a18e:	469a      	mov	sl, r3
 800a190:	4693      	mov	fp, r2
 800a192:	4652      	mov	r2, sl
 800a194:	465b      	mov	r3, fp
 800a196:	4640      	mov	r0, r8
 800a198:	4649      	mov	r1, r9
 800a19a:	f7f6 fced 	bl	8000b78 <__aeabi_uldivmod>
 800a19e:	4602      	mov	r2, r0
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	4613      	mov	r3, r2
 800a1a4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a1a6:	6a3b      	ldr	r3, [r7, #32]
 800a1a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a1ac:	d308      	bcc.n	800a1c0 <UART_SetConfig+0x288>
 800a1ae:	6a3b      	ldr	r3, [r7, #32]
 800a1b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1b4:	d204      	bcs.n	800a1c0 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800a1b6:	697b      	ldr	r3, [r7, #20]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	6a3a      	ldr	r2, [r7, #32]
 800a1bc:	60da      	str	r2, [r3, #12]
 800a1be:	e0c9      	b.n	800a354 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a1c6:	e0c5      	b.n	800a354 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a1c8:	697b      	ldr	r3, [r7, #20]
 800a1ca:	69db      	ldr	r3, [r3, #28]
 800a1cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a1d0:	d16d      	bne.n	800a2ae <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800a1d2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a1d6:	3b01      	subs	r3, #1
 800a1d8:	2b07      	cmp	r3, #7
 800a1da:	d82d      	bhi.n	800a238 <UART_SetConfig+0x300>
 800a1dc:	a201      	add	r2, pc, #4	@ (adr r2, 800a1e4 <UART_SetConfig+0x2ac>)
 800a1de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e2:	bf00      	nop
 800a1e4:	0800a205 	.word	0x0800a205
 800a1e8:	0800a20d 	.word	0x0800a20d
 800a1ec:	0800a239 	.word	0x0800a239
 800a1f0:	0800a213 	.word	0x0800a213
 800a1f4:	0800a239 	.word	0x0800a239
 800a1f8:	0800a239 	.word	0x0800a239
 800a1fc:	0800a239 	.word	0x0800a239
 800a200:	0800a21b 	.word	0x0800a21b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a204:	f7fe fac6 	bl	8008794 <HAL_RCC_GetPCLK2Freq>
 800a208:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a20a:	e01b      	b.n	800a244 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a20c:	4b08      	ldr	r3, [pc, #32]	@ (800a230 <UART_SetConfig+0x2f8>)
 800a20e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a210:	e018      	b.n	800a244 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a212:	f7fe fa29 	bl	8008668 <HAL_RCC_GetSysClockFreq>
 800a216:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a218:	e014      	b.n	800a244 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a21a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a21e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a220:	e010      	b.n	800a244 <UART_SetConfig+0x30c>
 800a222:	bf00      	nop
 800a224:	cfff69f3 	.word	0xcfff69f3
 800a228:	40008000 	.word	0x40008000
 800a22c:	40013800 	.word	0x40013800
 800a230:	00f42400 	.word	0x00f42400
 800a234:	08013524 	.word	0x08013524
      default:
        pclk = 0U;
 800a238:	2300      	movs	r3, #0
 800a23a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a23c:	2301      	movs	r3, #1
 800a23e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a242:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a246:	2b00      	cmp	r3, #0
 800a248:	f000 8084 	beq.w	800a354 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a250:	4a4b      	ldr	r2, [pc, #300]	@ (800a380 <UART_SetConfig+0x448>)
 800a252:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a256:	461a      	mov	r2, r3
 800a258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a25a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a25e:	005a      	lsls	r2, r3, #1
 800a260:	697b      	ldr	r3, [r7, #20]
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	085b      	lsrs	r3, r3, #1
 800a266:	441a      	add	r2, r3
 800a268:	697b      	ldr	r3, [r7, #20]
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a270:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a272:	6a3b      	ldr	r3, [r7, #32]
 800a274:	2b0f      	cmp	r3, #15
 800a276:	d916      	bls.n	800a2a6 <UART_SetConfig+0x36e>
 800a278:	6a3b      	ldr	r3, [r7, #32]
 800a27a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a27e:	d212      	bcs.n	800a2a6 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a280:	6a3b      	ldr	r3, [r7, #32]
 800a282:	b29b      	uxth	r3, r3
 800a284:	f023 030f 	bic.w	r3, r3, #15
 800a288:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a28a:	6a3b      	ldr	r3, [r7, #32]
 800a28c:	085b      	lsrs	r3, r3, #1
 800a28e:	b29b      	uxth	r3, r3
 800a290:	f003 0307 	and.w	r3, r3, #7
 800a294:	b29a      	uxth	r2, r3
 800a296:	8bfb      	ldrh	r3, [r7, #30]
 800a298:	4313      	orrs	r3, r2
 800a29a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a29c:	697b      	ldr	r3, [r7, #20]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	8bfa      	ldrh	r2, [r7, #30]
 800a2a2:	60da      	str	r2, [r3, #12]
 800a2a4:	e056      	b.n	800a354 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a2ac:	e052      	b.n	800a354 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a2ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a2b2:	3b01      	subs	r3, #1
 800a2b4:	2b07      	cmp	r3, #7
 800a2b6:	d822      	bhi.n	800a2fe <UART_SetConfig+0x3c6>
 800a2b8:	a201      	add	r2, pc, #4	@ (adr r2, 800a2c0 <UART_SetConfig+0x388>)
 800a2ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2be:	bf00      	nop
 800a2c0:	0800a2e1 	.word	0x0800a2e1
 800a2c4:	0800a2e9 	.word	0x0800a2e9
 800a2c8:	0800a2ff 	.word	0x0800a2ff
 800a2cc:	0800a2ef 	.word	0x0800a2ef
 800a2d0:	0800a2ff 	.word	0x0800a2ff
 800a2d4:	0800a2ff 	.word	0x0800a2ff
 800a2d8:	0800a2ff 	.word	0x0800a2ff
 800a2dc:	0800a2f7 	.word	0x0800a2f7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a2e0:	f7fe fa58 	bl	8008794 <HAL_RCC_GetPCLK2Freq>
 800a2e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a2e6:	e010      	b.n	800a30a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a2e8:	4b26      	ldr	r3, [pc, #152]	@ (800a384 <UART_SetConfig+0x44c>)
 800a2ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a2ec:	e00d      	b.n	800a30a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a2ee:	f7fe f9bb 	bl	8008668 <HAL_RCC_GetSysClockFreq>
 800a2f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a2f4:	e009      	b.n	800a30a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a2f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a2fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a2fc:	e005      	b.n	800a30a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800a2fe:	2300      	movs	r3, #0
 800a300:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a302:	2301      	movs	r3, #1
 800a304:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a308:	bf00      	nop
    }

    if (pclk != 0U)
 800a30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d021      	beq.n	800a354 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a310:	697b      	ldr	r3, [r7, #20]
 800a312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a314:	4a1a      	ldr	r2, [pc, #104]	@ (800a380 <UART_SetConfig+0x448>)
 800a316:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a31a:	461a      	mov	r2, r3
 800a31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a31e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a322:	697b      	ldr	r3, [r7, #20]
 800a324:	685b      	ldr	r3, [r3, #4]
 800a326:	085b      	lsrs	r3, r3, #1
 800a328:	441a      	add	r2, r3
 800a32a:	697b      	ldr	r3, [r7, #20]
 800a32c:	685b      	ldr	r3, [r3, #4]
 800a32e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a332:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a334:	6a3b      	ldr	r3, [r7, #32]
 800a336:	2b0f      	cmp	r3, #15
 800a338:	d909      	bls.n	800a34e <UART_SetConfig+0x416>
 800a33a:	6a3b      	ldr	r3, [r7, #32]
 800a33c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a340:	d205      	bcs.n	800a34e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a342:	6a3b      	ldr	r3, [r7, #32]
 800a344:	b29a      	uxth	r2, r3
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	60da      	str	r2, [r3, #12]
 800a34c:	e002      	b.n	800a354 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800a34e:	2301      	movs	r3, #1
 800a350:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a354:	697b      	ldr	r3, [r7, #20]
 800a356:	2201      	movs	r2, #1
 800a358:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a35c:	697b      	ldr	r3, [r7, #20]
 800a35e:	2201      	movs	r2, #1
 800a360:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a364:	697b      	ldr	r3, [r7, #20]
 800a366:	2200      	movs	r2, #0
 800a368:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a36a:	697b      	ldr	r3, [r7, #20]
 800a36c:	2200      	movs	r2, #0
 800a36e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a370:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a374:	4618      	mov	r0, r3
 800a376:	3730      	adds	r7, #48	@ 0x30
 800a378:	46bd      	mov	sp, r7
 800a37a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a37e:	bf00      	nop
 800a380:	08013524 	.word	0x08013524
 800a384:	00f42400 	.word	0x00f42400

0800a388 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a388:	b480      	push	{r7}
 800a38a:	b083      	sub	sp, #12
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a394:	f003 0308 	and.w	r3, r3, #8
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d00a      	beq.n	800a3b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	430a      	orrs	r2, r1
 800a3b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3b6:	f003 0301 	and.w	r3, r3, #1
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d00a      	beq.n	800a3d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	430a      	orrs	r2, r1
 800a3d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3d8:	f003 0302 	and.w	r3, r3, #2
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d00a      	beq.n	800a3f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	430a      	orrs	r2, r1
 800a3f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3fa:	f003 0304 	and.w	r3, r3, #4
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d00a      	beq.n	800a418 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	430a      	orrs	r2, r1
 800a416:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a41c:	f003 0310 	and.w	r3, r3, #16
 800a420:	2b00      	cmp	r3, #0
 800a422:	d00a      	beq.n	800a43a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	689b      	ldr	r3, [r3, #8]
 800a42a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	430a      	orrs	r2, r1
 800a438:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a43e:	f003 0320 	and.w	r3, r3, #32
 800a442:	2b00      	cmp	r3, #0
 800a444:	d00a      	beq.n	800a45c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	689b      	ldr	r3, [r3, #8]
 800a44c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	430a      	orrs	r2, r1
 800a45a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a464:	2b00      	cmp	r3, #0
 800a466:	d01a      	beq.n	800a49e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	685b      	ldr	r3, [r3, #4]
 800a46e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	430a      	orrs	r2, r1
 800a47c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a482:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a486:	d10a      	bne.n	800a49e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	430a      	orrs	r2, r1
 800a49c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d00a      	beq.n	800a4c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	430a      	orrs	r2, r1
 800a4be:	605a      	str	r2, [r3, #4]
  }
}
 800a4c0:	bf00      	nop
 800a4c2:	370c      	adds	r7, #12
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr

0800a4cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b098      	sub	sp, #96	@ 0x60
 800a4d0:	af02      	add	r7, sp, #8
 800a4d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a4dc:	f7fb fa7e 	bl	80059dc <HAL_GetTick>
 800a4e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	f003 0308 	and.w	r3, r3, #8
 800a4ec:	2b08      	cmp	r3, #8
 800a4ee:	d12f      	bne.n	800a550 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a4f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a4f4:	9300      	str	r3, [sp, #0]
 800a4f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 f88e 	bl	800a620 <UART_WaitOnFlagUntilTimeout>
 800a504:	4603      	mov	r3, r0
 800a506:	2b00      	cmp	r3, #0
 800a508:	d022      	beq.n	800a550 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a512:	e853 3f00 	ldrex	r3, [r3]
 800a516:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a51a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a51e:	653b      	str	r3, [r7, #80]	@ 0x50
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	461a      	mov	r2, r3
 800a526:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a528:	647b      	str	r3, [r7, #68]	@ 0x44
 800a52a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a52c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a52e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a530:	e841 2300 	strex	r3, r2, [r1]
 800a534:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a536:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d1e6      	bne.n	800a50a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2220      	movs	r2, #32
 800a540:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2200      	movs	r2, #0
 800a548:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a54c:	2303      	movs	r3, #3
 800a54e:	e063      	b.n	800a618 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f003 0304 	and.w	r3, r3, #4
 800a55a:	2b04      	cmp	r3, #4
 800a55c:	d149      	bne.n	800a5f2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a55e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a562:	9300      	str	r3, [sp, #0]
 800a564:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a566:	2200      	movs	r2, #0
 800a568:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f000 f857 	bl	800a620 <UART_WaitOnFlagUntilTimeout>
 800a572:	4603      	mov	r3, r0
 800a574:	2b00      	cmp	r3, #0
 800a576:	d03c      	beq.n	800a5f2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a580:	e853 3f00 	ldrex	r3, [r3]
 800a584:	623b      	str	r3, [r7, #32]
   return(result);
 800a586:	6a3b      	ldr	r3, [r7, #32]
 800a588:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a58c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	461a      	mov	r2, r3
 800a594:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a596:	633b      	str	r3, [r7, #48]	@ 0x30
 800a598:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a59a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a59c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a59e:	e841 2300 	strex	r3, r2, [r1]
 800a5a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a5a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d1e6      	bne.n	800a578 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	3308      	adds	r3, #8
 800a5b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	e853 3f00 	ldrex	r3, [r3]
 800a5b8:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	f023 0301 	bic.w	r3, r3, #1
 800a5c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	3308      	adds	r3, #8
 800a5c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a5ca:	61fa      	str	r2, [r7, #28]
 800a5cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5ce:	69b9      	ldr	r1, [r7, #24]
 800a5d0:	69fa      	ldr	r2, [r7, #28]
 800a5d2:	e841 2300 	strex	r3, r2, [r1]
 800a5d6:	617b      	str	r3, [r7, #20]
   return(result);
 800a5d8:	697b      	ldr	r3, [r7, #20]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d1e5      	bne.n	800a5aa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2220      	movs	r2, #32
 800a5e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a5ee:	2303      	movs	r3, #3
 800a5f0:	e012      	b.n	800a618 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2220      	movs	r2, #32
 800a5f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2220      	movs	r2, #32
 800a5fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2200      	movs	r2, #0
 800a606:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2200      	movs	r2, #0
 800a60c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	2200      	movs	r2, #0
 800a612:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a616:	2300      	movs	r3, #0
}
 800a618:	4618      	mov	r0, r3
 800a61a:	3758      	adds	r7, #88	@ 0x58
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bd80      	pop	{r7, pc}

0800a620 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b084      	sub	sp, #16
 800a624:	af00      	add	r7, sp, #0
 800a626:	60f8      	str	r0, [r7, #12]
 800a628:	60b9      	str	r1, [r7, #8]
 800a62a:	603b      	str	r3, [r7, #0]
 800a62c:	4613      	mov	r3, r2
 800a62e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a630:	e04f      	b.n	800a6d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a632:	69bb      	ldr	r3, [r7, #24]
 800a634:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a638:	d04b      	beq.n	800a6d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a63a:	f7fb f9cf 	bl	80059dc <HAL_GetTick>
 800a63e:	4602      	mov	r2, r0
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	1ad3      	subs	r3, r2, r3
 800a644:	69ba      	ldr	r2, [r7, #24]
 800a646:	429a      	cmp	r2, r3
 800a648:	d302      	bcc.n	800a650 <UART_WaitOnFlagUntilTimeout+0x30>
 800a64a:	69bb      	ldr	r3, [r7, #24]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d101      	bne.n	800a654 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a650:	2303      	movs	r3, #3
 800a652:	e04e      	b.n	800a6f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f003 0304 	and.w	r3, r3, #4
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d037      	beq.n	800a6d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	2b80      	cmp	r3, #128	@ 0x80
 800a666:	d034      	beq.n	800a6d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	2b40      	cmp	r3, #64	@ 0x40
 800a66c:	d031      	beq.n	800a6d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	69db      	ldr	r3, [r3, #28]
 800a674:	f003 0308 	and.w	r3, r3, #8
 800a678:	2b08      	cmp	r3, #8
 800a67a:	d110      	bne.n	800a69e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	2208      	movs	r2, #8
 800a682:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a684:	68f8      	ldr	r0, [r7, #12]
 800a686:	f000 f99c 	bl	800a9c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	2208      	movs	r2, #8
 800a68e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2200      	movs	r2, #0
 800a696:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a69a:	2301      	movs	r3, #1
 800a69c:	e029      	b.n	800a6f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	69db      	ldr	r3, [r3, #28]
 800a6a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a6a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a6ac:	d111      	bne.n	800a6d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a6b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a6b8:	68f8      	ldr	r0, [r7, #12]
 800a6ba:	f000 f982 	bl	800a9c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2220      	movs	r2, #32
 800a6c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a6ce:	2303      	movs	r3, #3
 800a6d0:	e00f      	b.n	800a6f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	69da      	ldr	r2, [r3, #28]
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	4013      	ands	r3, r2
 800a6dc:	68ba      	ldr	r2, [r7, #8]
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	bf0c      	ite	eq
 800a6e2:	2301      	moveq	r3, #1
 800a6e4:	2300      	movne	r3, #0
 800a6e6:	b2db      	uxtb	r3, r3
 800a6e8:	461a      	mov	r2, r3
 800a6ea:	79fb      	ldrb	r3, [r7, #7]
 800a6ec:	429a      	cmp	r2, r3
 800a6ee:	d0a0      	beq.n	800a632 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a6f0:	2300      	movs	r3, #0
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3710      	adds	r7, #16
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bd80      	pop	{r7, pc}
	...

0800a6fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b0a3      	sub	sp, #140	@ 0x8c
 800a700:	af00      	add	r7, sp, #0
 800a702:	60f8      	str	r0, [r7, #12]
 800a704:	60b9      	str	r1, [r7, #8]
 800a706:	4613      	mov	r3, r2
 800a708:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	68ba      	ldr	r2, [r7, #8]
 800a70e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	88fa      	ldrh	r2, [r7, #6]
 800a714:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	88fa      	ldrh	r2, [r7, #6]
 800a71c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	2200      	movs	r2, #0
 800a724:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	689b      	ldr	r3, [r3, #8]
 800a72a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a72e:	d10e      	bne.n	800a74e <UART_Start_Receive_IT+0x52>
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	691b      	ldr	r3, [r3, #16]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d105      	bne.n	800a744 <UART_Start_Receive_IT+0x48>
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a73e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a742:	e02d      	b.n	800a7a0 <UART_Start_Receive_IT+0xa4>
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	22ff      	movs	r2, #255	@ 0xff
 800a748:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a74c:	e028      	b.n	800a7a0 <UART_Start_Receive_IT+0xa4>
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	2b00      	cmp	r3, #0
 800a754:	d10d      	bne.n	800a772 <UART_Start_Receive_IT+0x76>
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	691b      	ldr	r3, [r3, #16]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d104      	bne.n	800a768 <UART_Start_Receive_IT+0x6c>
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	22ff      	movs	r2, #255	@ 0xff
 800a762:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a766:	e01b      	b.n	800a7a0 <UART_Start_Receive_IT+0xa4>
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	227f      	movs	r2, #127	@ 0x7f
 800a76c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a770:	e016      	b.n	800a7a0 <UART_Start_Receive_IT+0xa4>
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	689b      	ldr	r3, [r3, #8]
 800a776:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a77a:	d10d      	bne.n	800a798 <UART_Start_Receive_IT+0x9c>
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	691b      	ldr	r3, [r3, #16]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d104      	bne.n	800a78e <UART_Start_Receive_IT+0x92>
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	227f      	movs	r2, #127	@ 0x7f
 800a788:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a78c:	e008      	b.n	800a7a0 <UART_Start_Receive_IT+0xa4>
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	223f      	movs	r2, #63	@ 0x3f
 800a792:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a796:	e003      	b.n	800a7a0 <UART_Start_Receive_IT+0xa4>
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	2200      	movs	r2, #0
 800a79c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	2222      	movs	r2, #34	@ 0x22
 800a7ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	3308      	adds	r3, #8
 800a7b6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a7ba:	e853 3f00 	ldrex	r3, [r3]
 800a7be:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a7c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a7c2:	f043 0301 	orr.w	r3, r3, #1
 800a7c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	3308      	adds	r3, #8
 800a7d0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a7d4:	673a      	str	r2, [r7, #112]	@ 0x70
 800a7d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7d8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a7da:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a7dc:	e841 2300 	strex	r3, r2, [r1]
 800a7e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a7e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d1e3      	bne.n	800a7b0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7f0:	d14f      	bne.n	800a892 <UART_Start_Receive_IT+0x196>
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a7f8:	88fa      	ldrh	r2, [r7, #6]
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d349      	bcc.n	800a892 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	689b      	ldr	r3, [r3, #8]
 800a802:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a806:	d107      	bne.n	800a818 <UART_Start_Receive_IT+0x11c>
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	691b      	ldr	r3, [r3, #16]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d103      	bne.n	800a818 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	4a47      	ldr	r2, [pc, #284]	@ (800a930 <UART_Start_Receive_IT+0x234>)
 800a814:	675a      	str	r2, [r3, #116]	@ 0x74
 800a816:	e002      	b.n	800a81e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	4a46      	ldr	r2, [pc, #280]	@ (800a934 <UART_Start_Receive_IT+0x238>)
 800a81c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	691b      	ldr	r3, [r3, #16]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d01a      	beq.n	800a85c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a82c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a82e:	e853 3f00 	ldrex	r3, [r3]
 800a832:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a834:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a836:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a83a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	461a      	mov	r2, r3
 800a844:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a848:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a84a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a84c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a84e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a850:	e841 2300 	strex	r3, r2, [r1]
 800a854:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a856:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d1e4      	bne.n	800a826 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	3308      	adds	r3, #8
 800a862:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a864:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a866:	e853 3f00 	ldrex	r3, [r3]
 800a86a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a86c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a86e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a872:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	3308      	adds	r3, #8
 800a87a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a87c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a87e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a880:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a882:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a884:	e841 2300 	strex	r3, r2, [r1]
 800a888:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a88a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d1e5      	bne.n	800a85c <UART_Start_Receive_IT+0x160>
 800a890:	e046      	b.n	800a920 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	689b      	ldr	r3, [r3, #8]
 800a896:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a89a:	d107      	bne.n	800a8ac <UART_Start_Receive_IT+0x1b0>
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	691b      	ldr	r3, [r3, #16]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d103      	bne.n	800a8ac <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	4a24      	ldr	r2, [pc, #144]	@ (800a938 <UART_Start_Receive_IT+0x23c>)
 800a8a8:	675a      	str	r2, [r3, #116]	@ 0x74
 800a8aa:	e002      	b.n	800a8b2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	4a23      	ldr	r2, [pc, #140]	@ (800a93c <UART_Start_Receive_IT+0x240>)
 800a8b0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	691b      	ldr	r3, [r3, #16]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d019      	beq.n	800a8ee <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8c2:	e853 3f00 	ldrex	r3, [r3]
 800a8c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a8c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ca:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a8ce:	677b      	str	r3, [r7, #116]	@ 0x74
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	461a      	mov	r2, r3
 800a8d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a8d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8da:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8dc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a8de:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a8e0:	e841 2300 	strex	r3, r2, [r1]
 800a8e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a8e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d1e6      	bne.n	800a8ba <UART_Start_Receive_IT+0x1be>
 800a8ec:	e018      	b.n	800a920 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	e853 3f00 	ldrex	r3, [r3]
 800a8fa:	613b      	str	r3, [r7, #16]
   return(result);
 800a8fc:	693b      	ldr	r3, [r7, #16]
 800a8fe:	f043 0320 	orr.w	r3, r3, #32
 800a902:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	461a      	mov	r2, r3
 800a90a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a90c:	623b      	str	r3, [r7, #32]
 800a90e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a910:	69f9      	ldr	r1, [r7, #28]
 800a912:	6a3a      	ldr	r2, [r7, #32]
 800a914:	e841 2300 	strex	r3, r2, [r1]
 800a918:	61bb      	str	r3, [r7, #24]
   return(result);
 800a91a:	69bb      	ldr	r3, [r7, #24]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d1e6      	bne.n	800a8ee <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a920:	2300      	movs	r3, #0
}
 800a922:	4618      	mov	r0, r3
 800a924:	378c      	adds	r7, #140	@ 0x8c
 800a926:	46bd      	mov	sp, r7
 800a928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92c:	4770      	bx	lr
 800a92e:	bf00      	nop
 800a930:	0800b315 	.word	0x0800b315
 800a934:	0800afb1 	.word	0x0800afb1
 800a938:	0800adf9 	.word	0x0800adf9
 800a93c:	0800ac41 	.word	0x0800ac41

0800a940 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a940:	b480      	push	{r7}
 800a942:	b08f      	sub	sp, #60	@ 0x3c
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a94e:	6a3b      	ldr	r3, [r7, #32]
 800a950:	e853 3f00 	ldrex	r3, [r3]
 800a954:	61fb      	str	r3, [r7, #28]
   return(result);
 800a956:	69fb      	ldr	r3, [r7, #28]
 800a958:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a95c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	461a      	mov	r2, r3
 800a964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a966:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a968:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a96a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a96c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a96e:	e841 2300 	strex	r3, r2, [r1]
 800a972:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a976:	2b00      	cmp	r3, #0
 800a978:	d1e6      	bne.n	800a948 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	3308      	adds	r3, #8
 800a980:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	e853 3f00 	ldrex	r3, [r3]
 800a988:	60bb      	str	r3, [r7, #8]
   return(result);
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a990:	633b      	str	r3, [r7, #48]	@ 0x30
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	3308      	adds	r3, #8
 800a998:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a99a:	61ba      	str	r2, [r7, #24]
 800a99c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a99e:	6979      	ldr	r1, [r7, #20]
 800a9a0:	69ba      	ldr	r2, [r7, #24]
 800a9a2:	e841 2300 	strex	r3, r2, [r1]
 800a9a6:	613b      	str	r3, [r7, #16]
   return(result);
 800a9a8:	693b      	ldr	r3, [r7, #16]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d1e5      	bne.n	800a97a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2220      	movs	r2, #32
 800a9b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800a9b6:	bf00      	nop
 800a9b8:	373c      	adds	r7, #60	@ 0x3c
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c0:	4770      	bx	lr

0800a9c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a9c2:	b480      	push	{r7}
 800a9c4:	b095      	sub	sp, #84	@ 0x54
 800a9c6:	af00      	add	r7, sp, #0
 800a9c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9d2:	e853 3f00 	ldrex	r3, [r3]
 800a9d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a9d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a9de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	461a      	mov	r2, r3
 800a9e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9e8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a9ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a9ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a9f0:	e841 2300 	strex	r3, r2, [r1]
 800a9f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d1e6      	bne.n	800a9ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	3308      	adds	r3, #8
 800aa02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa04:	6a3b      	ldr	r3, [r7, #32]
 800aa06:	e853 3f00 	ldrex	r3, [r3]
 800aa0a:	61fb      	str	r3, [r7, #28]
   return(result);
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa12:	f023 0301 	bic.w	r3, r3, #1
 800aa16:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	3308      	adds	r3, #8
 800aa1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aa22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa28:	e841 2300 	strex	r3, r2, [r1]
 800aa2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d1e3      	bne.n	800a9fc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	d118      	bne.n	800aa6e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	e853 3f00 	ldrex	r3, [r3]
 800aa48:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa4a:	68bb      	ldr	r3, [r7, #8]
 800aa4c:	f023 0310 	bic.w	r3, r3, #16
 800aa50:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	461a      	mov	r2, r3
 800aa58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa5a:	61bb      	str	r3, [r7, #24]
 800aa5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa5e:	6979      	ldr	r1, [r7, #20]
 800aa60:	69ba      	ldr	r2, [r7, #24]
 800aa62:	e841 2300 	strex	r3, r2, [r1]
 800aa66:	613b      	str	r3, [r7, #16]
   return(result);
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d1e6      	bne.n	800aa3c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	2220      	movs	r2, #32
 800aa72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2200      	movs	r2, #0
 800aa80:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800aa82:	bf00      	nop
 800aa84:	3754      	adds	r7, #84	@ 0x54
 800aa86:	46bd      	mov	sp, r7
 800aa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8c:	4770      	bx	lr

0800aa8e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aa8e:	b580      	push	{r7, lr}
 800aa90:	b090      	sub	sp, #64	@ 0x40
 800aa92:	af00      	add	r7, sp, #0
 800aa94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa9a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	f003 0320 	and.w	r3, r3, #32
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d137      	bne.n	800ab1a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800aaaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aaac:	2200      	movs	r2, #0
 800aaae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aab2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	3308      	adds	r3, #8
 800aab8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aabc:	e853 3f00 	ldrex	r3, [r3]
 800aac0:	623b      	str	r3, [r7, #32]
   return(result);
 800aac2:	6a3b      	ldr	r3, [r7, #32]
 800aac4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aac8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800aaca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	3308      	adds	r3, #8
 800aad0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800aad2:	633a      	str	r2, [r7, #48]	@ 0x30
 800aad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aad6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aad8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aada:	e841 2300 	strex	r3, r2, [r1]
 800aade:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800aae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d1e5      	bne.n	800aab2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	e853 3f00 	ldrex	r3, [r3]
 800aaf2:	60fb      	str	r3, [r7, #12]
   return(result);
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aafa:	637b      	str	r3, [r7, #52]	@ 0x34
 800aafc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	461a      	mov	r2, r3
 800ab02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab04:	61fb      	str	r3, [r7, #28]
 800ab06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab08:	69b9      	ldr	r1, [r7, #24]
 800ab0a:	69fa      	ldr	r2, [r7, #28]
 800ab0c:	e841 2300 	strex	r3, r2, [r1]
 800ab10:	617b      	str	r3, [r7, #20]
   return(result);
 800ab12:	697b      	ldr	r3, [r7, #20]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d1e6      	bne.n	800aae6 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ab18:	e002      	b.n	800ab20 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800ab1a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ab1c:	f7f7 fef2 	bl	8002904 <HAL_UART_TxCpltCallback>
}
 800ab20:	bf00      	nop
 800ab22:	3740      	adds	r7, #64	@ 0x40
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bd80      	pop	{r7, pc}

0800ab28 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b084      	sub	sp, #16
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab34:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ab36:	68f8      	ldr	r0, [r7, #12]
 800ab38:	f7ff f9de 	bl	8009ef8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab3c:	bf00      	nop
 800ab3e:	3710      	adds	r7, #16
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd80      	pop	{r7, pc}

0800ab44 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b086      	sub	sp, #24
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab50:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab58:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ab5a:	697b      	ldr	r3, [r7, #20]
 800ab5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ab60:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	689b      	ldr	r3, [r3, #8]
 800ab68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab6c:	2b80      	cmp	r3, #128	@ 0x80
 800ab6e:	d109      	bne.n	800ab84 <UART_DMAError+0x40>
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	2b21      	cmp	r3, #33	@ 0x21
 800ab74:	d106      	bne.n	800ab84 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800ab7e:	6978      	ldr	r0, [r7, #20]
 800ab80:	f7ff fede 	bl	800a940 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	689b      	ldr	r3, [r3, #8]
 800ab8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab8e:	2b40      	cmp	r3, #64	@ 0x40
 800ab90:	d109      	bne.n	800aba6 <UART_DMAError+0x62>
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	2b22      	cmp	r3, #34	@ 0x22
 800ab96:	d106      	bne.n	800aba6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800aba0:	6978      	ldr	r0, [r7, #20]
 800aba2:	f7ff ff0e 	bl	800a9c2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800abac:	f043 0210 	orr.w	r2, r3, #16
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800abb6:	6978      	ldr	r0, [r7, #20]
 800abb8:	f7ff f9a8 	bl	8009f0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abbc:	bf00      	nop
 800abbe:	3718      	adds	r7, #24
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b084      	sub	sp, #16
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	2200      	movs	r2, #0
 800abd6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800abda:	68f8      	ldr	r0, [r7, #12]
 800abdc:	f7ff f996 	bl	8009f0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abe0:	bf00      	nop
 800abe2:	3710      	adds	r7, #16
 800abe4:	46bd      	mov	sp, r7
 800abe6:	bd80      	pop	{r7, pc}

0800abe8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	b088      	sub	sp, #32
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	e853 3f00 	ldrex	r3, [r3]
 800abfc:	60bb      	str	r3, [r7, #8]
   return(result);
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac04:	61fb      	str	r3, [r7, #28]
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	461a      	mov	r2, r3
 800ac0c:	69fb      	ldr	r3, [r7, #28]
 800ac0e:	61bb      	str	r3, [r7, #24]
 800ac10:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac12:	6979      	ldr	r1, [r7, #20]
 800ac14:	69ba      	ldr	r2, [r7, #24]
 800ac16:	e841 2300 	strex	r3, r2, [r1]
 800ac1a:	613b      	str	r3, [r7, #16]
   return(result);
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d1e6      	bne.n	800abf0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2220      	movs	r2, #32
 800ac26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f7f7 fe67 	bl	8002904 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac36:	bf00      	nop
 800ac38:	3720      	adds	r7, #32
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd80      	pop	{r7, pc}
	...

0800ac40 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b09c      	sub	sp, #112	@ 0x70
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ac4e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ac58:	2b22      	cmp	r3, #34	@ 0x22
 800ac5a:	f040 80be 	bne.w	800adda <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac64:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800ac68:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800ac6c:	b2d9      	uxtb	r1, r3
 800ac6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ac72:	b2da      	uxtb	r2, r3
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac78:	400a      	ands	r2, r1
 800ac7a:	b2d2      	uxtb	r2, r2
 800ac7c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac82:	1c5a      	adds	r2, r3, #1
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac8e:	b29b      	uxth	r3, r3
 800ac90:	3b01      	subs	r3, #1
 800ac92:	b29a      	uxth	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aca0:	b29b      	uxth	r3, r3
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	f040 80a1 	bne.w	800adea <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800acb0:	e853 3f00 	ldrex	r3, [r3]
 800acb4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800acb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acb8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800acbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	461a      	mov	r2, r3
 800acc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800acc6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800acc8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800accc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800acce:	e841 2300 	strex	r3, r2, [r1]
 800acd2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800acd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d1e6      	bne.n	800aca8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	3308      	adds	r3, #8
 800ace0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ace2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ace4:	e853 3f00 	ldrex	r3, [r3]
 800ace8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800acea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acec:	f023 0301 	bic.w	r3, r3, #1
 800acf0:	667b      	str	r3, [r7, #100]	@ 0x64
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	3308      	adds	r3, #8
 800acf8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800acfa:	647a      	str	r2, [r7, #68]	@ 0x44
 800acfc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acfe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad02:	e841 2300 	strex	r3, r2, [r1]
 800ad06:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d1e5      	bne.n	800acda <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	2220      	movs	r2, #32
 800ad12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2200      	movs	r2, #0
 800ad20:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	4a33      	ldr	r2, [pc, #204]	@ (800adf4 <UART_RxISR_8BIT+0x1b4>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d01f      	beq.n	800ad6c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d018      	beq.n	800ad6c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad42:	e853 3f00 	ldrex	r3, [r3]
 800ad46:	623b      	str	r3, [r7, #32]
   return(result);
 800ad48:	6a3b      	ldr	r3, [r7, #32]
 800ad4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ad4e:	663b      	str	r3, [r7, #96]	@ 0x60
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	461a      	mov	r2, r3
 800ad56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ad58:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad60:	e841 2300 	strex	r3, r2, [r1]
 800ad64:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d1e6      	bne.n	800ad3a <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	d12e      	bne.n	800add2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2200      	movs	r2, #0
 800ad78:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	e853 3f00 	ldrex	r3, [r3]
 800ad86:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	f023 0310 	bic.w	r3, r3, #16
 800ad8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	461a      	mov	r2, r3
 800ad96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad98:	61fb      	str	r3, [r7, #28]
 800ad9a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad9c:	69b9      	ldr	r1, [r7, #24]
 800ad9e:	69fa      	ldr	r2, [r7, #28]
 800ada0:	e841 2300 	strex	r3, r2, [r1]
 800ada4:	617b      	str	r3, [r7, #20]
   return(result);
 800ada6:	697b      	ldr	r3, [r7, #20]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d1e6      	bne.n	800ad7a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	69db      	ldr	r3, [r3, #28]
 800adb2:	f003 0310 	and.w	r3, r3, #16
 800adb6:	2b10      	cmp	r3, #16
 800adb8:	d103      	bne.n	800adc2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	2210      	movs	r2, #16
 800adc0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800adc8:	4619      	mov	r1, r3
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f7ff f8a8 	bl	8009f20 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800add0:	e00b      	b.n	800adea <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f7f7 fd68 	bl	80028a8 <HAL_UART_RxCpltCallback>
}
 800add8:	e007      	b.n	800adea <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	699a      	ldr	r2, [r3, #24]
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f042 0208 	orr.w	r2, r2, #8
 800ade8:	619a      	str	r2, [r3, #24]
}
 800adea:	bf00      	nop
 800adec:	3770      	adds	r7, #112	@ 0x70
 800adee:	46bd      	mov	sp, r7
 800adf0:	bd80      	pop	{r7, pc}
 800adf2:	bf00      	nop
 800adf4:	40008000 	.word	0x40008000

0800adf8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b09c      	sub	sp, #112	@ 0x70
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ae06:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae10:	2b22      	cmp	r3, #34	@ 0x22
 800ae12:	f040 80be 	bne.w	800af92 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae1c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae24:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800ae26:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800ae2a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ae2e:	4013      	ands	r3, r2
 800ae30:	b29a      	uxth	r2, r3
 800ae32:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ae34:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae3a:	1c9a      	adds	r2, r3, #2
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ae46:	b29b      	uxth	r3, r3
 800ae48:	3b01      	subs	r3, #1
 800ae4a:	b29a      	uxth	r2, r3
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ae58:	b29b      	uxth	r3, r3
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	f040 80a1 	bne.w	800afa2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae68:	e853 3f00 	ldrex	r3, [r3]
 800ae6c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ae6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ae74:	667b      	str	r3, [r7, #100]	@ 0x64
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	461a      	mov	r2, r3
 800ae7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ae7e:	657b      	str	r3, [r7, #84]	@ 0x54
 800ae80:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ae84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ae86:	e841 2300 	strex	r3, r2, [r1]
 800ae8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ae8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d1e6      	bne.n	800ae60 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	3308      	adds	r3, #8
 800ae98:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae9c:	e853 3f00 	ldrex	r3, [r3]
 800aea0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800aea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aea4:	f023 0301 	bic.w	r3, r3, #1
 800aea8:	663b      	str	r3, [r7, #96]	@ 0x60
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	3308      	adds	r3, #8
 800aeb0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800aeb2:	643a      	str	r2, [r7, #64]	@ 0x40
 800aeb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeb6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800aeb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800aeba:	e841 2300 	strex	r3, r2, [r1]
 800aebe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d1e5      	bne.n	800ae92 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2220      	movs	r2, #32
 800aeca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2200      	movs	r2, #0
 800aed2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	2200      	movs	r2, #0
 800aed8:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	4a33      	ldr	r2, [pc, #204]	@ (800afac <UART_RxISR_16BIT+0x1b4>)
 800aee0:	4293      	cmp	r3, r2
 800aee2:	d01f      	beq.n	800af24 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	685b      	ldr	r3, [r3, #4]
 800aeea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d018      	beq.n	800af24 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aef8:	6a3b      	ldr	r3, [r7, #32]
 800aefa:	e853 3f00 	ldrex	r3, [r3]
 800aefe:	61fb      	str	r3, [r7, #28]
   return(result);
 800af00:	69fb      	ldr	r3, [r7, #28]
 800af02:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800af06:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	461a      	mov	r2, r3
 800af0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800af12:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af14:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800af16:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800af18:	e841 2300 	strex	r3, r2, [r1]
 800af1c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800af1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af20:	2b00      	cmp	r3, #0
 800af22:	d1e6      	bne.n	800aef2 <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af28:	2b01      	cmp	r3, #1
 800af2a:	d12e      	bne.n	800af8a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2200      	movs	r2, #0
 800af30:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	e853 3f00 	ldrex	r3, [r3]
 800af3e:	60bb      	str	r3, [r7, #8]
   return(result);
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	f023 0310 	bic.w	r3, r3, #16
 800af46:	65bb      	str	r3, [r7, #88]	@ 0x58
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	461a      	mov	r2, r3
 800af4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800af50:	61bb      	str	r3, [r7, #24]
 800af52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af54:	6979      	ldr	r1, [r7, #20]
 800af56:	69ba      	ldr	r2, [r7, #24]
 800af58:	e841 2300 	strex	r3, r2, [r1]
 800af5c:	613b      	str	r3, [r7, #16]
   return(result);
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d1e6      	bne.n	800af32 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	69db      	ldr	r3, [r3, #28]
 800af6a:	f003 0310 	and.w	r3, r3, #16
 800af6e:	2b10      	cmp	r3, #16
 800af70:	d103      	bne.n	800af7a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	2210      	movs	r2, #16
 800af78:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800af80:	4619      	mov	r1, r3
 800af82:	6878      	ldr	r0, [r7, #4]
 800af84:	f7fe ffcc 	bl	8009f20 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800af88:	e00b      	b.n	800afa2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f7f7 fc8c 	bl	80028a8 <HAL_UART_RxCpltCallback>
}
 800af90:	e007      	b.n	800afa2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	699a      	ldr	r2, [r3, #24]
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	f042 0208 	orr.w	r2, r2, #8
 800afa0:	619a      	str	r2, [r3, #24]
}
 800afa2:	bf00      	nop
 800afa4:	3770      	adds	r7, #112	@ 0x70
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	bf00      	nop
 800afac:	40008000 	.word	0x40008000

0800afb0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b0ac      	sub	sp, #176	@ 0xb0
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800afbe:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	69db      	ldr	r3, [r3, #28]
 800afc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	689b      	ldr	r3, [r3, #8]
 800afdc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800afe6:	2b22      	cmp	r3, #34	@ 0x22
 800afe8:	f040 8183 	bne.w	800b2f2 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800aff2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800aff6:	e126      	b.n	800b246 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800affe:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b002:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800b006:	b2d9      	uxtb	r1, r3
 800b008:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800b00c:	b2da      	uxtb	r2, r3
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b012:	400a      	ands	r2, r1
 800b014:	b2d2      	uxtb	r2, r2
 800b016:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b01c:	1c5a      	adds	r2, r3, #1
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b028:	b29b      	uxth	r3, r3
 800b02a:	3b01      	subs	r3, #1
 800b02c:	b29a      	uxth	r2, r3
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	69db      	ldr	r3, [r3, #28]
 800b03a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b03e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b042:	f003 0307 	and.w	r3, r3, #7
 800b046:	2b00      	cmp	r3, #0
 800b048:	d053      	beq.n	800b0f2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b04a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b04e:	f003 0301 	and.w	r3, r3, #1
 800b052:	2b00      	cmp	r3, #0
 800b054:	d011      	beq.n	800b07a <UART_RxISR_8BIT_FIFOEN+0xca>
 800b056:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b05a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d00b      	beq.n	800b07a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	2201      	movs	r2, #1
 800b068:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b070:	f043 0201 	orr.w	r2, r3, #1
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b07a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b07e:	f003 0302 	and.w	r3, r3, #2
 800b082:	2b00      	cmp	r3, #0
 800b084:	d011      	beq.n	800b0aa <UART_RxISR_8BIT_FIFOEN+0xfa>
 800b086:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b08a:	f003 0301 	and.w	r3, r3, #1
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d00b      	beq.n	800b0aa <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	2202      	movs	r2, #2
 800b098:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0a0:	f043 0204 	orr.w	r2, r3, #4
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b0aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b0ae:	f003 0304 	and.w	r3, r3, #4
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d011      	beq.n	800b0da <UART_RxISR_8BIT_FIFOEN+0x12a>
 800b0b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b0ba:	f003 0301 	and.w	r3, r3, #1
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d00b      	beq.n	800b0da <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	2204      	movs	r2, #4
 800b0c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0d0:	f043 0202 	orr.w	r2, r3, #2
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d006      	beq.n	800b0f2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f7fe ff11 	bl	8009f0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b0f8:	b29b      	uxth	r3, r3
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	f040 80a3 	bne.w	800b246 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b106:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b108:	e853 3f00 	ldrex	r3, [r3]
 800b10c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800b10e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b110:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b114:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	461a      	mov	r2, r3
 800b11e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b122:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b124:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b126:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800b128:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b12a:	e841 2300 	strex	r3, r2, [r1]
 800b12e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800b130:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b132:	2b00      	cmp	r3, #0
 800b134:	d1e4      	bne.n	800b100 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	3308      	adds	r3, #8
 800b13c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b13e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b140:	e853 3f00 	ldrex	r3, [r3]
 800b144:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800b146:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b148:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b14c:	f023 0301 	bic.w	r3, r3, #1
 800b150:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	3308      	adds	r3, #8
 800b15a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b15e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b160:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b162:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800b164:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b166:	e841 2300 	strex	r3, r2, [r1]
 800b16a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b16c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d1e1      	bne.n	800b136 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	2220      	movs	r2, #32
 800b176:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	2200      	movs	r2, #0
 800b17e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2200      	movs	r2, #0
 800b184:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	4a60      	ldr	r2, [pc, #384]	@ (800b30c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d021      	beq.n	800b1d4 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	685b      	ldr	r3, [r3, #4]
 800b196:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d01a      	beq.n	800b1d4 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b1a6:	e853 3f00 	ldrex	r3, [r3]
 800b1aa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b1ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b1ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b1b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b1c0:	657b      	str	r3, [r7, #84]	@ 0x54
 800b1c2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1c4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b1c6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b1c8:	e841 2300 	strex	r3, r2, [r1]
 800b1cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b1ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d1e4      	bne.n	800b19e <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	d130      	bne.n	800b23e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2200      	movs	r2, #0
 800b1e0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1ea:	e853 3f00 	ldrex	r3, [r3]
 800b1ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b1f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1f2:	f023 0310 	bic.w	r3, r3, #16
 800b1f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	461a      	mov	r2, r3
 800b200:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b204:	643b      	str	r3, [r7, #64]	@ 0x40
 800b206:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b208:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b20a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b20c:	e841 2300 	strex	r3, r2, [r1]
 800b210:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b214:	2b00      	cmp	r3, #0
 800b216:	d1e4      	bne.n	800b1e2 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	69db      	ldr	r3, [r3, #28]
 800b21e:	f003 0310 	and.w	r3, r3, #16
 800b222:	2b10      	cmp	r3, #16
 800b224:	d103      	bne.n	800b22e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	2210      	movs	r2, #16
 800b22c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b234:	4619      	mov	r1, r3
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f7fe fe72 	bl	8009f20 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b23c:	e00e      	b.n	800b25c <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800b23e:	6878      	ldr	r0, [r7, #4]
 800b240:	f7f7 fb32 	bl	80028a8 <HAL_UART_RxCpltCallback>
        break;
 800b244:	e00a      	b.n	800b25c <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b246:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d006      	beq.n	800b25c <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800b24e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b252:	f003 0320 	and.w	r3, r3, #32
 800b256:	2b00      	cmp	r3, #0
 800b258:	f47f aece 	bne.w	800aff8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b262:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b266:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d049      	beq.n	800b302 <UART_RxISR_8BIT_FIFOEN+0x352>
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b274:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800b278:	429a      	cmp	r2, r3
 800b27a:	d242      	bcs.n	800b302 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	3308      	adds	r3, #8
 800b282:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b284:	6a3b      	ldr	r3, [r7, #32]
 800b286:	e853 3f00 	ldrex	r3, [r3]
 800b28a:	61fb      	str	r3, [r7, #28]
   return(result);
 800b28c:	69fb      	ldr	r3, [r7, #28]
 800b28e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b292:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	3308      	adds	r3, #8
 800b29c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b2a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b2a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b2a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b2a8:	e841 2300 	strex	r3, r2, [r1]
 800b2ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b2ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d1e3      	bne.n	800b27c <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	4a16      	ldr	r2, [pc, #88]	@ (800b310 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800b2b8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2c0:	68fb      	ldr	r3, [r7, #12]
 800b2c2:	e853 3f00 	ldrex	r3, [r3]
 800b2c6:	60bb      	str	r3, [r7, #8]
   return(result);
 800b2c8:	68bb      	ldr	r3, [r7, #8]
 800b2ca:	f043 0320 	orr.w	r3, r3, #32
 800b2ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	461a      	mov	r2, r3
 800b2d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b2dc:	61bb      	str	r3, [r7, #24]
 800b2de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2e0:	6979      	ldr	r1, [r7, #20]
 800b2e2:	69ba      	ldr	r2, [r7, #24]
 800b2e4:	e841 2300 	strex	r3, r2, [r1]
 800b2e8:	613b      	str	r3, [r7, #16]
   return(result);
 800b2ea:	693b      	ldr	r3, [r7, #16]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d1e4      	bne.n	800b2ba <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b2f0:	e007      	b.n	800b302 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	699a      	ldr	r2, [r3, #24]
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	f042 0208 	orr.w	r2, r2, #8
 800b300:	619a      	str	r2, [r3, #24]
}
 800b302:	bf00      	nop
 800b304:	37b0      	adds	r7, #176	@ 0xb0
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}
 800b30a:	bf00      	nop
 800b30c:	40008000 	.word	0x40008000
 800b310:	0800ac41 	.word	0x0800ac41

0800b314 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b314:	b580      	push	{r7, lr}
 800b316:	b0ae      	sub	sp, #184	@ 0xb8
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b322:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	69db      	ldr	r3, [r3, #28]
 800b32c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	689b      	ldr	r3, [r3, #8]
 800b340:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b34a:	2b22      	cmp	r3, #34	@ 0x22
 800b34c:	f040 8187 	bne.w	800b65e <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b356:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b35a:	e12a      	b.n	800b5b2 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b362:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b36a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800b36e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800b372:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800b376:	4013      	ands	r3, r2
 800b378:	b29a      	uxth	r2, r3
 800b37a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b37e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b384:	1c9a      	adds	r2, r3, #2
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b390:	b29b      	uxth	r3, r3
 800b392:	3b01      	subs	r3, #1
 800b394:	b29a      	uxth	r2, r3
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	69db      	ldr	r3, [r3, #28]
 800b3a2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b3a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b3aa:	f003 0307 	and.w	r3, r3, #7
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d053      	beq.n	800b45a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b3b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b3b6:	f003 0301 	and.w	r3, r3, #1
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d011      	beq.n	800b3e2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800b3be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b3c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d00b      	beq.n	800b3e2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	2201      	movs	r2, #1
 800b3d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3d8:	f043 0201 	orr.w	r2, r3, #1
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b3e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b3e6:	f003 0302 	and.w	r3, r3, #2
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d011      	beq.n	800b412 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b3ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b3f2:	f003 0301 	and.w	r3, r3, #1
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d00b      	beq.n	800b412 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	2202      	movs	r2, #2
 800b400:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b408:	f043 0204 	orr.w	r2, r3, #4
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b412:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b416:	f003 0304 	and.w	r3, r3, #4
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d011      	beq.n	800b442 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b41e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b422:	f003 0301 	and.w	r3, r3, #1
 800b426:	2b00      	cmp	r3, #0
 800b428:	d00b      	beq.n	800b442 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	2204      	movs	r2, #4
 800b430:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b438:	f043 0202 	orr.w	r2, r3, #2
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d006      	beq.n	800b45a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	f7fe fd5d 	bl	8009f0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2200      	movs	r2, #0
 800b456:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b460:	b29b      	uxth	r3, r3
 800b462:	2b00      	cmp	r3, #0
 800b464:	f040 80a5 	bne.w	800b5b2 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b46e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b470:	e853 3f00 	ldrex	r3, [r3]
 800b474:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b476:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b478:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b47c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	461a      	mov	r2, r3
 800b486:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b48a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b48e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b490:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b492:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b496:	e841 2300 	strex	r3, r2, [r1]
 800b49a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b49c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d1e2      	bne.n	800b468 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	3308      	adds	r3, #8
 800b4a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b4ac:	e853 3f00 	ldrex	r3, [r3]
 800b4b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b4b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b4b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b4b8:	f023 0301 	bic.w	r3, r3, #1
 800b4bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	3308      	adds	r3, #8
 800b4c6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b4ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b4cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b4d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b4d2:	e841 2300 	strex	r3, r2, [r1]
 800b4d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b4d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d1e1      	bne.n	800b4a2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	2220      	movs	r2, #32
 800b4e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	4a60      	ldr	r2, [pc, #384]	@ (800b678 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b4f8:	4293      	cmp	r3, r2
 800b4fa:	d021      	beq.n	800b540 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	685b      	ldr	r3, [r3, #4]
 800b502:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b506:	2b00      	cmp	r3, #0
 800b508:	d01a      	beq.n	800b540 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b510:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b512:	e853 3f00 	ldrex	r3, [r3]
 800b516:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b518:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b51a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b51e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	461a      	mov	r2, r3
 800b528:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b52c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b52e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b530:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b532:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b534:	e841 2300 	strex	r3, r2, [r1]
 800b538:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b53a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d1e4      	bne.n	800b50a <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b544:	2b01      	cmp	r3, #1
 800b546:	d130      	bne.n	800b5aa <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2200      	movs	r2, #0
 800b54c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b556:	e853 3f00 	ldrex	r3, [r3]
 800b55a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b55c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b55e:	f023 0310 	bic.w	r3, r3, #16
 800b562:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	461a      	mov	r2, r3
 800b56c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b570:	647b      	str	r3, [r7, #68]	@ 0x44
 800b572:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b574:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b576:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b578:	e841 2300 	strex	r3, r2, [r1]
 800b57c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b57e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b580:	2b00      	cmp	r3, #0
 800b582:	d1e4      	bne.n	800b54e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	69db      	ldr	r3, [r3, #28]
 800b58a:	f003 0310 	and.w	r3, r3, #16
 800b58e:	2b10      	cmp	r3, #16
 800b590:	d103      	bne.n	800b59a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	2210      	movs	r2, #16
 800b598:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b5a0:	4619      	mov	r1, r3
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f7fe fcbc 	bl	8009f20 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b5a8:	e00e      	b.n	800b5c8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800b5aa:	6878      	ldr	r0, [r7, #4]
 800b5ac:	f7f7 f97c 	bl	80028a8 <HAL_UART_RxCpltCallback>
        break;
 800b5b0:	e00a      	b.n	800b5c8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b5b2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d006      	beq.n	800b5c8 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800b5ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b5be:	f003 0320 	and.w	r3, r3, #32
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	f47f aeca 	bne.w	800b35c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b5ce:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b5d2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d049      	beq.n	800b66e <UART_RxISR_16BIT_FIFOEN+0x35a>
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b5e0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b5e4:	429a      	cmp	r2, r3
 800b5e6:	d242      	bcs.n	800b66e <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	3308      	adds	r3, #8
 800b5ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5f2:	e853 3f00 	ldrex	r3, [r3]
 800b5f6:	623b      	str	r3, [r7, #32]
   return(result);
 800b5f8:	6a3b      	ldr	r3, [r7, #32]
 800b5fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b5fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	3308      	adds	r3, #8
 800b608:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b60c:	633a      	str	r2, [r7, #48]	@ 0x30
 800b60e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b610:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b612:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b614:	e841 2300 	strex	r3, r2, [r1]
 800b618:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b61a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d1e3      	bne.n	800b5e8 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	4a16      	ldr	r2, [pc, #88]	@ (800b67c <UART_RxISR_16BIT_FIFOEN+0x368>)
 800b624:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	e853 3f00 	ldrex	r3, [r3]
 800b632:	60fb      	str	r3, [r7, #12]
   return(result);
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	f043 0320 	orr.w	r3, r3, #32
 800b63a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	461a      	mov	r2, r3
 800b644:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b648:	61fb      	str	r3, [r7, #28]
 800b64a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b64c:	69b9      	ldr	r1, [r7, #24]
 800b64e:	69fa      	ldr	r2, [r7, #28]
 800b650:	e841 2300 	strex	r3, r2, [r1]
 800b654:	617b      	str	r3, [r7, #20]
   return(result);
 800b656:	697b      	ldr	r3, [r7, #20]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d1e4      	bne.n	800b626 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b65c:	e007      	b.n	800b66e <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	699a      	ldr	r2, [r3, #24]
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	f042 0208 	orr.w	r2, r2, #8
 800b66c:	619a      	str	r2, [r3, #24]
}
 800b66e:	bf00      	nop
 800b670:	37b8      	adds	r7, #184	@ 0xb8
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}
 800b676:	bf00      	nop
 800b678:	40008000 	.word	0x40008000
 800b67c:	0800adf9 	.word	0x0800adf9

0800b680 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b680:	b480      	push	{r7}
 800b682:	b083      	sub	sp, #12
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b688:	bf00      	nop
 800b68a:	370c      	adds	r7, #12
 800b68c:	46bd      	mov	sp, r7
 800b68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b692:	4770      	bx	lr

0800b694 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b694:	b480      	push	{r7}
 800b696:	b083      	sub	sp, #12
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b69c:	bf00      	nop
 800b69e:	370c      	adds	r7, #12
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a6:	4770      	bx	lr

0800b6a8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b083      	sub	sp, #12
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b6b0:	bf00      	nop
 800b6b2:	370c      	adds	r7, #12
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr

0800b6bc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b6bc:	b480      	push	{r7}
 800b6be:	b085      	sub	sp, #20
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b6ca:	2b01      	cmp	r3, #1
 800b6cc:	d101      	bne.n	800b6d2 <HAL_UARTEx_DisableFifoMode+0x16>
 800b6ce:	2302      	movs	r3, #2
 800b6d0:	e027      	b.n	800b722 <HAL_UARTEx_DisableFifoMode+0x66>
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2201      	movs	r2, #1
 800b6d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2224      	movs	r2, #36	@ 0x24
 800b6de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	681a      	ldr	r2, [r3, #0]
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f022 0201 	bic.w	r2, r2, #1
 800b6f8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b700:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2200      	movs	r2, #0
 800b706:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	68fa      	ldr	r2, [r7, #12]
 800b70e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	2220      	movs	r2, #32
 800b714:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	2200      	movs	r2, #0
 800b71c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b720:	2300      	movs	r3, #0
}
 800b722:	4618      	mov	r0, r3
 800b724:	3714      	adds	r7, #20
 800b726:	46bd      	mov	sp, r7
 800b728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b72c:	4770      	bx	lr

0800b72e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b72e:	b580      	push	{r7, lr}
 800b730:	b084      	sub	sp, #16
 800b732:	af00      	add	r7, sp, #0
 800b734:	6078      	str	r0, [r7, #4]
 800b736:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b73e:	2b01      	cmp	r3, #1
 800b740:	d101      	bne.n	800b746 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b742:	2302      	movs	r3, #2
 800b744:	e02d      	b.n	800b7a2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2201      	movs	r2, #1
 800b74a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	2224      	movs	r2, #36	@ 0x24
 800b752:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	681a      	ldr	r2, [r3, #0]
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	f022 0201 	bic.w	r2, r2, #1
 800b76c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	689b      	ldr	r3, [r3, #8]
 800b774:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	683a      	ldr	r2, [r7, #0]
 800b77e:	430a      	orrs	r2, r1
 800b780:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b782:	6878      	ldr	r0, [r7, #4]
 800b784:	f000 f850 	bl	800b828 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	68fa      	ldr	r2, [r7, #12]
 800b78e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2220      	movs	r2, #32
 800b794:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2200      	movs	r2, #0
 800b79c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b7a0:	2300      	movs	r3, #0
}
 800b7a2:	4618      	mov	r0, r3
 800b7a4:	3710      	adds	r7, #16
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	bd80      	pop	{r7, pc}

0800b7aa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b7aa:	b580      	push	{r7, lr}
 800b7ac:	b084      	sub	sp, #16
 800b7ae:	af00      	add	r7, sp, #0
 800b7b0:	6078      	str	r0, [r7, #4]
 800b7b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b7ba:	2b01      	cmp	r3, #1
 800b7bc:	d101      	bne.n	800b7c2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b7be:	2302      	movs	r3, #2
 800b7c0:	e02d      	b.n	800b81e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	2201      	movs	r2, #1
 800b7c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	2224      	movs	r2, #36	@ 0x24
 800b7ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	681a      	ldr	r2, [r3, #0]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f022 0201 	bic.w	r2, r2, #1
 800b7e8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	689b      	ldr	r3, [r3, #8]
 800b7f0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	683a      	ldr	r2, [r7, #0]
 800b7fa:	430a      	orrs	r2, r1
 800b7fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b7fe:	6878      	ldr	r0, [r7, #4]
 800b800:	f000 f812 	bl	800b828 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	68fa      	ldr	r2, [r7, #12]
 800b80a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2220      	movs	r2, #32
 800b810:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2200      	movs	r2, #0
 800b818:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b81c:	2300      	movs	r3, #0
}
 800b81e:	4618      	mov	r0, r3
 800b820:	3710      	adds	r7, #16
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}
	...

0800b828 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b828:	b480      	push	{r7}
 800b82a:	b085      	sub	sp, #20
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b834:	2b00      	cmp	r3, #0
 800b836:	d108      	bne.n	800b84a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	2201      	movs	r2, #1
 800b83c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2201      	movs	r2, #1
 800b844:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b848:	e031      	b.n	800b8ae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b84a:	2308      	movs	r3, #8
 800b84c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b84e:	2308      	movs	r3, #8
 800b850:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	689b      	ldr	r3, [r3, #8]
 800b858:	0e5b      	lsrs	r3, r3, #25
 800b85a:	b2db      	uxtb	r3, r3
 800b85c:	f003 0307 	and.w	r3, r3, #7
 800b860:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	689b      	ldr	r3, [r3, #8]
 800b868:	0f5b      	lsrs	r3, r3, #29
 800b86a:	b2db      	uxtb	r3, r3
 800b86c:	f003 0307 	and.w	r3, r3, #7
 800b870:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b872:	7bbb      	ldrb	r3, [r7, #14]
 800b874:	7b3a      	ldrb	r2, [r7, #12]
 800b876:	4911      	ldr	r1, [pc, #68]	@ (800b8bc <UARTEx_SetNbDataToProcess+0x94>)
 800b878:	5c8a      	ldrb	r2, [r1, r2]
 800b87a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b87e:	7b3a      	ldrb	r2, [r7, #12]
 800b880:	490f      	ldr	r1, [pc, #60]	@ (800b8c0 <UARTEx_SetNbDataToProcess+0x98>)
 800b882:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b884:	fb93 f3f2 	sdiv	r3, r3, r2
 800b888:	b29a      	uxth	r2, r3
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b890:	7bfb      	ldrb	r3, [r7, #15]
 800b892:	7b7a      	ldrb	r2, [r7, #13]
 800b894:	4909      	ldr	r1, [pc, #36]	@ (800b8bc <UARTEx_SetNbDataToProcess+0x94>)
 800b896:	5c8a      	ldrb	r2, [r1, r2]
 800b898:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b89c:	7b7a      	ldrb	r2, [r7, #13]
 800b89e:	4908      	ldr	r1, [pc, #32]	@ (800b8c0 <UARTEx_SetNbDataToProcess+0x98>)
 800b8a0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b8a2:	fb93 f3f2 	sdiv	r3, r3, r2
 800b8a6:	b29a      	uxth	r2, r3
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b8ae:	bf00      	nop
 800b8b0:	3714      	adds	r7, #20
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b8:	4770      	bx	lr
 800b8ba:	bf00      	nop
 800b8bc:	0801353c 	.word	0x0801353c
 800b8c0:	08013544 	.word	0x08013544

0800b8c4 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b088      	sub	sp, #32
 800b8c8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b8ce:	f107 0308 	add.w	r3, r7, #8
 800b8d2:	2218      	movs	r2, #24
 800b8d4:	2100      	movs	r1, #0
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f001 fcf0 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800b8dc:	233f      	movs	r3, #63	@ 0x3f
 800b8de:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800b8e0:	2381      	movs	r3, #129	@ 0x81
 800b8e2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b8e4:	1dfb      	adds	r3, r7, #7
 800b8e6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b8e8:	2301      	movs	r3, #1
 800b8ea:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b8ec:	f107 0308 	add.w	r3, r7, #8
 800b8f0:	2100      	movs	r1, #0
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f001 fba0 	bl	800d038 <hci_send_req>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	da01      	bge.n	800b902 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800b8fe:	23ff      	movs	r3, #255	@ 0xff
 800b900:	e000      	b.n	800b904 <aci_gap_set_non_discoverable+0x40>
  return status;
 800b902:	79fb      	ldrb	r3, [r7, #7]
}
 800b904:	4618      	mov	r0, r3
 800b906:	3720      	adds	r7, #32
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}

0800b90c <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800b90c:	b5b0      	push	{r4, r5, r7, lr}
 800b90e:	b0ce      	sub	sp, #312	@ 0x138
 800b910:	af00      	add	r7, sp, #0
 800b912:	4605      	mov	r5, r0
 800b914:	460c      	mov	r4, r1
 800b916:	4610      	mov	r0, r2
 800b918:	4619      	mov	r1, r3
 800b91a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b91e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800b922:	462a      	mov	r2, r5
 800b924:	701a      	strb	r2, [r3, #0]
 800b926:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b92a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800b92e:	4622      	mov	r2, r4
 800b930:	801a      	strh	r2, [r3, #0]
 800b932:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b936:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800b93a:	4602      	mov	r2, r0
 800b93c:	801a      	strh	r2, [r3, #0]
 800b93e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b942:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800b946:	460a      	mov	r2, r1
 800b948:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800b94a:	f107 0310 	add.w	r3, r7, #16
 800b94e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800b952:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800b956:	3308      	adds	r3, #8
 800b958:	f107 0210 	add.w	r2, r7, #16
 800b95c:	4413      	add	r3, r2
 800b95e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800b962:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800b966:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800b96a:	4413      	add	r3, r2
 800b96c:	3309      	adds	r3, #9
 800b96e:	f107 0210 	add.w	r2, r7, #16
 800b972:	4413      	add	r3, r2
 800b974:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800b978:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800b97c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800b980:	2200      	movs	r2, #0
 800b982:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b984:	2300      	movs	r3, #0
 800b986:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800b98a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800b98e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800b992:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800b996:	7812      	ldrb	r2, [r2, #0]
 800b998:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b99a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b99e:	3301      	adds	r3, #1
 800b9a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800b9a4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800b9a8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800b9ac:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800b9b0:	8812      	ldrh	r2, [r2, #0]
 800b9b2:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800b9b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b9ba:	3302      	adds	r3, #2
 800b9bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800b9c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800b9c4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800b9c8:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800b9cc:	8812      	ldrh	r2, [r2, #0]
 800b9ce:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800b9d2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b9d6:	3302      	adds	r3, #2
 800b9d8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800b9dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800b9e0:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800b9e4:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800b9e8:	7812      	ldrb	r2, [r2, #0]
 800b9ea:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800b9ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800b9f0:	3301      	adds	r3, #1
 800b9f2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800b9f6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800b9fa:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800b9fe:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800ba00:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ba04:	3301      	adds	r3, #1
 800ba06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800ba0a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ba0e:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800ba12:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800ba14:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ba18:	3301      	adds	r3, #1
 800ba1a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800ba1e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ba22:	3308      	adds	r3, #8
 800ba24:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800ba28:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	f001 fc35 	bl	800d29c <Osal_MemCpy>
    index_input += Local_Name_Length;
 800ba32:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800ba36:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800ba3a:	4413      	add	r3, r2
 800ba3c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800ba40:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ba44:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800ba48:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800ba4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ba4e:	3301      	adds	r3, #1
 800ba50:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800ba54:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ba58:	3301      	adds	r3, #1
 800ba5a:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800ba5e:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800ba62:	4618      	mov	r0, r3
 800ba64:	f001 fc1a 	bl	800d29c <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800ba68:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800ba6c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800ba70:	4413      	add	r3, r2
 800ba72:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800ba76:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ba7a:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800ba7e:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800ba80:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ba84:	3302      	adds	r3, #2
 800ba86:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800ba8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ba8e:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800ba92:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800ba94:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ba98:	3302      	adds	r3, #2
 800ba9a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ba9e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800baa2:	2218      	movs	r2, #24
 800baa4:	2100      	movs	r1, #0
 800baa6:	4618      	mov	r0, r3
 800baa8:	f001 fc08 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800baac:	233f      	movs	r3, #63	@ 0x3f
 800baae:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800bab2:	2383      	movs	r3, #131	@ 0x83
 800bab4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800bab8:	f107 0310 	add.w	r3, r7, #16
 800babc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800bac0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bac4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800bac8:	f107 030f 	add.w	r3, r7, #15
 800bacc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800bad0:	2301      	movs	r3, #1
 800bad2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bad6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800bada:	2100      	movs	r1, #0
 800badc:	4618      	mov	r0, r3
 800bade:	f001 faab 	bl	800d038 <hci_send_req>
 800bae2:	4603      	mov	r3, r0
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	da01      	bge.n	800baec <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800bae8:	23ff      	movs	r3, #255	@ 0xff
 800baea:	e004      	b.n	800baf6 <aci_gap_set_discoverable+0x1ea>
  return status;
 800baec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800baf0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800baf4:	781b      	ldrb	r3, [r3, #0]
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bdb0      	pop	{r4, r5, r7, pc}

0800bb00 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b0cc      	sub	sp, #304	@ 0x130
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	4602      	mov	r2, r0
 800bb08:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bb0c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800bb10:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800bb12:	f107 0310 	add.w	r3, r7, #16
 800bb16:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800bb1a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bb1e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800bb22:	2200      	movs	r2, #0
 800bb24:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800bb26:	2300      	movs	r3, #0
 800bb28:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800bb2c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bb30:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800bb34:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800bb38:	7812      	ldrb	r2, [r2, #0]
 800bb3a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800bb3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bb40:	3301      	adds	r3, #1
 800bb42:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bb46:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800bb4a:	2218      	movs	r2, #24
 800bb4c:	2100      	movs	r1, #0
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f001 fbb4 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800bb54:	233f      	movs	r3, #63	@ 0x3f
 800bb56:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800bb5a:	2385      	movs	r3, #133	@ 0x85
 800bb5c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800bb60:	f107 0310 	add.w	r3, r7, #16
 800bb64:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800bb68:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bb6c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800bb70:	f107 030f 	add.w	r3, r7, #15
 800bb74:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800bb78:	2301      	movs	r3, #1
 800bb7a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bb7e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800bb82:	2100      	movs	r1, #0
 800bb84:	4618      	mov	r0, r3
 800bb86:	f001 fa57 	bl	800d038 <hci_send_req>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	da01      	bge.n	800bb94 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800bb90:	23ff      	movs	r3, #255	@ 0xff
 800bb92:	e004      	b.n	800bb9e <aci_gap_set_io_capability+0x9e>
  return status;
 800bb94:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bb98:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800bb9c:	781b      	ldrb	r3, [r3, #0]
}
 800bb9e:	4618      	mov	r0, r3
 800bba0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800bba4:	46bd      	mov	sp, r7
 800bba6:	bd80      	pop	{r7, pc}

0800bba8 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800bba8:	b5b0      	push	{r4, r5, r7, lr}
 800bbaa:	b0cc      	sub	sp, #304	@ 0x130
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	4605      	mov	r5, r0
 800bbb0:	460c      	mov	r4, r1
 800bbb2:	4610      	mov	r0, r2
 800bbb4:	4619      	mov	r1, r3
 800bbb6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bbba:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800bbbe:	462a      	mov	r2, r5
 800bbc0:	701a      	strb	r2, [r3, #0]
 800bbc2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bbc6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800bbca:	4622      	mov	r2, r4
 800bbcc:	701a      	strb	r2, [r3, #0]
 800bbce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bbd2:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800bbd6:	4602      	mov	r2, r0
 800bbd8:	701a      	strb	r2, [r3, #0]
 800bbda:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bbde:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800bbe2:	460a      	mov	r2, r1
 800bbe4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800bbe6:	f107 0310 	add.w	r3, r7, #16
 800bbea:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800bbee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bbf2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800bbf6:	2200      	movs	r2, #0
 800bbf8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800bc00:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bc04:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800bc08:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800bc0c:	7812      	ldrb	r2, [r2, #0]
 800bc0e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800bc10:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bc14:	3301      	adds	r3, #1
 800bc16:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800bc1a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bc1e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800bc22:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800bc26:	7812      	ldrb	r2, [r2, #0]
 800bc28:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800bc2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bc2e:	3301      	adds	r3, #1
 800bc30:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800bc34:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bc38:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800bc3c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800bc40:	7812      	ldrb	r2, [r2, #0]
 800bc42:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800bc44:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bc48:	3301      	adds	r3, #1
 800bc4a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800bc4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bc52:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800bc56:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800bc5a:	7812      	ldrb	r2, [r2, #0]
 800bc5c:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800bc5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bc62:	3301      	adds	r3, #1
 800bc64:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800bc68:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bc6c:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800bc70:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800bc72:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bc76:	3301      	adds	r3, #1
 800bc78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800bc7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bc80:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800bc84:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800bc86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bc8a:	3301      	adds	r3, #1
 800bc8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800bc90:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bc94:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800bc98:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800bc9a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bc9e:	3301      	adds	r3, #1
 800bca0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800bca4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bca8:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800bcac:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800bcb0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bcb4:	3304      	adds	r3, #4
 800bcb6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800bcba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bcbe:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800bcc2:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800bcc4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bcc8:	3301      	adds	r3, #1
 800bcca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bcce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800bcd2:	2218      	movs	r2, #24
 800bcd4:	2100      	movs	r1, #0
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	f001 faf0 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800bcdc:	233f      	movs	r3, #63	@ 0x3f
 800bcde:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800bce2:	2386      	movs	r3, #134	@ 0x86
 800bce4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800bce8:	f107 0310 	add.w	r3, r7, #16
 800bcec:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800bcf0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bcf4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800bcf8:	f107 030f 	add.w	r3, r7, #15
 800bcfc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800bd00:	2301      	movs	r3, #1
 800bd02:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bd06:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800bd0a:	2100      	movs	r1, #0
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	f001 f993 	bl	800d038 <hci_send_req>
 800bd12:	4603      	mov	r3, r0
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	da01      	bge.n	800bd1c <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800bd18:	23ff      	movs	r3, #255	@ 0xff
 800bd1a:	e004      	b.n	800bd26 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800bd1c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bd20:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800bd24:	781b      	ldrb	r3, [r3, #0]
}
 800bd26:	4618      	mov	r0, r3
 800bd28:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	bdb0      	pop	{r4, r5, r7, pc}

0800bd30 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800bd30:	b580      	push	{r7, lr}
 800bd32:	b0cc      	sub	sp, #304	@ 0x130
 800bd34:	af00      	add	r7, sp, #0
 800bd36:	4602      	mov	r2, r0
 800bd38:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bd3c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800bd40:	6019      	str	r1, [r3, #0]
 800bd42:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bd46:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800bd4a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800bd4c:	f107 0310 	add.w	r3, r7, #16
 800bd50:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800bd54:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bd58:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800bd60:	2300      	movs	r3, #0
 800bd62:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800bd66:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bd6a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800bd6e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800bd72:	8812      	ldrh	r2, [r2, #0]
 800bd74:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800bd76:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bd7a:	3302      	adds	r3, #2
 800bd7c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800bd80:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bd84:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800bd88:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800bd8c:	6812      	ldr	r2, [r2, #0]
 800bd8e:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800bd92:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bd96:	3304      	adds	r3, #4
 800bd98:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bd9c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800bda0:	2218      	movs	r2, #24
 800bda2:	2100      	movs	r1, #0
 800bda4:	4618      	mov	r0, r3
 800bda6:	f001 fa89 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800bdaa:	233f      	movs	r3, #63	@ 0x3f
 800bdac:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800bdb0:	2388      	movs	r3, #136	@ 0x88
 800bdb2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800bdb6:	f107 0310 	add.w	r3, r7, #16
 800bdba:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800bdbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bdc2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800bdc6:	f107 030f 	add.w	r3, r7, #15
 800bdca:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800bdce:	2301      	movs	r3, #1
 800bdd0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bdd4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800bdd8:	2100      	movs	r1, #0
 800bdda:	4618      	mov	r0, r3
 800bddc:	f001 f92c 	bl	800d038 <hci_send_req>
 800bde0:	4603      	mov	r3, r0
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	da01      	bge.n	800bdea <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800bde6:	23ff      	movs	r3, #255	@ 0xff
 800bde8:	e004      	b.n	800bdf4 <aci_gap_pass_key_resp+0xc4>
  return status;
 800bdea:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bdee:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800bdf2:	781b      	ldrb	r3, [r3, #0]
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}

0800bdfe <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800bdfe:	b590      	push	{r4, r7, lr}
 800be00:	b0cd      	sub	sp, #308	@ 0x134
 800be02:	af00      	add	r7, sp, #0
 800be04:	4604      	mov	r4, r0
 800be06:	4608      	mov	r0, r1
 800be08:	4611      	mov	r1, r2
 800be0a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800be0e:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800be12:	6013      	str	r3, [r2, #0]
 800be14:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800be18:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800be1c:	4622      	mov	r2, r4
 800be1e:	701a      	strb	r2, [r3, #0]
 800be20:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800be24:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800be28:	4602      	mov	r2, r0
 800be2a:	701a      	strb	r2, [r3, #0]
 800be2c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800be30:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800be34:	460a      	mov	r2, r1
 800be36:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800be38:	f107 0310 	add.w	r3, r7, #16
 800be3c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800be40:	f107 0308 	add.w	r3, r7, #8
 800be44:	2207      	movs	r2, #7
 800be46:	2100      	movs	r1, #0
 800be48:	4618      	mov	r0, r3
 800be4a:	f001 fa37 	bl	800d2bc <Osal_MemSet>
  int index_input = 0;
 800be4e:	2300      	movs	r3, #0
 800be50:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800be54:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800be58:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800be5c:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800be60:	7812      	ldrb	r2, [r2, #0]
 800be62:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800be64:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800be68:	3301      	adds	r3, #1
 800be6a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800be6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800be72:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800be76:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800be7a:	7812      	ldrb	r2, [r2, #0]
 800be7c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800be7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800be82:	3301      	adds	r3, #1
 800be84:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800be88:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800be8c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800be90:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800be94:	7812      	ldrb	r2, [r2, #0]
 800be96:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800be98:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800be9c:	3301      	adds	r3, #1
 800be9e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bea2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800bea6:	2218      	movs	r2, #24
 800bea8:	2100      	movs	r1, #0
 800beaa:	4618      	mov	r0, r3
 800beac:	f001 fa06 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800beb0:	233f      	movs	r3, #63	@ 0x3f
 800beb2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800beb6:	238a      	movs	r3, #138	@ 0x8a
 800beb8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800bebc:	f107 0310 	add.w	r3, r7, #16
 800bec0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800bec4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bec8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800becc:	f107 0308 	add.w	r3, r7, #8
 800bed0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800bed4:	2307      	movs	r3, #7
 800bed6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800beda:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800bede:	2100      	movs	r1, #0
 800bee0:	4618      	mov	r0, r3
 800bee2:	f001 f8a9 	bl	800d038 <hci_send_req>
 800bee6:	4603      	mov	r3, r0
 800bee8:	2b00      	cmp	r3, #0
 800beea:	da01      	bge.n	800bef0 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800beec:	23ff      	movs	r3, #255	@ 0xff
 800beee:	e02e      	b.n	800bf4e <aci_gap_init+0x150>
  if ( resp.Status )
 800bef0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bef4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800bef8:	781b      	ldrb	r3, [r3, #0]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d005      	beq.n	800bf0a <aci_gap_init+0x10c>
    return resp.Status;
 800befe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bf02:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800bf06:	781b      	ldrb	r3, [r3, #0]
 800bf08:	e021      	b.n	800bf4e <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800bf0a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bf0e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800bf12:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800bf16:	b29a      	uxth	r2, r3
 800bf18:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bf1c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800bf24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bf28:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800bf2c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800bf30:	b29a      	uxth	r2, r3
 800bf32:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800bf36:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800bf38:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bf3c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800bf40:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800bf44:	b29a      	uxth	r2, r3
 800bf46:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800bf4a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800bf4c:	2300      	movs	r3, #0
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800bf54:	46bd      	mov	sp, r7
 800bf56:	bd90      	pop	{r4, r7, pc}

0800bf58 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b0cc      	sub	sp, #304	@ 0x130
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	4602      	mov	r2, r0
 800bf60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bf64:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800bf68:	6019      	str	r1, [r3, #0]
 800bf6a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bf6e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800bf72:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800bf74:	f107 0310 	add.w	r3, r7, #16
 800bf78:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800bf7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bf80:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800bf84:	2200      	movs	r2, #0
 800bf86:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800bf88:	2300      	movs	r3, #0
 800bf8a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800bf8e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bf92:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800bf96:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800bf9a:	7812      	ldrb	r2, [r2, #0]
 800bf9c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800bf9e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800bfa2:	3301      	adds	r3, #1
 800bfa4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800bfa8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800bfac:	1c58      	adds	r0, r3, #1
 800bfae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bfb2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800bfb6:	781a      	ldrb	r2, [r3, #0]
 800bfb8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bfbc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800bfc0:	6819      	ldr	r1, [r3, #0]
 800bfc2:	f001 f96b 	bl	800d29c <Osal_MemCpy>
  index_input += AdvDataLen;
 800bfc6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800bfca:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800bfce:	781b      	ldrb	r3, [r3, #0]
 800bfd0:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800bfd4:	4413      	add	r3, r2
 800bfd6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800bfda:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800bfde:	2218      	movs	r2, #24
 800bfe0:	2100      	movs	r1, #0
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f001 f96a 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800bfe8:	233f      	movs	r3, #63	@ 0x3f
 800bfea:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800bfee:	238e      	movs	r3, #142	@ 0x8e
 800bff0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800bff4:	f107 0310 	add.w	r3, r7, #16
 800bff8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800bffc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c000:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c004:	f107 030f 	add.w	r3, r7, #15
 800c008:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c00c:	2301      	movs	r3, #1
 800c00e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c012:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c016:	2100      	movs	r1, #0
 800c018:	4618      	mov	r0, r3
 800c01a:	f001 f80d 	bl	800d038 <hci_send_req>
 800c01e:	4603      	mov	r3, r0
 800c020:	2b00      	cmp	r3, #0
 800c022:	da01      	bge.n	800c028 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800c024:	23ff      	movs	r3, #255	@ 0xff
 800c026:	e004      	b.n	800c032 <aci_gap_update_adv_data+0xda>
  return status;
 800c028:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c02c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c030:	781b      	ldrb	r3, [r3, #0]
}
 800c032:	4618      	mov	r0, r3
 800c034:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}

0800c03c <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800c03c:	b580      	push	{r7, lr}
 800c03e:	b088      	sub	sp, #32
 800c040:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800c042:	2300      	movs	r3, #0
 800c044:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c046:	f107 0308 	add.w	r3, r7, #8
 800c04a:	2218      	movs	r2, #24
 800c04c:	2100      	movs	r1, #0
 800c04e:	4618      	mov	r0, r3
 800c050:	f001 f934 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800c054:	233f      	movs	r3, #63	@ 0x3f
 800c056:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800c058:	2392      	movs	r3, #146	@ 0x92
 800c05a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800c05c:	1dfb      	adds	r3, r7, #7
 800c05e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800c060:	2301      	movs	r3, #1
 800c062:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c064:	f107 0308 	add.w	r3, r7, #8
 800c068:	2100      	movs	r1, #0
 800c06a:	4618      	mov	r0, r3
 800c06c:	f000 ffe4 	bl	800d038 <hci_send_req>
 800c070:	4603      	mov	r3, r0
 800c072:	2b00      	cmp	r3, #0
 800c074:	da01      	bge.n	800c07a <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800c076:	23ff      	movs	r3, #255	@ 0xff
 800c078:	e000      	b.n	800c07c <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800c07a:	79fb      	ldrb	r3, [r7, #7]
}
 800c07c:	4618      	mov	r0, r3
 800c07e:	3720      	adds	r7, #32
 800c080:	46bd      	mov	sp, r7
 800c082:	bd80      	pop	{r7, pc}

0800c084 <aci_gap_allow_rebond>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 800c084:	b580      	push	{r7, lr}
 800c086:	b0cc      	sub	sp, #304	@ 0x130
 800c088:	af00      	add	r7, sp, #0
 800c08a:	4602      	mov	r2, r0
 800c08c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c090:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800c094:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 800c096:	f107 0310 	add.w	r3, r7, #16
 800c09a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c09e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c0a2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c0a6:	2200      	movs	r2, #0
 800c0a8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800c0b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c0b4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c0b8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800c0bc:	8812      	ldrh	r2, [r2, #0]
 800c0be:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c0c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c0c4:	3302      	adds	r3, #2
 800c0c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c0ca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c0ce:	2218      	movs	r2, #24
 800c0d0:	2100      	movs	r1, #0
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	f001 f8f2 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800c0d8:	233f      	movs	r3, #63	@ 0x3f
 800c0da:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x095;
 800c0de:	2395      	movs	r3, #149	@ 0x95
 800c0e0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c0e4:	f107 0310 	add.w	r3, r7, #16
 800c0e8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c0ec:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c0f0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c0f4:	f107 030f 	add.w	r3, r7, #15
 800c0f8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c0fc:	2301      	movs	r3, #1
 800c0fe:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c102:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c106:	2100      	movs	r1, #0
 800c108:	4618      	mov	r0, r3
 800c10a:	f000 ff95 	bl	800d038 <hci_send_req>
 800c10e:	4603      	mov	r3, r0
 800c110:	2b00      	cmp	r3, #0
 800c112:	da01      	bge.n	800c118 <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 800c114:	23ff      	movs	r3, #255	@ 0xff
 800c116:	e004      	b.n	800c122 <aci_gap_allow_rebond+0x9e>
  return status;
 800c118:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c11c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c120:	781b      	ldrb	r3, [r3, #0]
}
 800c122:	4618      	mov	r0, r3
 800c124:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}

0800c12c <aci_gap_numeric_comparison_value_confirm_yesno>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b0cc      	sub	sp, #304	@ 0x130
 800c130:	af00      	add	r7, sp, #0
 800c132:	4602      	mov	r2, r0
 800c134:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c138:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800c13c:	801a      	strh	r2, [r3, #0]
 800c13e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c142:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800c146:	460a      	mov	r2, r1
 800c148:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800c14a:	f107 0310 	add.w	r3, r7, #16
 800c14e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c152:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c156:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c15a:	2200      	movs	r2, #0
 800c15c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c15e:	2300      	movs	r3, #0
 800c160:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800c164:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c168:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c16c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800c170:	8812      	ldrh	r2, [r2, #0]
 800c172:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c174:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c178:	3302      	adds	r3, #2
 800c17a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800c17e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c182:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c186:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800c18a:	7812      	ldrb	r2, [r2, #0]
 800c18c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800c18e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c192:	3301      	adds	r3, #1
 800c194:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c198:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c19c:	2218      	movs	r2, #24
 800c19e:	2100      	movs	r1, #0
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f001 f88b 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800c1a6:	233f      	movs	r3, #63	@ 0x3f
 800c1a8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800c1ac:	23a5      	movs	r3, #165	@ 0xa5
 800c1ae:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c1b2:	f107 0310 	add.w	r3, r7, #16
 800c1b6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c1ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c1be:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c1c2:	f107 030f 	add.w	r3, r7, #15
 800c1c6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c1ca:	2301      	movs	r3, #1
 800c1cc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c1d0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c1d4:	2100      	movs	r1, #0
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f000 ff2e 	bl	800d038 <hci_send_req>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	da01      	bge.n	800c1e6 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800c1e2:	23ff      	movs	r3, #255	@ 0xff
 800c1e4:	e004      	b.n	800c1f0 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800c1e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c1ea:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c1ee:	781b      	ldrb	r3, [r3, #0]
}
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}

0800c1fa <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800c1fa:	b580      	push	{r7, lr}
 800c1fc:	b088      	sub	sp, #32
 800c1fe:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800c200:	2300      	movs	r3, #0
 800c202:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c204:	f107 0308 	add.w	r3, r7, #8
 800c208:	2218      	movs	r2, #24
 800c20a:	2100      	movs	r1, #0
 800c20c:	4618      	mov	r0, r3
 800c20e:	f001 f855 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800c212:	233f      	movs	r3, #63	@ 0x3f
 800c214:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800c216:	f240 1301 	movw	r3, #257	@ 0x101
 800c21a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800c21c:	1dfb      	adds	r3, r7, #7
 800c21e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800c220:	2301      	movs	r3, #1
 800c222:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c224:	f107 0308 	add.w	r3, r7, #8
 800c228:	2100      	movs	r1, #0
 800c22a:	4618      	mov	r0, r3
 800c22c:	f000 ff04 	bl	800d038 <hci_send_req>
 800c230:	4603      	mov	r3, r0
 800c232:	2b00      	cmp	r3, #0
 800c234:	da01      	bge.n	800c23a <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800c236:	23ff      	movs	r3, #255	@ 0xff
 800c238:	e000      	b.n	800c23c <aci_gatt_init+0x42>
  return status;
 800c23a:	79fb      	ldrb	r3, [r7, #7]
}
 800c23c:	4618      	mov	r0, r3
 800c23e:	3720      	adds	r7, #32
 800c240:	46bd      	mov	sp, r7
 800c242:	bd80      	pop	{r7, pc}

0800c244 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800c244:	b590      	push	{r4, r7, lr}
 800c246:	b0cf      	sub	sp, #316	@ 0x13c
 800c248:	af00      	add	r7, sp, #0
 800c24a:	4604      	mov	r4, r0
 800c24c:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800c250:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800c254:	6001      	str	r1, [r0, #0]
 800c256:	4610      	mov	r0, r2
 800c258:	4619      	mov	r1, r3
 800c25a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c25e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800c262:	4622      	mov	r2, r4
 800c264:	701a      	strb	r2, [r3, #0]
 800c266:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c26a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800c26e:	4602      	mov	r2, r0
 800c270:	701a      	strb	r2, [r3, #0]
 800c272:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c276:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800c27a:	460a      	mov	r2, r1
 800c27c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800c27e:	f107 0310 	add.w	r3, r7, #16
 800c282:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800c286:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c28a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800c28e:	781b      	ldrb	r3, [r3, #0]
 800c290:	2b01      	cmp	r3, #1
 800c292:	d00a      	beq.n	800c2aa <aci_gatt_add_service+0x66>
 800c294:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c298:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800c29c:	781b      	ldrb	r3, [r3, #0]
 800c29e:	2b02      	cmp	r3, #2
 800c2a0:	d101      	bne.n	800c2a6 <aci_gatt_add_service+0x62>
 800c2a2:	2311      	movs	r3, #17
 800c2a4:	e002      	b.n	800c2ac <aci_gatt_add_service+0x68>
 800c2a6:	2301      	movs	r3, #1
 800c2a8:	e000      	b.n	800c2ac <aci_gatt_add_service+0x68>
 800c2aa:	2303      	movs	r3, #3
 800c2ac:	f107 0210 	add.w	r2, r7, #16
 800c2b0:	4413      	add	r3, r2
 800c2b2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800c2b6:	f107 030c 	add.w	r3, r7, #12
 800c2ba:	2203      	movs	r2, #3
 800c2bc:	2100      	movs	r1, #0
 800c2be:	4618      	mov	r0, r3
 800c2c0:	f000 fffc 	bl	800d2bc <Osal_MemSet>
  int index_input = 0;
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800c2ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c2ce:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c2d2:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800c2d6:	7812      	ldrb	r2, [r2, #0]
 800c2d8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c2da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c2de:	3301      	adds	r3, #1
 800c2e0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800c2e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c2e8:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800c2ec:	781b      	ldrb	r3, [r3, #0]
 800c2ee:	2b01      	cmp	r3, #1
 800c2f0:	d002      	beq.n	800c2f8 <aci_gatt_add_service+0xb4>
 800c2f2:	2b02      	cmp	r3, #2
 800c2f4:	d004      	beq.n	800c300 <aci_gatt_add_service+0xbc>
 800c2f6:	e007      	b.n	800c308 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800c2f8:	2302      	movs	r3, #2
 800c2fa:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800c2fe:	e005      	b.n	800c30c <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800c300:	2310      	movs	r3, #16
 800c302:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800c306:	e001      	b.n	800c30c <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800c308:	2397      	movs	r3, #151	@ 0x97
 800c30a:	e06c      	b.n	800c3e6 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800c30c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c310:	1c58      	adds	r0, r3, #1
 800c312:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800c316:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c31a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800c31e:	6819      	ldr	r1, [r3, #0]
 800c320:	f000 ffbc 	bl	800d29c <Osal_MemCpy>
    index_input += size;
 800c324:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800c328:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800c32c:	4413      	add	r3, r2
 800c32e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800c332:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c336:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c33a:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800c33e:	7812      	ldrb	r2, [r2, #0]
 800c340:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800c342:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c346:	3301      	adds	r3, #1
 800c348:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800c34c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c350:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800c354:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800c358:	7812      	ldrb	r2, [r2, #0]
 800c35a:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800c35c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c360:	3301      	adds	r3, #1
 800c362:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c366:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c36a:	2218      	movs	r2, #24
 800c36c:	2100      	movs	r1, #0
 800c36e:	4618      	mov	r0, r3
 800c370:	f000 ffa4 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800c374:	233f      	movs	r3, #63	@ 0x3f
 800c376:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800c37a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800c37e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c382:	f107 0310 	add.w	r3, r7, #16
 800c386:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c38a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c38e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800c392:	f107 030c 	add.w	r3, r7, #12
 800c396:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800c39a:	2303      	movs	r3, #3
 800c39c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c3a0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c3a4:	2100      	movs	r1, #0
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	f000 fe46 	bl	800d038 <hci_send_req>
 800c3ac:	4603      	mov	r3, r0
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	da01      	bge.n	800c3b6 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800c3b2:	23ff      	movs	r3, #255	@ 0xff
 800c3b4:	e017      	b.n	800c3e6 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800c3b6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c3ba:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d005      	beq.n	800c3d0 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800c3c4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c3c8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800c3cc:	781b      	ldrb	r3, [r3, #0]
 800c3ce:	e00a      	b.n	800c3e6 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800c3d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800c3d4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800c3d8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c3dc:	b29a      	uxth	r2, r3
 800c3de:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800c3e2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800c3e4:	2300      	movs	r3, #0
}
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	bd90      	pop	{r4, r7, pc}

0800c3f0 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800c3f0:	b590      	push	{r4, r7, lr}
 800c3f2:	b0d1      	sub	sp, #324	@ 0x144
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	4604      	mov	r4, r0
 800c3f8:	4608      	mov	r0, r1
 800c3fa:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800c3fe:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800c402:	600a      	str	r2, [r1, #0]
 800c404:	4619      	mov	r1, r3
 800c406:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c40a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800c40e:	4622      	mov	r2, r4
 800c410:	801a      	strh	r2, [r3, #0]
 800c412:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c416:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800c41a:	4602      	mov	r2, r0
 800c41c:	701a      	strb	r2, [r3, #0]
 800c41e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c422:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800c426:	460a      	mov	r2, r1
 800c428:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800c42a:	f107 0318 	add.w	r3, r7, #24
 800c42e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800c432:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c436:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800c43a:	781b      	ldrb	r3, [r3, #0]
 800c43c:	2b01      	cmp	r3, #1
 800c43e:	d00a      	beq.n	800c456 <aci_gatt_add_char+0x66>
 800c440:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c444:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800c448:	781b      	ldrb	r3, [r3, #0]
 800c44a:	2b02      	cmp	r3, #2
 800c44c:	d101      	bne.n	800c452 <aci_gatt_add_char+0x62>
 800c44e:	2313      	movs	r3, #19
 800c450:	e002      	b.n	800c458 <aci_gatt_add_char+0x68>
 800c452:	2303      	movs	r3, #3
 800c454:	e000      	b.n	800c458 <aci_gatt_add_char+0x68>
 800c456:	2305      	movs	r3, #5
 800c458:	f107 0218 	add.w	r2, r7, #24
 800c45c:	4413      	add	r3, r2
 800c45e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800c462:	f107 0314 	add.w	r3, r7, #20
 800c466:	2203      	movs	r2, #3
 800c468:	2100      	movs	r1, #0
 800c46a:	4618      	mov	r0, r3
 800c46c:	f000 ff26 	bl	800d2bc <Osal_MemSet>
  int index_input = 0;
 800c470:	2300      	movs	r3, #0
 800c472:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800c476:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800c47a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800c47e:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800c482:	8812      	ldrh	r2, [r2, #0]
 800c484:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c486:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c48a:	3302      	adds	r3, #2
 800c48c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800c490:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800c494:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800c498:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800c49c:	7812      	ldrb	r2, [r2, #0]
 800c49e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800c4a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c4a4:	3301      	adds	r3, #1
 800c4a6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800c4aa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c4ae:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800c4b2:	781b      	ldrb	r3, [r3, #0]
 800c4b4:	2b01      	cmp	r3, #1
 800c4b6:	d002      	beq.n	800c4be <aci_gatt_add_char+0xce>
 800c4b8:	2b02      	cmp	r3, #2
 800c4ba:	d004      	beq.n	800c4c6 <aci_gatt_add_char+0xd6>
 800c4bc:	e007      	b.n	800c4ce <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800c4be:	2302      	movs	r3, #2
 800c4c0:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800c4c4:	e005      	b.n	800c4d2 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800c4c6:	2310      	movs	r3, #16
 800c4c8:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800c4cc:	e001      	b.n	800c4d2 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800c4ce:	2397      	movs	r3, #151	@ 0x97
 800c4d0:	e091      	b.n	800c5f6 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800c4d2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800c4d6:	1cd8      	adds	r0, r3, #3
 800c4d8:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800c4dc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c4e0:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800c4e4:	6819      	ldr	r1, [r3, #0]
 800c4e6:	f000 fed9 	bl	800d29c <Osal_MemCpy>
    index_input += size;
 800c4ea:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800c4ee:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800c4f2:	4413      	add	r3, r2
 800c4f4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800c4f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c4fc:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800c500:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800c504:	8812      	ldrh	r2, [r2, #0]
 800c506:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800c508:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c50c:	3302      	adds	r3, #2
 800c50e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800c512:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c516:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800c51a:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800c51c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c520:	3301      	adds	r3, #1
 800c522:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800c526:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c52a:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800c52e:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800c530:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c534:	3301      	adds	r3, #1
 800c536:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800c53a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c53e:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800c542:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800c544:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c548:	3301      	adds	r3, #1
 800c54a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800c54e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c552:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800c556:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800c558:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c55c:	3301      	adds	r3, #1
 800c55e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800c562:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800c566:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800c56a:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800c56c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c570:	3301      	adds	r3, #1
 800c572:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c576:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c57a:	2218      	movs	r2, #24
 800c57c:	2100      	movs	r1, #0
 800c57e:	4618      	mov	r0, r3
 800c580:	f000 fe9c 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800c584:	233f      	movs	r3, #63	@ 0x3f
 800c586:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800c58a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800c58e:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800c592:	f107 0318 	add.w	r3, r7, #24
 800c596:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800c59a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800c59e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800c5a2:	f107 0314 	add.w	r3, r7, #20
 800c5a6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800c5aa:	2303      	movs	r3, #3
 800c5ac:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c5b0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800c5b4:	2100      	movs	r1, #0
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f000 fd3e 	bl	800d038 <hci_send_req>
 800c5bc:	4603      	mov	r3, r0
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	da01      	bge.n	800c5c6 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800c5c2:	23ff      	movs	r3, #255	@ 0xff
 800c5c4:	e017      	b.n	800c5f6 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800c5c6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c5ca:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800c5ce:	781b      	ldrb	r3, [r3, #0]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d005      	beq.n	800c5e0 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800c5d4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c5d8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800c5dc:	781b      	ldrb	r3, [r3, #0]
 800c5de:	e00a      	b.n	800c5f6 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800c5e0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c5e4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800c5e8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c5ec:	b29a      	uxth	r2, r3
 800c5ee:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800c5f2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800c5f4:	2300      	movs	r3, #0
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	bd90      	pop	{r4, r7, pc}

0800c600 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800c600:	b5b0      	push	{r4, r5, r7, lr}
 800c602:	b0cc      	sub	sp, #304	@ 0x130
 800c604:	af00      	add	r7, sp, #0
 800c606:	4605      	mov	r5, r0
 800c608:	460c      	mov	r4, r1
 800c60a:	4610      	mov	r0, r2
 800c60c:	4619      	mov	r1, r3
 800c60e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c612:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800c616:	462a      	mov	r2, r5
 800c618:	801a      	strh	r2, [r3, #0]
 800c61a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c61e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800c622:	4622      	mov	r2, r4
 800c624:	801a      	strh	r2, [r3, #0]
 800c626:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c62a:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800c62e:	4602      	mov	r2, r0
 800c630:	701a      	strb	r2, [r3, #0]
 800c632:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c636:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800c63a:	460a      	mov	r2, r1
 800c63c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800c63e:	f107 0310 	add.w	r3, r7, #16
 800c642:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c646:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c64a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c64e:	2200      	movs	r2, #0
 800c650:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c652:	2300      	movs	r3, #0
 800c654:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800c658:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c65c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c660:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800c664:	8812      	ldrh	r2, [r2, #0]
 800c666:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c668:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c66c:	3302      	adds	r3, #2
 800c66e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800c672:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c676:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c67a:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800c67e:	8812      	ldrh	r2, [r2, #0]
 800c680:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800c682:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c686:	3302      	adds	r3, #2
 800c688:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800c68c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c690:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c694:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800c698:	7812      	ldrb	r2, [r2, #0]
 800c69a:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800c69c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c6a0:	3301      	adds	r3, #1
 800c6a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800c6a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c6aa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c6ae:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800c6b2:	7812      	ldrb	r2, [r2, #0]
 800c6b4:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800c6b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800c6c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c6c4:	1d98      	adds	r0, r3, #6
 800c6c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c6ca:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800c6ce:	781b      	ldrb	r3, [r3, #0]
 800c6d0:	461a      	mov	r2, r3
 800c6d2:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800c6d6:	f000 fde1 	bl	800d29c <Osal_MemCpy>
  index_input += Char_Value_Length;
 800c6da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c6de:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800c6e2:	781b      	ldrb	r3, [r3, #0]
 800c6e4:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800c6e8:	4413      	add	r3, r2
 800c6ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c6ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c6f2:	2218      	movs	r2, #24
 800c6f4:	2100      	movs	r1, #0
 800c6f6:	4618      	mov	r0, r3
 800c6f8:	f000 fde0 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800c6fc:	233f      	movs	r3, #63	@ 0x3f
 800c6fe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800c702:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800c706:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c70a:	f107 0310 	add.w	r3, r7, #16
 800c70e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c712:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c716:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c71a:	f107 030f 	add.w	r3, r7, #15
 800c71e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c722:	2301      	movs	r3, #1
 800c724:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c728:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c72c:	2100      	movs	r1, #0
 800c72e:	4618      	mov	r0, r3
 800c730:	f000 fc82 	bl	800d038 <hci_send_req>
 800c734:	4603      	mov	r3, r0
 800c736:	2b00      	cmp	r3, #0
 800c738:	da01      	bge.n	800c73e <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800c73a:	23ff      	movs	r3, #255	@ 0xff
 800c73c:	e004      	b.n	800c748 <aci_gatt_update_char_value+0x148>
  return status;
 800c73e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c742:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c746:	781b      	ldrb	r3, [r3, #0]
}
 800c748:	4618      	mov	r0, r3
 800c74a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800c74e:	46bd      	mov	sp, r7
 800c750:	bdb0      	pop	{r4, r5, r7, pc}

0800c752 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800c752:	b580      	push	{r7, lr}
 800c754:	b0cc      	sub	sp, #304	@ 0x130
 800c756:	af00      	add	r7, sp, #0
 800c758:	4602      	mov	r2, r0
 800c75a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c75e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800c762:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800c764:	f107 0310 	add.w	r3, r7, #16
 800c768:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c76c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c770:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c774:	2200      	movs	r2, #0
 800c776:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c778:	2300      	movs	r3, #0
 800c77a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800c77e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c782:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c786:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800c78a:	8812      	ldrh	r2, [r2, #0]
 800c78c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800c78e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c792:	3302      	adds	r3, #2
 800c794:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c798:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c79c:	2218      	movs	r2, #24
 800c79e:	2100      	movs	r1, #0
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f000 fd8b 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800c7a6:	233f      	movs	r3, #63	@ 0x3f
 800c7a8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800c7ac:	f240 1325 	movw	r3, #293	@ 0x125
 800c7b0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c7b4:	f107 0310 	add.w	r3, r7, #16
 800c7b8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c7bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c7c0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c7c4:	f107 030f 	add.w	r3, r7, #15
 800c7c8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c7d2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c7d6:	2100      	movs	r1, #0
 800c7d8:	4618      	mov	r0, r3
 800c7da:	f000 fc2d 	bl	800d038 <hci_send_req>
 800c7de:	4603      	mov	r3, r0
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	da01      	bge.n	800c7e8 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800c7e4:	23ff      	movs	r3, #255	@ 0xff
 800c7e6:	e004      	b.n	800c7f2 <aci_gatt_confirm_indication+0xa0>
  return status;
 800c7e8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c7ec:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c7f0:	781b      	ldrb	r3, [r3, #0]
}
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}

0800c7fc <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b0cc      	sub	sp, #304	@ 0x130
 800c800:	af00      	add	r7, sp, #0
 800c802:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c806:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800c80a:	601a      	str	r2, [r3, #0]
 800c80c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c810:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800c814:	4602      	mov	r2, r0
 800c816:	701a      	strb	r2, [r3, #0]
 800c818:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c81c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800c820:	460a      	mov	r2, r1
 800c822:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800c824:	f107 0310 	add.w	r3, r7, #16
 800c828:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c82c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c830:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c834:	2200      	movs	r2, #0
 800c836:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c838:	2300      	movs	r3, #0
 800c83a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800c83e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c842:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c846:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800c84a:	7812      	ldrb	r2, [r2, #0]
 800c84c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c84e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c852:	3301      	adds	r3, #1
 800c854:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800c858:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c85c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c860:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800c864:	7812      	ldrb	r2, [r2, #0]
 800c866:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800c868:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c86c:	3301      	adds	r3, #1
 800c86e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800c872:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c876:	1c98      	adds	r0, r3, #2
 800c878:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c87c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800c880:	781a      	ldrb	r2, [r3, #0]
 800c882:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c886:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800c88a:	6819      	ldr	r1, [r3, #0]
 800c88c:	f000 fd06 	bl	800d29c <Osal_MemCpy>
  index_input += Length;
 800c890:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c894:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800c898:	781b      	ldrb	r3, [r3, #0]
 800c89a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800c89e:	4413      	add	r3, r2
 800c8a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c8a4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c8a8:	2218      	movs	r2, #24
 800c8aa:	2100      	movs	r1, #0
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	f000 fd05 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800c8b2:	233f      	movs	r3, #63	@ 0x3f
 800c8b4:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800c8b8:	230c      	movs	r3, #12
 800c8ba:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c8be:	f107 0310 	add.w	r3, r7, #16
 800c8c2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c8c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c8ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c8ce:	f107 030f 	add.w	r3, r7, #15
 800c8d2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c8d6:	2301      	movs	r3, #1
 800c8d8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c8dc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c8e0:	2100      	movs	r1, #0
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	f000 fba8 	bl	800d038 <hci_send_req>
 800c8e8:	4603      	mov	r3, r0
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	da01      	bge.n	800c8f2 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800c8ee:	23ff      	movs	r3, #255	@ 0xff
 800c8f0:	e004      	b.n	800c8fc <aci_hal_write_config_data+0x100>
  return status;
 800c8f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c8f6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c8fa:	781b      	ldrb	r3, [r3, #0]
}
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}

0800c906 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800c906:	b580      	push	{r7, lr}
 800c908:	b0cc      	sub	sp, #304	@ 0x130
 800c90a:	af00      	add	r7, sp, #0
 800c90c:	4602      	mov	r2, r0
 800c90e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c912:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800c916:	701a      	strb	r2, [r3, #0]
 800c918:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c91c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800c920:	460a      	mov	r2, r1
 800c922:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800c924:	f107 0310 	add.w	r3, r7, #16
 800c928:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c92c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c930:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c934:	2200      	movs	r2, #0
 800c936:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c938:	2300      	movs	r3, #0
 800c93a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800c93e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c942:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c946:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800c94a:	7812      	ldrb	r2, [r2, #0]
 800c94c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800c94e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c952:	3301      	adds	r3, #1
 800c954:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800c958:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c95c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800c960:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800c964:	7812      	ldrb	r2, [r2, #0]
 800c966:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800c968:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c96c:	3301      	adds	r3, #1
 800c96e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800c972:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c976:	2218      	movs	r2, #24
 800c978:	2100      	movs	r1, #0
 800c97a:	4618      	mov	r0, r3
 800c97c:	f000 fc9e 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800c980:	233f      	movs	r3, #63	@ 0x3f
 800c982:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800c986:	230f      	movs	r3, #15
 800c988:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800c98c:	f107 0310 	add.w	r3, r7, #16
 800c990:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800c994:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800c998:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800c99c:	f107 030f 	add.w	r3, r7, #15
 800c9a0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800c9a4:	2301      	movs	r3, #1
 800c9a6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800c9aa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800c9ae:	2100      	movs	r1, #0
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	f000 fb41 	bl	800d038 <hci_send_req>
 800c9b6:	4603      	mov	r3, r0
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	da01      	bge.n	800c9c0 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800c9bc:	23ff      	movs	r3, #255	@ 0xff
 800c9be:	e004      	b.n	800c9ca <aci_hal_set_tx_power_level+0xc4>
  return status;
 800c9c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c9c4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c9c8:	781b      	ldrb	r3, [r3, #0]
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800c9d0:	46bd      	mov	sp, r7
 800c9d2:	bd80      	pop	{r7, pc}

0800c9d4 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800c9d4:	b580      	push	{r7, lr}
 800c9d6:	b0cc      	sub	sp, #304	@ 0x130
 800c9d8:	af00      	add	r7, sp, #0
 800c9da:	4602      	mov	r2, r0
 800c9dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c9e0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800c9e4:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800c9e6:	f107 0310 	add.w	r3, r7, #16
 800c9ea:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800c9ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800c9f2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800ca00:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ca04:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ca08:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800ca0c:	8812      	ldrh	r2, [r2, #0]
 800ca0e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ca10:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ca14:	3302      	adds	r3, #2
 800ca16:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ca1a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ca1e:	2218      	movs	r2, #24
 800ca20:	2100      	movs	r1, #0
 800ca22:	4618      	mov	r0, r3
 800ca24:	f000 fc4a 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800ca28:	233f      	movs	r3, #63	@ 0x3f
 800ca2a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 800ca2e:	2318      	movs	r3, #24
 800ca30:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800ca34:	f107 0310 	add.w	r3, r7, #16
 800ca38:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ca3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ca40:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ca44:	f107 030f 	add.w	r3, r7, #15
 800ca48:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ca52:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ca56:	2100      	movs	r1, #0
 800ca58:	4618      	mov	r0, r3
 800ca5a:	f000 faed 	bl	800d038 <hci_send_req>
 800ca5e:	4603      	mov	r3, r0
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	da01      	bge.n	800ca68 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800ca64:	23ff      	movs	r3, #255	@ 0xff
 800ca66:	e004      	b.n	800ca72 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800ca68:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ca6c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ca70:	781b      	ldrb	r3, [r3, #0]
}
 800ca72:	4618      	mov	r0, r3
 800ca74:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd80      	pop	{r7, pc}

0800ca7c <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b088      	sub	sp, #32
 800ca80:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800ca82:	2300      	movs	r3, #0
 800ca84:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ca86:	f107 0308 	add.w	r3, r7, #8
 800ca8a:	2218      	movs	r2, #24
 800ca8c:	2100      	movs	r1, #0
 800ca8e:	4618      	mov	r0, r3
 800ca90:	f000 fc14 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x03;
 800ca94:	2303      	movs	r3, #3
 800ca96:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800ca98:	2303      	movs	r3, #3
 800ca9a:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800ca9c:	1dfb      	adds	r3, r7, #7
 800ca9e:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800caa0:	2301      	movs	r3, #1
 800caa2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800caa4:	f107 0308 	add.w	r3, r7, #8
 800caa8:	2100      	movs	r1, #0
 800caaa:	4618      	mov	r0, r3
 800caac:	f000 fac4 	bl	800d038 <hci_send_req>
 800cab0:	4603      	mov	r3, r0
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	da01      	bge.n	800caba <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800cab6:	23ff      	movs	r3, #255	@ 0xff
 800cab8:	e000      	b.n	800cabc <hci_reset+0x40>
  return status;
 800caba:	79fb      	ldrb	r3, [r7, #7]
}
 800cabc:	4618      	mov	r0, r3
 800cabe:	3720      	adds	r7, #32
 800cac0:	46bd      	mov	sp, r7
 800cac2:	bd80      	pop	{r7, pc}

0800cac4 <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b0ce      	sub	sp, #312	@ 0x138
 800cac8:	af00      	add	r7, sp, #0
 800caca:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cace:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cad2:	6019      	str	r1, [r3, #0]
 800cad4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cad8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cadc:	601a      	str	r2, [r3, #0]
 800cade:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cae2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800cae6:	4602      	mov	r2, r0
 800cae8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800caea:	f107 0318 	add.w	r3, r7, #24
 800caee:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800caf2:	f107 0310 	add.w	r3, r7, #16
 800caf6:	2205      	movs	r2, #5
 800caf8:	2100      	movs	r1, #0
 800cafa:	4618      	mov	r0, r3
 800cafc:	f000 fbde 	bl	800d2bc <Osal_MemSet>
  int index_input = 0;
 800cb00:	2300      	movs	r3, #0
 800cb02:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 800cb06:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800cb0a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800cb0e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800cb12:	8812      	ldrh	r2, [r2, #0]
 800cb14:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800cb16:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800cb1a:	3302      	adds	r3, #2
 800cb1c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cb20:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800cb24:	2218      	movs	r2, #24
 800cb26:	2100      	movs	r1, #0
 800cb28:	4618      	mov	r0, r3
 800cb2a:	f000 fbc7 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x08;
 800cb2e:	2308      	movs	r3, #8
 800cb30:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 800cb34:	2330      	movs	r3, #48	@ 0x30
 800cb36:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800cb3a:	f107 0318 	add.w	r3, r7, #24
 800cb3e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800cb42:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800cb46:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800cb4a:	f107 0310 	add.w	r3, r7, #16
 800cb4e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800cb52:	2305      	movs	r3, #5
 800cb54:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cb58:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800cb5c:	2100      	movs	r1, #0
 800cb5e:	4618      	mov	r0, r3
 800cb60:	f000 fa6a 	bl	800d038 <hci_send_req>
 800cb64:	4603      	mov	r3, r0
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	da01      	bge.n	800cb6e <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 800cb6a:	23ff      	movs	r3, #255	@ 0xff
 800cb6c:	e023      	b.n	800cbb6 <hci_le_read_phy+0xf2>
  if ( resp.Status )
 800cb6e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb72:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cb76:	781b      	ldrb	r3, [r3, #0]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d005      	beq.n	800cb88 <hci_le_read_phy+0xc4>
    return resp.Status;
 800cb7c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb80:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cb84:	781b      	ldrb	r3, [r3, #0]
 800cb86:	e016      	b.n	800cbb6 <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 800cb88:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb8c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cb90:	78da      	ldrb	r2, [r3, #3]
 800cb92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cb96:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 800cb9e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cba2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800cba6:	791a      	ldrb	r2, [r3, #4]
 800cba8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800cbac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800cbb4:	2300      	movs	r3, #0
}
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bd80      	pop	{r7, pc}

0800cbc0 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800cbc0:	b590      	push	{r4, r7, lr}
 800cbc2:	b0cd      	sub	sp, #308	@ 0x134
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	4604      	mov	r4, r0
 800cbc8:	4608      	mov	r0, r1
 800cbca:	4611      	mov	r1, r2
 800cbcc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbd0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800cbd4:	4622      	mov	r2, r4
 800cbd6:	701a      	strb	r2, [r3, #0]
 800cbd8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbdc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800cbe0:	4602      	mov	r2, r0
 800cbe2:	701a      	strb	r2, [r3, #0]
 800cbe4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbe8:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800cbec:	460a      	mov	r2, r1
 800cbee:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800cbf0:	f107 0310 	add.w	r3, r7, #16
 800cbf4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800cbf8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cbfc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cc00:	2200      	movs	r2, #0
 800cc02:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800cc04:	2300      	movs	r3, #0
 800cc06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800cc0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cc0e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cc12:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800cc16:	7812      	ldrb	r2, [r2, #0]
 800cc18:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800cc1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cc1e:	3301      	adds	r3, #1
 800cc20:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800cc24:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cc28:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cc2c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800cc30:	7812      	ldrb	r2, [r2, #0]
 800cc32:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800cc34:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cc38:	3301      	adds	r3, #1
 800cc3a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800cc3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cc42:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cc46:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800cc4a:	7812      	ldrb	r2, [r2, #0]
 800cc4c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800cc4e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cc52:	3301      	adds	r3, #1
 800cc54:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cc58:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cc5c:	2218      	movs	r2, #24
 800cc5e:	2100      	movs	r1, #0
 800cc60:	4618      	mov	r0, r3
 800cc62:	f000 fb2b 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x08;
 800cc66:	2308      	movs	r3, #8
 800cc68:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800cc6c:	2331      	movs	r3, #49	@ 0x31
 800cc6e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800cc72:	f107 0310 	add.w	r3, r7, #16
 800cc76:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cc7a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cc7e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800cc82:	f107 030f 	add.w	r3, r7, #15
 800cc86:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cc8a:	2301      	movs	r3, #1
 800cc8c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cc90:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cc94:	2100      	movs	r1, #0
 800cc96:	4618      	mov	r0, r3
 800cc98:	f000 f9ce 	bl	800d038 <hci_send_req>
 800cc9c:	4603      	mov	r3, r0
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	da01      	bge.n	800cca6 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800cca2:	23ff      	movs	r3, #255	@ 0xff
 800cca4:	e004      	b.n	800ccb0 <hci_le_set_default_phy+0xf0>
  return status;
 800cca6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ccaa:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ccae:	781b      	ldrb	r3, [r3, #0]
}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800ccb6:	46bd      	mov	sp, r7
 800ccb8:	bd90      	pop	{r4, r7, pc}

0800ccba <aci_l2cap_connection_parameter_update_req>:
tBleStatus aci_l2cap_connection_parameter_update_req( uint16_t Connection_Handle,
                                                      uint16_t Conn_Interval_Min,
                                                      uint16_t Conn_Interval_Max,
                                                      uint16_t Latency,
                                                      uint16_t Timeout_Multiplier )
{
 800ccba:	b5b0      	push	{r4, r5, r7, lr}
 800ccbc:	b0cc      	sub	sp, #304	@ 0x130
 800ccbe:	af00      	add	r7, sp, #0
 800ccc0:	4605      	mov	r5, r0
 800ccc2:	460c      	mov	r4, r1
 800ccc4:	4610      	mov	r0, r2
 800ccc6:	4619      	mov	r1, r3
 800ccc8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cccc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ccd0:	462a      	mov	r2, r5
 800ccd2:	801a      	strh	r2, [r3, #0]
 800ccd4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ccd8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800ccdc:	4622      	mov	r2, r4
 800ccde:	801a      	strh	r2, [r3, #0]
 800cce0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cce4:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800cce8:	4602      	mov	r2, r0
 800ccea:	801a      	strh	r2, [r3, #0]
 800ccec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ccf0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800ccf4:	460a      	mov	r2, r1
 800ccf6:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_cp0*)(cmd_buffer);
 800ccf8:	f107 0310 	add.w	r3, r7, #16
 800ccfc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800cd00:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cd04:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cd08:	2200      	movs	r2, #0
 800cd0a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800cd12:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cd16:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cd1a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800cd1e:	8812      	ldrh	r2, [r2, #0]
 800cd20:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800cd22:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cd26:	3302      	adds	r3, #2
 800cd28:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Min = Conn_Interval_Min;
 800cd2c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cd30:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cd34:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800cd38:	8812      	ldrh	r2, [r2, #0]
 800cd3a:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800cd3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cd40:	3302      	adds	r3, #2
 800cd42:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Max = Conn_Interval_Max;
 800cd46:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cd4a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cd4e:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800cd52:	8812      	ldrh	r2, [r2, #0]
 800cd54:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800cd56:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cd5a:	3302      	adds	r3, #2
 800cd5c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Latency = Latency;
 800cd60:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cd64:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800cd68:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800cd6c:	8812      	ldrh	r2, [r2, #0]
 800cd6e:	80da      	strh	r2, [r3, #6]
  index_input += 2;
 800cd70:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cd74:	3302      	adds	r3, #2
 800cd76:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Timeout_Multiplier = Timeout_Multiplier;
 800cd7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800cd7e:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 800cd82:	811a      	strh	r2, [r3, #8]
  index_input += 2;
 800cd84:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cd88:	3302      	adds	r3, #2
 800cd8a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800cd8e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cd92:	2218      	movs	r2, #24
 800cd94:	2100      	movs	r1, #0
 800cd96:	4618      	mov	r0, r3
 800cd98:	f000 fa90 	bl	800d2bc <Osal_MemSet>
  rq.ogf = 0x3f;
 800cd9c:	233f      	movs	r3, #63	@ 0x3f
 800cd9e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x181;
 800cda2:	f240 1381 	movw	r3, #385	@ 0x181
 800cda6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800cdaa:	230f      	movs	r3, #15
 800cdac:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800cdb0:	f107 0310 	add.w	r3, r7, #16
 800cdb4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800cdb8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800cdbc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800cdc0:	f107 030f 	add.w	r3, r7, #15
 800cdc4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800cdc8:	2301      	movs	r3, #1
 800cdca:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800cdce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800cdd2:	2100      	movs	r1, #0
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	f000 f92f 	bl	800d038 <hci_send_req>
 800cdda:	4603      	mov	r3, r0
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	da01      	bge.n	800cde4 <aci_l2cap_connection_parameter_update_req+0x12a>
    return BLE_STATUS_TIMEOUT;
 800cde0:	23ff      	movs	r3, #255	@ 0xff
 800cde2:	e004      	b.n	800cdee <aci_l2cap_connection_parameter_update_req+0x134>
  return status;
 800cde4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800cde8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800cdec:	781b      	ldrb	r3, [r3, #0]
}
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bdb0      	pop	{r4, r5, r7, pc}

0800cdf8 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b086      	sub	sp, #24
 800cdfc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cdfe:	f3ef 8310 	mrs	r3, PRIMASK
 800ce02:	60fb      	str	r3, [r7, #12]
  return(result);
 800ce04:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800ce06:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ce08:	b672      	cpsid	i
}
 800ce0a:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800ce0c:	1cbb      	adds	r3, r7, #2
 800ce0e:	4619      	mov	r1, r3
 800ce10:	4812      	ldr	r0, [pc, #72]	@ (800ce5c <DbgTrace_TxCpltCallback+0x64>)
 800ce12:	f001 f8f7 	bl	800e004 <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800ce16:	1cbb      	adds	r3, r7, #2
 800ce18:	4619      	mov	r1, r3
 800ce1a:	4810      	ldr	r0, [pc, #64]	@ (800ce5c <DbgTrace_TxCpltCallback+0x64>)
 800ce1c:	f001 f9e1 	bl	800e1e2 <CircularQueue_Sense>
 800ce20:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800ce22:	693b      	ldr	r3, [r7, #16]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d00c      	beq.n	800ce42 <DbgTrace_TxCpltCallback+0x4a>
 800ce28:	697b      	ldr	r3, [r7, #20]
 800ce2a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce2c:	68bb      	ldr	r3, [r7, #8]
 800ce2e:	f383 8810 	msr	PRIMASK, r3
}
 800ce32:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800ce34:	887b      	ldrh	r3, [r7, #2]
 800ce36:	4a0a      	ldr	r2, [pc, #40]	@ (800ce60 <DbgTrace_TxCpltCallback+0x68>)
 800ce38:	4619      	mov	r1, r3
 800ce3a:	6938      	ldr	r0, [r7, #16]
 800ce3c:	f7f4 f959 	bl	80010f2 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800ce40:	e008      	b.n	800ce54 <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800ce42:	4b08      	ldr	r3, [pc, #32]	@ (800ce64 <DbgTrace_TxCpltCallback+0x6c>)
 800ce44:	2201      	movs	r2, #1
 800ce46:	701a      	strb	r2, [r3, #0]
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	f383 8810 	msr	PRIMASK, r3
}
 800ce52:	bf00      	nop
}
 800ce54:	bf00      	nop
 800ce56:	3718      	adds	r7, #24
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	bd80      	pop	{r7, pc}
 800ce5c:	20000830 	.word	0x20000830
 800ce60:	0800cdf9 	.word	0x0800cdf9
 800ce64:	20000045 	.word	0x20000045

0800ce68 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800ce68:	b580      	push	{r7, lr}
 800ce6a:	b082      	sub	sp, #8
 800ce6c:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800ce6e:	f7f4 f93a 	bl	80010e6 <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800ce72:	2302      	movs	r3, #2
 800ce74:	9300      	str	r3, [sp, #0]
 800ce76:	2300      	movs	r3, #0
 800ce78:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800ce7c:	4903      	ldr	r1, [pc, #12]	@ (800ce8c <DbgTraceInit+0x24>)
 800ce7e:	4804      	ldr	r0, [pc, #16]	@ (800ce90 <DbgTraceInit+0x28>)
 800ce80:	f000 fe68 	bl	800db54 <CircularQueue_Init>
#endif 
#endif
  return;
 800ce84:	bf00      	nop
}
 800ce86:	46bd      	mov	sp, r7
 800ce88:	bd80      	pop	{r7, pc}
 800ce8a:	bf00      	nop
 800ce8c:	20000850 	.word	0x20000850
 800ce90:	20000830 	.word	0x20000830

0800ce94 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b084      	sub	sp, #16
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	60f8      	str	r0, [r7, #12]
 800ce9c:	60b9      	str	r1, [r7, #8]
 800ce9e:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800cea0:	687a      	ldr	r2, [r7, #4]
 800cea2:	68b9      	ldr	r1, [r7, #8]
 800cea4:	68f8      	ldr	r0, [r7, #12]
 800cea6:	f000 f805 	bl	800ceb4 <DbgTraceWrite>
 800ceaa:	4603      	mov	r3, r0
}
 800ceac:	4618      	mov	r0, r3
 800ceae:	3710      	adds	r7, #16
 800ceb0:	46bd      	mov	sp, r7
 800ceb2:	bd80      	pop	{r7, pc}

0800ceb4 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b08a      	sub	sp, #40	@ 0x28
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	60f8      	str	r0, [r7, #12]
 800cebc:	60b9      	str	r1, [r7, #8]
 800cebe:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800cec0:	2300      	movs	r3, #0
 800cec2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cec4:	f3ef 8310 	mrs	r3, PRIMASK
 800cec8:	61bb      	str	r3, [r7, #24]
  return(result);
 800ceca:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800cecc:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ced4:	d102      	bne.n	800cedc <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800ced6:	2300      	movs	r3, #0
 800ced8:	627b      	str	r3, [r7, #36]	@ 0x24
 800ceda:	e037      	b.n	800cf4c <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	2b01      	cmp	r3, #1
 800cee0:	d006      	beq.n	800cef0 <DbgTraceWrite+0x3c>
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	2b02      	cmp	r3, #2
 800cee6:	d003      	beq.n	800cef0 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800cee8:	f04f 33ff 	mov.w	r3, #4294967295
 800ceec:	627b      	str	r3, [r7, #36]	@ 0x24
 800ceee:	e02d      	b.n	800cf4c <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d02a      	beq.n	800cf4c <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800cefa:	b672      	cpsid	i
}
 800cefc:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	b29a      	uxth	r2, r3
 800cf02:	2301      	movs	r3, #1
 800cf04:	68b9      	ldr	r1, [r7, #8]
 800cf06:	4814      	ldr	r0, [pc, #80]	@ (800cf58 <DbgTraceWrite+0xa4>)
 800cf08:	f000 fe56 	bl	800dbb8 <CircularQueue_Add>
 800cf0c:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800cf0e:	69fb      	ldr	r3, [r7, #28]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d015      	beq.n	800cf40 <DbgTraceWrite+0x8c>
 800cf14:	4b11      	ldr	r3, [pc, #68]	@ (800cf5c <DbgTraceWrite+0xa8>)
 800cf16:	781b      	ldrb	r3, [r3, #0]
 800cf18:	b2db      	uxtb	r3, r3
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d010      	beq.n	800cf40 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800cf1e:	4b0f      	ldr	r3, [pc, #60]	@ (800cf5c <DbgTraceWrite+0xa8>)
 800cf20:	2200      	movs	r2, #0
 800cf22:	701a      	strb	r2, [r3, #0]
 800cf24:	6a3b      	ldr	r3, [r7, #32]
 800cf26:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf28:	697b      	ldr	r3, [r7, #20]
 800cf2a:	f383 8810 	msr	PRIMASK, r3
}
 800cf2e:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	b29b      	uxth	r3, r3
 800cf34:	4a0a      	ldr	r2, [pc, #40]	@ (800cf60 <DbgTraceWrite+0xac>)
 800cf36:	4619      	mov	r1, r3
 800cf38:	69f8      	ldr	r0, [r7, #28]
 800cf3a:	f7f4 f8da 	bl	80010f2 <DbgOutputTraces>
 800cf3e:	e005      	b.n	800cf4c <DbgTraceWrite+0x98>
 800cf40:	6a3b      	ldr	r3, [r7, #32]
 800cf42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cf44:	693b      	ldr	r3, [r7, #16]
 800cf46:	f383 8810 	msr	PRIMASK, r3
}
 800cf4a:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800cf4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cf4e:	4618      	mov	r0, r3
 800cf50:	3728      	adds	r7, #40	@ 0x28
 800cf52:	46bd      	mov	sp, r7
 800cf54:	bd80      	pop	{r7, pc}
 800cf56:	bf00      	nop
 800cf58:	20000830 	.word	0x20000830
 800cf5c:	20000045 	.word	0x20000045
 800cf60:	0800cdf9 	.word	0x0800cdf9

0800cf64 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b082      	sub	sp, #8
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
 800cf6c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	685b      	ldr	r3, [r3, #4]
 800cf72:	4a08      	ldr	r2, [pc, #32]	@ (800cf94 <hci_init+0x30>)
 800cf74:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800cf76:	4a08      	ldr	r2, [pc, #32]	@ (800cf98 <hci_init+0x34>)
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800cf7c:	4806      	ldr	r0, [pc, #24]	@ (800cf98 <hci_init+0x34>)
 800cf7e:	f000 f979 	bl	800d274 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800cf82:	683b      	ldr	r3, [r7, #0]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	4618      	mov	r0, r3
 800cf88:	f000 f8da 	bl	800d140 <TlInit>

  return;
 800cf8c:	bf00      	nop
}
 800cf8e:	3708      	adds	r7, #8
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}
 800cf94:	20001878 	.word	0x20001878
 800cf98:	20001850 	.word	0x20001850

0800cf9c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b084      	sub	sp, #16
 800cfa0:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800cfa2:	4822      	ldr	r0, [pc, #136]	@ (800d02c <hci_user_evt_proc+0x90>)
 800cfa4:	f000 fd28 	bl	800d9f8 <LST_is_empty>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d12b      	bne.n	800d006 <hci_user_evt_proc+0x6a>
 800cfae:	4b20      	ldr	r3, [pc, #128]	@ (800d030 <hci_user_evt_proc+0x94>)
 800cfb0:	781b      	ldrb	r3, [r3, #0]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d027      	beq.n	800d006 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800cfb6:	f107 030c 	add.w	r3, r7, #12
 800cfba:	4619      	mov	r1, r3
 800cfbc:	481b      	ldr	r0, [pc, #108]	@ (800d02c <hci_user_evt_proc+0x90>)
 800cfbe:	f000 fdaa 	bl	800db16 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800cfc2:	4b1c      	ldr	r3, [pc, #112]	@ (800d034 <hci_user_evt_proc+0x98>)
 800cfc4:	69db      	ldr	r3, [r3, #28]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d00c      	beq.n	800cfe4 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800cfce:	2301      	movs	r3, #1
 800cfd0:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800cfd2:	4b18      	ldr	r3, [pc, #96]	@ (800d034 <hci_user_evt_proc+0x98>)
 800cfd4:	69db      	ldr	r3, [r3, #28]
 800cfd6:	1d3a      	adds	r2, r7, #4
 800cfd8:	4610      	mov	r0, r2
 800cfda:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800cfdc:	793a      	ldrb	r2, [r7, #4]
 800cfde:	4b14      	ldr	r3, [pc, #80]	@ (800d030 <hci_user_evt_proc+0x94>)
 800cfe0:	701a      	strb	r2, [r3, #0]
 800cfe2:	e002      	b.n	800cfea <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800cfe4:	4b12      	ldr	r3, [pc, #72]	@ (800d030 <hci_user_evt_proc+0x94>)
 800cfe6:	2201      	movs	r2, #1
 800cfe8:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800cfea:	4b11      	ldr	r3, [pc, #68]	@ (800d030 <hci_user_evt_proc+0x94>)
 800cfec:	781b      	ldrb	r3, [r3, #0]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d004      	beq.n	800cffc <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	4618      	mov	r0, r3
 800cff6:	f001 fc4b 	bl	800e890 <TL_MM_EvtDone>
 800cffa:	e004      	b.n	800d006 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	4619      	mov	r1, r3
 800d000:	480a      	ldr	r0, [pc, #40]	@ (800d02c <hci_user_evt_proc+0x90>)
 800d002:	f000 fd1b 	bl	800da3c <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800d006:	4809      	ldr	r0, [pc, #36]	@ (800d02c <hci_user_evt_proc+0x90>)
 800d008:	f000 fcf6 	bl	800d9f8 <LST_is_empty>
 800d00c:	4603      	mov	r3, r0
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d107      	bne.n	800d022 <hci_user_evt_proc+0x86>
 800d012:	4b07      	ldr	r3, [pc, #28]	@ (800d030 <hci_user_evt_proc+0x94>)
 800d014:	781b      	ldrb	r3, [r3, #0]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d003      	beq.n	800d022 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800d01a:	4804      	ldr	r0, [pc, #16]	@ (800d02c <hci_user_evt_proc+0x90>)
 800d01c:	f7f7 fe64 	bl	8004ce8 <hci_notify_asynch_evt>
  }


  return;
 800d020:	bf00      	nop
 800d022:	bf00      	nop
}
 800d024:	3710      	adds	r7, #16
 800d026:	46bd      	mov	sp, r7
 800d028:	bd80      	pop	{r7, pc}
 800d02a:	bf00      	nop
 800d02c:	2000021c 	.word	0x2000021c
 800d030:	20000228 	.word	0x20000228
 800d034:	20001850 	.word	0x20001850

0800d038 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800d038:	b580      	push	{r7, lr}
 800d03a:	b088      	sub	sp, #32
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	6078      	str	r0, [r7, #4]
 800d040:	460b      	mov	r3, r1
 800d042:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800d044:	2000      	movs	r0, #0
 800d046:	f000 f8d1 	bl	800d1ec <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800d04a:	2300      	movs	r3, #0
 800d04c:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	885b      	ldrh	r3, [r3, #2]
 800d052:	b21b      	sxth	r3, r3
 800d054:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d058:	b21a      	sxth	r2, r3
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	881b      	ldrh	r3, [r3, #0]
 800d05e:	b21b      	sxth	r3, r3
 800d060:	029b      	lsls	r3, r3, #10
 800d062:	b21b      	sxth	r3, r3
 800d064:	4313      	orrs	r3, r2
 800d066:	b21b      	sxth	r3, r3
 800d068:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800d06a:	4b33      	ldr	r3, [pc, #204]	@ (800d138 <hci_send_req+0x100>)
 800d06c:	2201      	movs	r2, #1
 800d06e:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	68db      	ldr	r3, [r3, #12]
 800d074:	b2d9      	uxtb	r1, r3
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	689a      	ldr	r2, [r3, #8]
 800d07a:	8bbb      	ldrh	r3, [r7, #28]
 800d07c:	4618      	mov	r0, r3
 800d07e:	f000 f88f 	bl	800d1a0 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800d082:	e04e      	b.n	800d122 <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800d084:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800d088:	f7f7 fe45 	bl	8004d16 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800d08c:	e043      	b.n	800d116 <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800d08e:	f107 030c 	add.w	r3, r7, #12
 800d092:	4619      	mov	r1, r3
 800d094:	4829      	ldr	r0, [pc, #164]	@ (800d13c <hci_send_req+0x104>)
 800d096:	f000 fd3e 	bl	800db16 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	7a5b      	ldrb	r3, [r3, #9]
 800d09e:	2b0f      	cmp	r3, #15
 800d0a0:	d114      	bne.n	800d0cc <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	330b      	adds	r3, #11
 800d0a6:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800d0a8:	693b      	ldr	r3, [r7, #16]
 800d0aa:	885b      	ldrh	r3, [r3, #2]
 800d0ac:	b29b      	uxth	r3, r3
 800d0ae:	8bba      	ldrh	r2, [r7, #28]
 800d0b0:	429a      	cmp	r2, r3
 800d0b2:	d104      	bne.n	800d0be <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	691b      	ldr	r3, [r3, #16]
 800d0b8:	693a      	ldr	r2, [r7, #16]
 800d0ba:	7812      	ldrb	r2, [r2, #0]
 800d0bc:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800d0be:	693b      	ldr	r3, [r7, #16]
 800d0c0:	785b      	ldrb	r3, [r3, #1]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d027      	beq.n	800d116 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	77fb      	strb	r3, [r7, #31]
 800d0ca:	e024      	b.n	800d116 <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	330b      	adds	r3, #11
 800d0d0:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800d0d2:	69bb      	ldr	r3, [r7, #24]
 800d0d4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d0d8:	b29b      	uxth	r3, r3
 800d0da:	8bba      	ldrh	r2, [r7, #28]
 800d0dc:	429a      	cmp	r2, r3
 800d0de:	d114      	bne.n	800d10a <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	7a9b      	ldrb	r3, [r3, #10]
 800d0e4:	3b03      	subs	r3, #3
 800d0e6:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	695a      	ldr	r2, [r3, #20]
 800d0ec:	7dfb      	ldrb	r3, [r7, #23]
 800d0ee:	429a      	cmp	r2, r3
 800d0f0:	bfa8      	it	ge
 800d0f2:	461a      	movge	r2, r3
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	6918      	ldr	r0, [r3, #16]
 800d0fc:	69bb      	ldr	r3, [r7, #24]
 800d0fe:	1cd9      	adds	r1, r3, #3
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	695b      	ldr	r3, [r3, #20]
 800d104:	461a      	mov	r2, r3
 800d106:	f002 fe0e 	bl	800fd26 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800d10a:	69bb      	ldr	r3, [r7, #24]
 800d10c:	781b      	ldrb	r3, [r3, #0]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d001      	beq.n	800d116 <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800d112:	2301      	movs	r3, #1
 800d114:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800d116:	4809      	ldr	r0, [pc, #36]	@ (800d13c <hci_send_req+0x104>)
 800d118:	f000 fc6e 	bl	800d9f8 <LST_is_empty>
 800d11c:	4603      	mov	r3, r0
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d0b5      	beq.n	800d08e <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800d122:	7ffb      	ldrb	r3, [r7, #31]
 800d124:	2b00      	cmp	r3, #0
 800d126:	d0ad      	beq.n	800d084 <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800d128:	2001      	movs	r0, #1
 800d12a:	f000 f85f 	bl	800d1ec <NotifyCmdStatus>

  return 0;
 800d12e:	2300      	movs	r3, #0
}
 800d130:	4618      	mov	r0, r3
 800d132:	3720      	adds	r7, #32
 800d134:	46bd      	mov	sp, r7
 800d136:	bd80      	pop	{r7, pc}
 800d138:	2000187c 	.word	0x2000187c
 800d13c:	20001870 	.word	0x20001870

0800d140 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b086      	sub	sp, #24
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800d148:	480f      	ldr	r0, [pc, #60]	@ (800d188 <TlInit+0x48>)
 800d14a:	f000 fc45 	bl	800d9d8 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800d14e:	4a0f      	ldr	r2, [pc, #60]	@ (800d18c <TlInit+0x4c>)
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800d154:	480e      	ldr	r0, [pc, #56]	@ (800d190 <TlInit+0x50>)
 800d156:	f000 fc3f 	bl	800d9d8 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800d15a:	4b0e      	ldr	r3, [pc, #56]	@ (800d194 <TlInit+0x54>)
 800d15c:	2201      	movs	r2, #1
 800d15e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800d160:	4b0d      	ldr	r3, [pc, #52]	@ (800d198 <TlInit+0x58>)
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d00a      	beq.n	800d17e <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800d16c:	4b0b      	ldr	r3, [pc, #44]	@ (800d19c <TlInit+0x5c>)
 800d16e:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800d170:	4b09      	ldr	r3, [pc, #36]	@ (800d198 <TlInit+0x58>)
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	f107 0208 	add.w	r2, r7, #8
 800d178:	4610      	mov	r0, r2
 800d17a:	4798      	blx	r3
  }

  return;
 800d17c:	bf00      	nop
 800d17e:	bf00      	nop
}
 800d180:	3718      	adds	r7, #24
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}
 800d186:	bf00      	nop
 800d188:	20001870 	.word	0x20001870
 800d18c:	20000224 	.word	0x20000224
 800d190:	2000021c 	.word	0x2000021c
 800d194:	20000228 	.word	0x20000228
 800d198:	20001850 	.word	0x20001850
 800d19c:	0800d22d 	.word	0x0800d22d

0800d1a0 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	b082      	sub	sp, #8
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	603a      	str	r2, [r7, #0]
 800d1aa:	80fb      	strh	r3, [r7, #6]
 800d1ac:	460b      	mov	r3, r1
 800d1ae:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800d1b0:	4b0c      	ldr	r3, [pc, #48]	@ (800d1e4 <SendCmd+0x44>)
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	88fa      	ldrh	r2, [r7, #6]
 800d1b6:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800d1ba:	4b0a      	ldr	r3, [pc, #40]	@ (800d1e4 <SendCmd+0x44>)
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	797a      	ldrb	r2, [r7, #5]
 800d1c0:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800d1c2:	4b08      	ldr	r3, [pc, #32]	@ (800d1e4 <SendCmd+0x44>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	330c      	adds	r3, #12
 800d1c8:	797a      	ldrb	r2, [r7, #5]
 800d1ca:	6839      	ldr	r1, [r7, #0]
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	f002 fdaa 	bl	800fd26 <memcpy>

  hciContext.io.Send(0,0);
 800d1d2:	4b05      	ldr	r3, [pc, #20]	@ (800d1e8 <SendCmd+0x48>)
 800d1d4:	691b      	ldr	r3, [r3, #16]
 800d1d6:	2100      	movs	r1, #0
 800d1d8:	2000      	movs	r0, #0
 800d1da:	4798      	blx	r3

  return;
 800d1dc:	bf00      	nop
}
 800d1de:	3708      	adds	r7, #8
 800d1e0:	46bd      	mov	sp, r7
 800d1e2:	bd80      	pop	{r7, pc}
 800d1e4:	20000224 	.word	0x20000224
 800d1e8:	20001850 	.word	0x20001850

0800d1ec <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b082      	sub	sp, #8
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800d1f6:	79fb      	ldrb	r3, [r7, #7]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d108      	bne.n	800d20e <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800d1fc:	4b0a      	ldr	r3, [pc, #40]	@ (800d228 <NotifyCmdStatus+0x3c>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d00d      	beq.n	800d220 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800d204:	4b08      	ldr	r3, [pc, #32]	@ (800d228 <NotifyCmdStatus+0x3c>)
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	2000      	movs	r0, #0
 800d20a:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800d20c:	e008      	b.n	800d220 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800d20e:	4b06      	ldr	r3, [pc, #24]	@ (800d228 <NotifyCmdStatus+0x3c>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d004      	beq.n	800d220 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800d216:	4b04      	ldr	r3, [pc, #16]	@ (800d228 <NotifyCmdStatus+0x3c>)
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	2001      	movs	r0, #1
 800d21c:	4798      	blx	r3
  return;
 800d21e:	bf00      	nop
 800d220:	bf00      	nop
}
 800d222:	3708      	adds	r7, #8
 800d224:	46bd      	mov	sp, r7
 800d226:	bd80      	pop	{r7, pc}
 800d228:	20001878 	.word	0x20001878

0800d22c <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b082      	sub	sp, #8
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	7a5b      	ldrb	r3, [r3, #9]
 800d238:	2b0f      	cmp	r3, #15
 800d23a:	d003      	beq.n	800d244 <TlEvtReceived+0x18>
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	7a5b      	ldrb	r3, [r3, #9]
 800d240:	2b0e      	cmp	r3, #14
 800d242:	d107      	bne.n	800d254 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800d244:	6879      	ldr	r1, [r7, #4]
 800d246:	4809      	ldr	r0, [pc, #36]	@ (800d26c <TlEvtReceived+0x40>)
 800d248:	f000 fc1e 	bl	800da88 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800d24c:	2000      	movs	r0, #0
 800d24e:	f7f7 fd57 	bl	8004d00 <hci_cmd_resp_release>
 800d252:	e006      	b.n	800d262 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800d254:	6879      	ldr	r1, [r7, #4]
 800d256:	4806      	ldr	r0, [pc, #24]	@ (800d270 <TlEvtReceived+0x44>)
 800d258:	f000 fc16 	bl	800da88 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800d25c:	4804      	ldr	r0, [pc, #16]	@ (800d270 <TlEvtReceived+0x44>)
 800d25e:	f7f7 fd43 	bl	8004ce8 <hci_notify_asynch_evt>
  }

  return;
 800d262:	bf00      	nop
}
 800d264:	3708      	adds	r7, #8
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}
 800d26a:	bf00      	nop
 800d26c:	20001870 	.word	0x20001870
 800d270:	2000021c 	.word	0x2000021c

0800d274 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800d274:	b480      	push	{r7}
 800d276:	b083      	sub	sp, #12
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	4a05      	ldr	r2, [pc, #20]	@ (800d294 <hci_register_io_bus+0x20>)
 800d280:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	4a04      	ldr	r2, [pc, #16]	@ (800d298 <hci_register_io_bus+0x24>)
 800d286:	611a      	str	r2, [r3, #16]

  return;
 800d288:	bf00      	nop
}
 800d28a:	370c      	adds	r7, #12
 800d28c:	46bd      	mov	sp, r7
 800d28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d292:	4770      	bx	lr
 800d294:	0800e609 	.word	0x0800e609
 800d298:	0800e671 	.word	0x0800e671

0800d29c <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800d29c:	b580      	push	{r7, lr}
 800d29e:	b084      	sub	sp, #16
 800d2a0:	af00      	add	r7, sp, #0
 800d2a2:	60f8      	str	r0, [r7, #12]
 800d2a4:	60b9      	str	r1, [r7, #8]
 800d2a6:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800d2a8:	687a      	ldr	r2, [r7, #4]
 800d2aa:	68b9      	ldr	r1, [r7, #8]
 800d2ac:	68f8      	ldr	r0, [r7, #12]
 800d2ae:	f002 fd3a 	bl	800fd26 <memcpy>
 800d2b2:	4603      	mov	r3, r0
}
 800d2b4:	4618      	mov	r0, r3
 800d2b6:	3710      	adds	r7, #16
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	bd80      	pop	{r7, pc}

0800d2bc <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b084      	sub	sp, #16
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	60f8      	str	r0, [r7, #12]
 800d2c4:	60b9      	str	r1, [r7, #8]
 800d2c6:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800d2c8:	687a      	ldr	r2, [r7, #4]
 800d2ca:	68b9      	ldr	r1, [r7, #8]
 800d2cc:	68f8      	ldr	r0, [r7, #12]
 800d2ce:	f002 fcab 	bl	800fc28 <memset>
 800d2d2:	4603      	mov	r3, r0
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	3710      	adds	r7, #16
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	bd80      	pop	{r7, pc}

0800d2dc <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800d2dc:	b480      	push	{r7}
 800d2de:	b085      	sub	sp, #20
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800d2e6:	4b0f      	ldr	r3, [pc, #60]	@ (800d324 <OTP_Read+0x48>)
 800d2e8:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800d2ea:	e002      	b.n	800d2f2 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	3b08      	subs	r3, #8
 800d2f0:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	3307      	adds	r3, #7
 800d2f6:	781b      	ldrb	r3, [r3, #0]
 800d2f8:	79fa      	ldrb	r2, [r7, #7]
 800d2fa:	429a      	cmp	r2, r3
 800d2fc:	d003      	beq.n	800d306 <OTP_Read+0x2a>
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	4a09      	ldr	r2, [pc, #36]	@ (800d328 <OTP_Read+0x4c>)
 800d302:	4293      	cmp	r3, r2
 800d304:	d1f2      	bne.n	800d2ec <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	3307      	adds	r3, #7
 800d30a:	781b      	ldrb	r3, [r3, #0]
 800d30c:	79fa      	ldrb	r2, [r7, #7]
 800d30e:	429a      	cmp	r2, r3
 800d310:	d001      	beq.n	800d316 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800d312:	2300      	movs	r3, #0
 800d314:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800d316:	68fb      	ldr	r3, [r7, #12]
}
 800d318:	4618      	mov	r0, r3
 800d31a:	3714      	adds	r7, #20
 800d31c:	46bd      	mov	sp, r7
 800d31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d322:	4770      	bx	lr
 800d324:	1fff73f8 	.word	0x1fff73f8
 800d328:	1fff7000 	.word	0x1fff7000

0800d32c <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b08a      	sub	sp, #40	@ 0x28
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800d334:	2300      	movs	r3, #0
 800d336:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	3301      	adds	r3, #1
 800d33e:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800d340:	6a3b      	ldr	r3, [r7, #32]
 800d342:	781b      	ldrb	r3, [r3, #0]
 800d344:	2bff      	cmp	r3, #255	@ 0xff
 800d346:	d14f      	bne.n	800d3e8 <PeerToPeer_Event_Handler+0xbc>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800d348:	6a3b      	ldr	r3, [r7, #32]
 800d34a:	3302      	adds	r3, #2
 800d34c:	61fb      	str	r3, [r7, #28]
      switch(blecore_evt->ecode)
 800d34e:	69fb      	ldr	r3, [r7, #28]
 800d350:	881b      	ldrh	r3, [r3, #0]
 800d352:	b29b      	uxth	r3, r3
 800d354:	461a      	mov	r2, r3
 800d356:	f640 4301 	movw	r3, #3073	@ 0xc01
 800d35a:	429a      	cmp	r2, r3
 800d35c:	d140      	bne.n	800d3e0 <PeerToPeer_Event_Handler+0xb4>
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
       {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800d35e:	69fb      	ldr	r3, [r7, #28]
 800d360:	3302      	adds	r3, #2
 800d362:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 800d364:	69bb      	ldr	r3, [r7, #24]
 800d366:	885b      	ldrh	r3, [r3, #2]
 800d368:	b29b      	uxth	r3, r3
 800d36a:	461a      	mov	r2, r3
 800d36c:	4b22      	ldr	r3, [pc, #136]	@ (800d3f8 <PeerToPeer_Event_Handler+0xcc>)
 800d36e:	889b      	ldrh	r3, [r3, #4]
 800d370:	3302      	adds	r3, #2
 800d372:	429a      	cmp	r2, r3
 800d374:	d118      	bne.n	800d3a8 <PeerToPeer_Event_Handler+0x7c>
            {
              /**
               * Descriptor handle
               */
              return_value = SVCCTL_EvtAckFlowEnable;
 800d376:	2301      	movs	r3, #1
 800d378:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
              /**
               * Notify to application
               */
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800d37c:	69bb      	ldr	r3, [r7, #24]
 800d37e:	7a1b      	ldrb	r3, [r3, #8]
 800d380:	f003 0301 	and.w	r3, r3, #1
 800d384:	2b00      	cmp	r3, #0
 800d386:	d007      	beq.n	800d398 <PeerToPeer_Event_Handler+0x6c>
              {
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 800d388:	2300      	movs	r3, #0
 800d38a:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800d38c:	f107 0308 	add.w	r3, r7, #8
 800d390:	4618      	mov	r0, r3
 800d392:	f7f7 fd03 	bl	8004d9c <P2PS_STM_App_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              P2PS_STM_App_Notification(&Notification);
            }
#endif
        }
        break;
 800d396:	e025      	b.n	800d3e4 <PeerToPeer_Event_Handler+0xb8>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 800d398:	2301      	movs	r3, #1
 800d39a:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800d39c:	f107 0308 	add.w	r3, r7, #8
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	f7f7 fcfb 	bl	8004d9c <P2PS_STM_App_Notification>
        break;
 800d3a6:	e01d      	b.n	800d3e4 <PeerToPeer_Event_Handler+0xb8>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 800d3a8:	69bb      	ldr	r3, [r7, #24]
 800d3aa:	885b      	ldrh	r3, [r3, #2]
 800d3ac:	b29b      	uxth	r3, r3
 800d3ae:	461a      	mov	r2, r3
 800d3b0:	4b11      	ldr	r3, [pc, #68]	@ (800d3f8 <PeerToPeer_Event_Handler+0xcc>)
 800d3b2:	885b      	ldrh	r3, [r3, #2]
 800d3b4:	3301      	adds	r3, #1
 800d3b6:	429a      	cmp	r2, r3
 800d3b8:	d114      	bne.n	800d3e4 <PeerToPeer_Event_Handler+0xb8>
              BLE_DBG_P2P_STM_MSG("-- GATT : LED CONFIGURATION RECEIVED\n");
 800d3ba:	4810      	ldr	r0, [pc, #64]	@ (800d3fc <PeerToPeer_Event_Handler+0xd0>)
 800d3bc:	f002 fb1e 	bl	800f9fc <puts>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 800d3c0:	2303      	movs	r3, #3
 800d3c2:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800d3c4:	69bb      	ldr	r3, [r7, #24]
 800d3c6:	88db      	ldrh	r3, [r3, #6]
 800d3c8:	b29b      	uxth	r3, r3
 800d3ca:	b2db      	uxtb	r3, r3
 800d3cc:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800d3ce:	69bb      	ldr	r3, [r7, #24]
 800d3d0:	3308      	adds	r3, #8
 800d3d2:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);  
 800d3d4:	f107 0308 	add.w	r3, r7, #8
 800d3d8:	4618      	mov	r0, r3
 800d3da:	f7f7 fcdf 	bl	8004d9c <P2PS_STM_App_Notification>
        break;
 800d3de:	e001      	b.n	800d3e4 <PeerToPeer_Event_Handler+0xb8>

        default:
          break;
 800d3e0:	bf00      	nop
 800d3e2:	e002      	b.n	800d3ea <PeerToPeer_Event_Handler+0xbe>
        break;
 800d3e4:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800d3e6:	e000      	b.n	800d3ea <PeerToPeer_Event_Handler+0xbe>

    default:
      break;
 800d3e8:	bf00      	nop
  }

  return(return_value);
 800d3ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	3728      	adds	r7, #40	@ 0x28
 800d3f2:	46bd      	mov	sp, r7
 800d3f4:	bd80      	pop	{r7, pc}
 800d3f6:	bf00      	nop
 800d3f8:	2000022c 	.word	0x2000022c
 800d3fc:	080132e8 	.word	0x080132e8

0800d400 <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b08a      	sub	sp, #40	@ 0x28
 800d404:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 800d406:	484a      	ldr	r0, [pc, #296]	@ (800d530 <P2PS_STM_Init+0x130>)
 800d408:	f001 f850 	bl	800e4ac <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 800d40c:	238f      	movs	r3, #143	@ 0x8f
 800d40e:	703b      	strb	r3, [r7, #0]
 800d410:	23e5      	movs	r3, #229	@ 0xe5
 800d412:	707b      	strb	r3, [r7, #1]
 800d414:	23b3      	movs	r3, #179	@ 0xb3
 800d416:	70bb      	strb	r3, [r7, #2]
 800d418:	23d5      	movs	r3, #213	@ 0xd5
 800d41a:	70fb      	strb	r3, [r7, #3]
 800d41c:	232e      	movs	r3, #46	@ 0x2e
 800d41e:	713b      	strb	r3, [r7, #4]
 800d420:	237f      	movs	r3, #127	@ 0x7f
 800d422:	717b      	strb	r3, [r7, #5]
 800d424:	234a      	movs	r3, #74	@ 0x4a
 800d426:	71bb      	strb	r3, [r7, #6]
 800d428:	2398      	movs	r3, #152	@ 0x98
 800d42a:	71fb      	strb	r3, [r7, #7]
 800d42c:	232a      	movs	r3, #42	@ 0x2a
 800d42e:	723b      	strb	r3, [r7, #8]
 800d430:	2348      	movs	r3, #72	@ 0x48
 800d432:	727b      	strb	r3, [r7, #9]
 800d434:	237a      	movs	r3, #122	@ 0x7a
 800d436:	72bb      	strb	r3, [r7, #10]
 800d438:	23cc      	movs	r3, #204	@ 0xcc
 800d43a:	72fb      	strb	r3, [r7, #11]
 800d43c:	2340      	movs	r3, #64	@ 0x40
 800d43e:	733b      	strb	r3, [r7, #12]
 800d440:	23fe      	movs	r3, #254	@ 0xfe
 800d442:	737b      	strb	r3, [r7, #13]
 800d444:	2300      	movs	r3, #0
 800d446:	73bb      	strb	r3, [r7, #14]
 800d448:	2300      	movs	r3, #0
 800d44a:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 800d44c:	4639      	mov	r1, r7
 800d44e:	4b39      	ldr	r3, [pc, #228]	@ (800d534 <P2PS_STM_Init+0x134>)
 800d450:	9300      	str	r3, [sp, #0]
 800d452:	2306      	movs	r3, #6
 800d454:	2201      	movs	r2, #1
 800d456:	2002      	movs	r0, #2
 800d458:	f7fe fef4 	bl	800c244 <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 800d45c:	2319      	movs	r3, #25
 800d45e:	703b      	strb	r3, [r7, #0]
 800d460:	23ed      	movs	r3, #237	@ 0xed
 800d462:	707b      	strb	r3, [r7, #1]
 800d464:	2382      	movs	r3, #130	@ 0x82
 800d466:	70bb      	strb	r3, [r7, #2]
 800d468:	23ae      	movs	r3, #174	@ 0xae
 800d46a:	70fb      	strb	r3, [r7, #3]
 800d46c:	23ed      	movs	r3, #237	@ 0xed
 800d46e:	713b      	strb	r3, [r7, #4]
 800d470:	2321      	movs	r3, #33	@ 0x21
 800d472:	717b      	strb	r3, [r7, #5]
 800d474:	234c      	movs	r3, #76	@ 0x4c
 800d476:	71bb      	strb	r3, [r7, #6]
 800d478:	239d      	movs	r3, #157	@ 0x9d
 800d47a:	71fb      	strb	r3, [r7, #7]
 800d47c:	2341      	movs	r3, #65	@ 0x41
 800d47e:	723b      	strb	r3, [r7, #8]
 800d480:	2345      	movs	r3, #69	@ 0x45
 800d482:	727b      	strb	r3, [r7, #9]
 800d484:	2322      	movs	r3, #34	@ 0x22
 800d486:	72bb      	strb	r3, [r7, #10]
 800d488:	238e      	movs	r3, #142	@ 0x8e
 800d48a:	72fb      	strb	r3, [r7, #11]
 800d48c:	2341      	movs	r3, #65	@ 0x41
 800d48e:	733b      	strb	r3, [r7, #12]
 800d490:	23fe      	movs	r3, #254	@ 0xfe
 800d492:	737b      	strb	r3, [r7, #13]
 800d494:	2300      	movs	r3, #0
 800d496:	73bb      	strb	r3, [r7, #14]
 800d498:	2300      	movs	r3, #0
 800d49a:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800d49c:	4b25      	ldr	r3, [pc, #148]	@ (800d534 <P2PS_STM_Init+0x134>)
 800d49e:	8818      	ldrh	r0, [r3, #0]
 800d4a0:	463a      	mov	r2, r7
 800d4a2:	4b25      	ldr	r3, [pc, #148]	@ (800d538 <P2PS_STM_Init+0x138>)
 800d4a4:	9305      	str	r3, [sp, #20]
 800d4a6:	2301      	movs	r3, #1
 800d4a8:	9304      	str	r3, [sp, #16]
 800d4aa:	230a      	movs	r3, #10
 800d4ac:	9303      	str	r3, [sp, #12]
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	9302      	str	r3, [sp, #8]
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	9301      	str	r3, [sp, #4]
 800d4b6:	2306      	movs	r3, #6
 800d4b8:	9300      	str	r3, [sp, #0]
 800d4ba:	2302      	movs	r3, #2
 800d4bc:	2102      	movs	r1, #2
 800d4be:	f7fe ff97 	bl	800c3f0 <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 800d4c2:	2319      	movs	r3, #25
 800d4c4:	703b      	strb	r3, [r7, #0]
 800d4c6:	23ed      	movs	r3, #237	@ 0xed
 800d4c8:	707b      	strb	r3, [r7, #1]
 800d4ca:	2382      	movs	r3, #130	@ 0x82
 800d4cc:	70bb      	strb	r3, [r7, #2]
 800d4ce:	23ae      	movs	r3, #174	@ 0xae
 800d4d0:	70fb      	strb	r3, [r7, #3]
 800d4d2:	23ed      	movs	r3, #237	@ 0xed
 800d4d4:	713b      	strb	r3, [r7, #4]
 800d4d6:	2321      	movs	r3, #33	@ 0x21
 800d4d8:	717b      	strb	r3, [r7, #5]
 800d4da:	234c      	movs	r3, #76	@ 0x4c
 800d4dc:	71bb      	strb	r3, [r7, #6]
 800d4de:	239d      	movs	r3, #157	@ 0x9d
 800d4e0:	71fb      	strb	r3, [r7, #7]
 800d4e2:	2341      	movs	r3, #65	@ 0x41
 800d4e4:	723b      	strb	r3, [r7, #8]
 800d4e6:	2345      	movs	r3, #69	@ 0x45
 800d4e8:	727b      	strb	r3, [r7, #9]
 800d4ea:	2322      	movs	r3, #34	@ 0x22
 800d4ec:	72bb      	strb	r3, [r7, #10]
 800d4ee:	238e      	movs	r3, #142	@ 0x8e
 800d4f0:	72fb      	strb	r3, [r7, #11]
 800d4f2:	2342      	movs	r3, #66	@ 0x42
 800d4f4:	733b      	strb	r3, [r7, #12]
 800d4f6:	23fe      	movs	r3, #254	@ 0xfe
 800d4f8:	737b      	strb	r3, [r7, #13]
 800d4fa:	2300      	movs	r3, #0
 800d4fc:	73bb      	strb	r3, [r7, #14]
 800d4fe:	2300      	movs	r3, #0
 800d500:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 800d502:	4b0c      	ldr	r3, [pc, #48]	@ (800d534 <P2PS_STM_Init+0x134>)
 800d504:	8818      	ldrh	r0, [r3, #0]
 800d506:	463a      	mov	r2, r7
 800d508:	4b0c      	ldr	r3, [pc, #48]	@ (800d53c <P2PS_STM_Init+0x13c>)
 800d50a:	9305      	str	r3, [sp, #20]
 800d50c:	2301      	movs	r3, #1
 800d50e:	9304      	str	r3, [sp, #16]
 800d510:	230a      	movs	r3, #10
 800d512:	9303      	str	r3, [sp, #12]
 800d514:	2301      	movs	r3, #1
 800d516:	9302      	str	r3, [sp, #8]
 800d518:	2300      	movs	r3, #0
 800d51a:	9301      	str	r3, [sp, #4]
 800d51c:	2310      	movs	r3, #16
 800d51e:	9300      	str	r3, [sp, #0]
 800d520:	2308      	movs	r3, #8
 800d522:	2102      	movs	r1, #2
 800d524:	f7fe ff64 	bl	800c3f0 <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif    

    
  return;
 800d528:	bf00      	nop
}
 800d52a:	3710      	adds	r7, #16
 800d52c:	46bd      	mov	sp, r7
 800d52e:	bd80      	pop	{r7, pc}
 800d530:	0800d32d 	.word	0x0800d32d
 800d534:	2000022c 	.word	0x2000022c
 800d538:	2000022e 	.word	0x2000022e
 800d53c:	20000230 	.word	0x20000230

0800d540 <P2PS_STM_App_Update_Char>:
 * @param  UUID: UUID of the characteristic
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * 
 */
tBleStatus P2PS_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload) 
{
 800d540:	b580      	push	{r7, lr}
 800d542:	b086      	sub	sp, #24
 800d544:	af02      	add	r7, sp, #8
 800d546:	4603      	mov	r3, r0
 800d548:	6039      	str	r1, [r7, #0]
 800d54a:	80fb      	strh	r3, [r7, #6]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800d54c:	2392      	movs	r3, #146	@ 0x92
 800d54e:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 800d550:	88fb      	ldrh	r3, [r7, #6]
 800d552:	f64f 6242 	movw	r2, #65090	@ 0xfe42
 800d556:	4293      	cmp	r3, r2
 800d558:	d10c      	bne.n	800d574 <P2PS_STM_App_Update_Char+0x34>
  {
    case P2P_NOTIFY_CHAR_UUID:
      
     result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 800d55a:	4b09      	ldr	r3, [pc, #36]	@ (800d580 <P2PS_STM_App_Update_Char+0x40>)
 800d55c:	8818      	ldrh	r0, [r3, #0]
 800d55e:	4b08      	ldr	r3, [pc, #32]	@ (800d580 <P2PS_STM_App_Update_Char+0x40>)
 800d560:	8899      	ldrh	r1, [r3, #4]
 800d562:	683b      	ldr	r3, [r7, #0]
 800d564:	9300      	str	r3, [sp, #0]
 800d566:	2308      	movs	r3, #8
 800d568:	2200      	movs	r2, #0
 800d56a:	f7ff f849 	bl	800c600 <aci_gatt_update_char_value>
 800d56e:	4603      	mov	r3, r0
 800d570:	73fb      	strb	r3, [r7, #15]
                             aPeerToPeerContext.P2PNotifyServerToClientCharHdle,
                              0, /* charValOffset */
                             8, /* charValueLen */
                             (uint8_t *)  pPayload);
    
      break;
 800d572:	e000      	b.n	800d576 <P2PS_STM_App_Update_Char+0x36>

    default:
      break;
 800d574:	bf00      	nop
  }

  return result;
 800d576:	7bfb      	ldrb	r3, [r7, #15]
}/* end P2PS_STM_Init() */
 800d578:	4618      	mov	r0, r3
 800d57a:	3710      	adds	r7, #16
 800d57c:	46bd      	mov	sp, r7
 800d57e:	bd80      	pop	{r7, pc}
 800d580:	2000022c 	.word	0x2000022c

0800d584 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b088      	sub	sp, #32
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800d58c:	f107 030c 	add.w	r3, r7, #12
 800d590:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800d598:	69fb      	ldr	r3, [r7, #28]
 800d59a:	212e      	movs	r1, #46	@ 0x2e
 800d59c:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800d5a0:	f000 f94c 	bl	800d83c <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800d5a4:	69fb      	ldr	r3, [r7, #28]
 800d5a6:	330b      	adds	r3, #11
 800d5a8:	78db      	ldrb	r3, [r3, #3]
}
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	3720      	adds	r7, #32
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	bd80      	pop	{r7, pc}

0800d5b2 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800d5b2:	b580      	push	{r7, lr}
 800d5b4:	b088      	sub	sp, #32
 800d5b6:	af00      	add	r7, sp, #0
 800d5b8:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800d5ba:	f107 030c 	add.w	r3, r7, #12
 800d5be:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800d5c6:	69fb      	ldr	r3, [r7, #28]
 800d5c8:	210f      	movs	r1, #15
 800d5ca:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800d5ce:	f000 f935 	bl	800d83c <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800d5d2:	69fb      	ldr	r3, [r7, #28]
 800d5d4:	330b      	adds	r3, #11
 800d5d6:	78db      	ldrb	r3, [r3, #3]
}
 800d5d8:	4618      	mov	r0, r3
 800d5da:	3720      	adds	r7, #32
 800d5dc:	46bd      	mov	sp, r7
 800d5de:	bd80      	pop	{r7, pc}

0800d5e0 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800d5e0:	b580      	push	{r7, lr}
 800d5e2:	b088      	sub	sp, #32
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800d5e8:	f107 030c 	add.w	r3, r7, #12
 800d5ec:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800d5ee:	69fb      	ldr	r3, [r7, #28]
 800d5f0:	687a      	ldr	r2, [r7, #4]
 800d5f2:	2110      	movs	r1, #16
 800d5f4:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800d5f8:	f000 f920 	bl	800d83c <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800d5fc:	69fb      	ldr	r3, [r7, #28]
 800d5fe:	330b      	adds	r3, #11
 800d600:	78db      	ldrb	r3, [r3, #3]
}
 800d602:	4618      	mov	r0, r3
 800d604:	3720      	adds	r7, #32
 800d606:	46bd      	mov	sp, r7
 800d608:	bd80      	pop	{r7, pc}
	...

0800d60c <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800d60c:	b480      	push	{r7}
 800d60e:	b08b      	sub	sp, #44	@ 0x2c
 800d610:	af00      	add	r7, sp, #0
 800d612:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800d614:	2300      	movs	r3, #0
 800d616:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800d618:	2300      	movs	r3, #0
 800d61a:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800d61c:	2300      	movs	r3, #0
 800d61e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800d620:	2300      	movs	r3, #0
 800d622:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800d624:	2300      	movs	r3, #0
 800d626:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800d628:	2300      	movs	r3, #0
 800d62a:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800d62c:	2300      	movs	r3, #0
 800d62e:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800d630:	2300      	movs	r3, #0
 800d632:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800d634:	4b4a      	ldr	r3, [pc, #296]	@ (800d760 <SHCI_GetWirelessFwInfo+0x154>)
 800d636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d638:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800d63c:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800d63e:	693b      	ldr	r3, [r7, #16]
 800d640:	009b      	lsls	r3, r3, #2
 800d642:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800d646:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800d64a:	681b      	ldr	r3, [r3, #0]
 800d64c:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800d64e:	68bb      	ldr	r3, [r7, #8]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	4a44      	ldr	r2, [pc, #272]	@ (800d764 <SHCI_GetWirelessFwInfo+0x158>)
 800d654:	4293      	cmp	r3, r2
 800d656:	d10f      	bne.n	800d678 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800d658:	68bb      	ldr	r3, [r7, #8]
 800d65a:	695b      	ldr	r3, [r3, #20]
 800d65c:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800d65e:	68bb      	ldr	r3, [r7, #8]
 800d660:	699b      	ldr	r3, [r3, #24]
 800d662:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800d664:	68bb      	ldr	r3, [r7, #8]
 800d666:	69db      	ldr	r3, [r3, #28]
 800d668:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800d66a:	68bb      	ldr	r3, [r7, #8]
 800d66c:	68db      	ldr	r3, [r3, #12]
 800d66e:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800d670:	68bb      	ldr	r3, [r7, #8]
 800d672:	691b      	ldr	r3, [r3, #16]
 800d674:	617b      	str	r3, [r7, #20]
 800d676:	e01a      	b.n	800d6ae <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800d678:	693b      	ldr	r3, [r7, #16]
 800d67a:	009b      	lsls	r3, r3, #2
 800d67c:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800d680:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800d684:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	691b      	ldr	r3, [r3, #16]
 800d68c:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	695b      	ldr	r3, [r3, #20]
 800d694:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	699b      	ldr	r3, [r3, #24]
 800d69c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	681b      	ldr	r3, [r3, #0]
 800d6a2:	685b      	ldr	r3, [r3, #4]
 800d6a4:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	689b      	ldr	r3, [r3, #8]
 800d6ac:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800d6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6b0:	0e1b      	lsrs	r3, r3, #24
 800d6b2:	b2da      	uxtb	r2, r3
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800d6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ba:	0c1b      	lsrs	r3, r3, #16
 800d6bc:	b2da      	uxtb	r2, r3
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800d6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6c4:	0a1b      	lsrs	r3, r3, #8
 800d6c6:	b2da      	uxtb	r2, r3
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800d6cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ce:	091b      	lsrs	r3, r3, #4
 800d6d0:	b2db      	uxtb	r3, r3
 800d6d2:	f003 030f 	and.w	r3, r3, #15
 800d6d6:	b2da      	uxtb	r2, r3
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800d6dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6de:	b2db      	uxtb	r3, r3
 800d6e0:	f003 030f 	and.w	r3, r3, #15
 800d6e4:	b2da      	uxtb	r2, r3
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800d6ea:	6a3b      	ldr	r3, [r7, #32]
 800d6ec:	0e1b      	lsrs	r3, r3, #24
 800d6ee:	b2da      	uxtb	r2, r3
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800d6f4:	6a3b      	ldr	r3, [r7, #32]
 800d6f6:	0c1b      	lsrs	r3, r3, #16
 800d6f8:	b2da      	uxtb	r2, r3
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800d6fe:	6a3b      	ldr	r3, [r7, #32]
 800d700:	0a1b      	lsrs	r3, r3, #8
 800d702:	b2da      	uxtb	r2, r3
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800d708:	6a3b      	ldr	r3, [r7, #32]
 800d70a:	b2da      	uxtb	r2, r3
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800d710:	69fb      	ldr	r3, [r7, #28]
 800d712:	b2da      	uxtb	r2, r3
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800d718:	69bb      	ldr	r3, [r7, #24]
 800d71a:	0e1b      	lsrs	r3, r3, #24
 800d71c:	b2da      	uxtb	r2, r3
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800d722:	69bb      	ldr	r3, [r7, #24]
 800d724:	0c1b      	lsrs	r3, r3, #16
 800d726:	b2da      	uxtb	r2, r3
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800d72c:	69bb      	ldr	r3, [r7, #24]
 800d72e:	0a1b      	lsrs	r3, r3, #8
 800d730:	b2da      	uxtb	r2, r3
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800d736:	697b      	ldr	r3, [r7, #20]
 800d738:	0e1b      	lsrs	r3, r3, #24
 800d73a:	b2da      	uxtb	r2, r3
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800d740:	697b      	ldr	r3, [r7, #20]
 800d742:	0c1b      	lsrs	r3, r3, #16
 800d744:	b2da      	uxtb	r2, r3
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800d74a:	697b      	ldr	r3, [r7, #20]
 800d74c:	b2da      	uxtb	r2, r3
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800d752:	2300      	movs	r3, #0
}
 800d754:	4618      	mov	r0, r3
 800d756:	372c      	adds	r7, #44	@ 0x2c
 800d758:	46bd      	mov	sp, r7
 800d75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75e:	4770      	bx	lr
 800d760:	58004000 	.word	0x58004000
 800d764:	a94656b9 	.word	0xa94656b9

0800d768 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800d768:	b580      	push	{r7, lr}
 800d76a:	b082      	sub	sp, #8
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
 800d770:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800d772:	683b      	ldr	r3, [r7, #0]
 800d774:	685b      	ldr	r3, [r3, #4]
 800d776:	4a08      	ldr	r2, [pc, #32]	@ (800d798 <shci_init+0x30>)
 800d778:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800d77a:	4a08      	ldr	r2, [pc, #32]	@ (800d79c <shci_init+0x34>)
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800d780:	4806      	ldr	r0, [pc, #24]	@ (800d79c <shci_init+0x34>)
 800d782:	f000 f915 	bl	800d9b0 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	4618      	mov	r0, r3
 800d78c:	f000 f898 	bl	800d8c0 <TlInit>

  return;
 800d790:	bf00      	nop
}
 800d792:	3708      	adds	r7, #8
 800d794:	46bd      	mov	sp, r7
 800d796:	bd80      	pop	{r7, pc}
 800d798:	200018a0 	.word	0x200018a0
 800d79c:	20001880 	.word	0x20001880

0800d7a0 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b084      	sub	sp, #16
 800d7a4:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800d7a6:	4822      	ldr	r0, [pc, #136]	@ (800d830 <shci_user_evt_proc+0x90>)
 800d7a8:	f000 f926 	bl	800d9f8 <LST_is_empty>
 800d7ac:	4603      	mov	r3, r0
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d12b      	bne.n	800d80a <shci_user_evt_proc+0x6a>
 800d7b2:	4b20      	ldr	r3, [pc, #128]	@ (800d834 <shci_user_evt_proc+0x94>)
 800d7b4:	781b      	ldrb	r3, [r3, #0]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d027      	beq.n	800d80a <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800d7ba:	f107 030c 	add.w	r3, r7, #12
 800d7be:	4619      	mov	r1, r3
 800d7c0:	481b      	ldr	r0, [pc, #108]	@ (800d830 <shci_user_evt_proc+0x90>)
 800d7c2:	f000 f9a8 	bl	800db16 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800d7c6:	4b1c      	ldr	r3, [pc, #112]	@ (800d838 <shci_user_evt_proc+0x98>)
 800d7c8:	69db      	ldr	r3, [r3, #28]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d00c      	beq.n	800d7e8 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800d7d2:	2301      	movs	r3, #1
 800d7d4:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800d7d6:	4b18      	ldr	r3, [pc, #96]	@ (800d838 <shci_user_evt_proc+0x98>)
 800d7d8:	69db      	ldr	r3, [r3, #28]
 800d7da:	1d3a      	adds	r2, r7, #4
 800d7dc:	4610      	mov	r0, r2
 800d7de:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800d7e0:	793a      	ldrb	r2, [r7, #4]
 800d7e2:	4b14      	ldr	r3, [pc, #80]	@ (800d834 <shci_user_evt_proc+0x94>)
 800d7e4:	701a      	strb	r2, [r3, #0]
 800d7e6:	e002      	b.n	800d7ee <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800d7e8:	4b12      	ldr	r3, [pc, #72]	@ (800d834 <shci_user_evt_proc+0x94>)
 800d7ea:	2201      	movs	r2, #1
 800d7ec:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800d7ee:	4b11      	ldr	r3, [pc, #68]	@ (800d834 <shci_user_evt_proc+0x94>)
 800d7f0:	781b      	ldrb	r3, [r3, #0]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d004      	beq.n	800d800 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	f001 f849 	bl	800e890 <TL_MM_EvtDone>
 800d7fe:	e004      	b.n	800d80a <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	4619      	mov	r1, r3
 800d804:	480a      	ldr	r0, [pc, #40]	@ (800d830 <shci_user_evt_proc+0x90>)
 800d806:	f000 f919 	bl	800da3c <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800d80a:	4809      	ldr	r0, [pc, #36]	@ (800d830 <shci_user_evt_proc+0x90>)
 800d80c:	f000 f8f4 	bl	800d9f8 <LST_is_empty>
 800d810:	4603      	mov	r3, r0
 800d812:	2b00      	cmp	r3, #0
 800d814:	d107      	bne.n	800d826 <shci_user_evt_proc+0x86>
 800d816:	4b07      	ldr	r3, [pc, #28]	@ (800d834 <shci_user_evt_proc+0x94>)
 800d818:	781b      	ldrb	r3, [r3, #0]
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d003      	beq.n	800d826 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800d81e:	4804      	ldr	r0, [pc, #16]	@ (800d830 <shci_user_evt_proc+0x90>)
 800d820:	f7f4 f852 	bl	80018c8 <shci_notify_asynch_evt>
  }


  return;
 800d824:	bf00      	nop
 800d826:	bf00      	nop
}
 800d828:	3710      	adds	r7, #16
 800d82a:	46bd      	mov	sp, r7
 800d82c:	bd80      	pop	{r7, pc}
 800d82e:	bf00      	nop
 800d830:	20000240 	.word	0x20000240
 800d834:	20000250 	.word	0x20000250
 800d838:	20001880 	.word	0x20001880

0800d83c <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800d83c:	b580      	push	{r7, lr}
 800d83e:	b084      	sub	sp, #16
 800d840:	af00      	add	r7, sp, #0
 800d842:	60ba      	str	r2, [r7, #8]
 800d844:	607b      	str	r3, [r7, #4]
 800d846:	4603      	mov	r3, r0
 800d848:	81fb      	strh	r3, [r7, #14]
 800d84a:	460b      	mov	r3, r1
 800d84c:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800d84e:	2000      	movs	r0, #0
 800d850:	f000 f868 	bl	800d924 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800d854:	4b17      	ldr	r3, [pc, #92]	@ (800d8b4 <shci_send+0x78>)
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	89fa      	ldrh	r2, [r7, #14]
 800d85a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800d85e:	4b15      	ldr	r3, [pc, #84]	@ (800d8b4 <shci_send+0x78>)
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	7b7a      	ldrb	r2, [r7, #13]
 800d864:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800d866:	4b13      	ldr	r3, [pc, #76]	@ (800d8b4 <shci_send+0x78>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	330c      	adds	r3, #12
 800d86c:	7b7a      	ldrb	r2, [r7, #13]
 800d86e:	68b9      	ldr	r1, [r7, #8]
 800d870:	4618      	mov	r0, r3
 800d872:	f002 fa58 	bl	800fd26 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800d876:	4b10      	ldr	r3, [pc, #64]	@ (800d8b8 <shci_send+0x7c>)
 800d878:	2201      	movs	r2, #1
 800d87a:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800d87c:	4b0f      	ldr	r3, [pc, #60]	@ (800d8bc <shci_send+0x80>)
 800d87e:	691b      	ldr	r3, [r3, #16]
 800d880:	2100      	movs	r1, #0
 800d882:	2000      	movs	r0, #0
 800d884:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800d886:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800d88a:	f7f4 f834 	bl	80018f6 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	f103 0008 	add.w	r0, r3, #8
 800d894:	4b07      	ldr	r3, [pc, #28]	@ (800d8b4 <shci_send+0x78>)
 800d896:	6819      	ldr	r1, [r3, #0]
 800d898:	4b06      	ldr	r3, [pc, #24]	@ (800d8b4 <shci_send+0x78>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	789b      	ldrb	r3, [r3, #2]
 800d89e:	3303      	adds	r3, #3
 800d8a0:	461a      	mov	r2, r3
 800d8a2:	f002 fa40 	bl	800fd26 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800d8a6:	2001      	movs	r0, #1
 800d8a8:	f000 f83c 	bl	800d924 <Cmd_SetStatus>

  return;
 800d8ac:	bf00      	nop
}
 800d8ae:	3710      	adds	r7, #16
 800d8b0:	46bd      	mov	sp, r7
 800d8b2:	bd80      	pop	{r7, pc}
 800d8b4:	2000024c 	.word	0x2000024c
 800d8b8:	200018a4 	.word	0x200018a4
 800d8bc:	20001880 	.word	0x20001880

0800d8c0 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800d8c0:	b580      	push	{r7, lr}
 800d8c2:	b086      	sub	sp, #24
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800d8c8:	4a10      	ldr	r2, [pc, #64]	@ (800d90c <TlInit+0x4c>)
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800d8ce:	4810      	ldr	r0, [pc, #64]	@ (800d910 <TlInit+0x50>)
 800d8d0:	f000 f882 	bl	800d9d8 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800d8d4:	2001      	movs	r0, #1
 800d8d6:	f000 f825 	bl	800d924 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800d8da:	4b0e      	ldr	r3, [pc, #56]	@ (800d914 <TlInit+0x54>)
 800d8dc:	2201      	movs	r2, #1
 800d8de:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800d8e0:	4b0d      	ldr	r3, [pc, #52]	@ (800d918 <TlInit+0x58>)
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d00c      	beq.n	800d902 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800d8ec:	4b0b      	ldr	r3, [pc, #44]	@ (800d91c <TlInit+0x5c>)
 800d8ee:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800d8f0:	4b0b      	ldr	r3, [pc, #44]	@ (800d920 <TlInit+0x60>)
 800d8f2:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800d8f4:	4b08      	ldr	r3, [pc, #32]	@ (800d918 <TlInit+0x58>)
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	f107 020c 	add.w	r2, r7, #12
 800d8fc:	4610      	mov	r0, r2
 800d8fe:	4798      	blx	r3
  }

  return;
 800d900:	bf00      	nop
 800d902:	bf00      	nop
}
 800d904:	3718      	adds	r7, #24
 800d906:	46bd      	mov	sp, r7
 800d908:	bd80      	pop	{r7, pc}
 800d90a:	bf00      	nop
 800d90c:	2000024c 	.word	0x2000024c
 800d910:	20000240 	.word	0x20000240
 800d914:	20000250 	.word	0x20000250
 800d918:	20001880 	.word	0x20001880
 800d91c:	0800d975 	.word	0x0800d975
 800d920:	0800d98d 	.word	0x0800d98d

0800d924 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800d924:	b580      	push	{r7, lr}
 800d926:	b082      	sub	sp, #8
 800d928:	af00      	add	r7, sp, #0
 800d92a:	4603      	mov	r3, r0
 800d92c:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800d92e:	79fb      	ldrb	r3, [r7, #7]
 800d930:	2b00      	cmp	r3, #0
 800d932:	d10b      	bne.n	800d94c <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800d934:	4b0d      	ldr	r3, [pc, #52]	@ (800d96c <Cmd_SetStatus+0x48>)
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d003      	beq.n	800d944 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800d93c:	4b0b      	ldr	r3, [pc, #44]	@ (800d96c <Cmd_SetStatus+0x48>)
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	2000      	movs	r0, #0
 800d942:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800d944:	4b0a      	ldr	r3, [pc, #40]	@ (800d970 <Cmd_SetStatus+0x4c>)
 800d946:	2200      	movs	r2, #0
 800d948:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800d94a:	e00b      	b.n	800d964 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800d94c:	4b08      	ldr	r3, [pc, #32]	@ (800d970 <Cmd_SetStatus+0x4c>)
 800d94e:	2201      	movs	r2, #1
 800d950:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800d952:	4b06      	ldr	r3, [pc, #24]	@ (800d96c <Cmd_SetStatus+0x48>)
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d004      	beq.n	800d964 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800d95a:	4b04      	ldr	r3, [pc, #16]	@ (800d96c <Cmd_SetStatus+0x48>)
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	2001      	movs	r0, #1
 800d960:	4798      	blx	r3
  return;
 800d962:	bf00      	nop
 800d964:	bf00      	nop
}
 800d966:	3708      	adds	r7, #8
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd80      	pop	{r7, pc}
 800d96c:	200018a0 	.word	0x200018a0
 800d970:	20000248 	.word	0x20000248

0800d974 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800d974:	b580      	push	{r7, lr}
 800d976:	b082      	sub	sp, #8
 800d978:	af00      	add	r7, sp, #0
 800d97a:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800d97c:	2000      	movs	r0, #0
 800d97e:	f7f3 ffaf 	bl	80018e0 <shci_cmd_resp_release>

  return;
 800d982:	bf00      	nop
}
 800d984:	3708      	adds	r7, #8
 800d986:	46bd      	mov	sp, r7
 800d988:	bd80      	pop	{r7, pc}
	...

0800d98c <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b082      	sub	sp, #8
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800d994:	6879      	ldr	r1, [r7, #4]
 800d996:	4805      	ldr	r0, [pc, #20]	@ (800d9ac <TlUserEvtReceived+0x20>)
 800d998:	f000 f876 	bl	800da88 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800d99c:	4803      	ldr	r0, [pc, #12]	@ (800d9ac <TlUserEvtReceived+0x20>)
 800d99e:	f7f3 ff93 	bl	80018c8 <shci_notify_asynch_evt>

  return;
 800d9a2:	bf00      	nop
}
 800d9a4:	3708      	adds	r7, #8
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	bd80      	pop	{r7, pc}
 800d9aa:	bf00      	nop
 800d9ac:	20000240 	.word	0x20000240

0800d9b0 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800d9b0:	b480      	push	{r7}
 800d9b2:	b083      	sub	sp, #12
 800d9b4:	af00      	add	r7, sp, #0
 800d9b6:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	4a05      	ldr	r2, [pc, #20]	@ (800d9d0 <shci_register_io_bus+0x20>)
 800d9bc:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	4a04      	ldr	r2, [pc, #16]	@ (800d9d4 <shci_register_io_bus+0x24>)
 800d9c2:	611a      	str	r2, [r3, #16]

  return;
 800d9c4:	bf00      	nop
}
 800d9c6:	370c      	adds	r7, #12
 800d9c8:	46bd      	mov	sp, r7
 800d9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ce:	4770      	bx	lr
 800d9d0:	0800e71d 	.word	0x0800e71d
 800d9d4:	0800e771 	.word	0x0800e771

0800d9d8 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800d9d8:	b480      	push	{r7}
 800d9da:	b083      	sub	sp, #12
 800d9dc:	af00      	add	r7, sp, #0
 800d9de:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	687a      	ldr	r2, [r7, #4]
 800d9e4:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	687a      	ldr	r2, [r7, #4]
 800d9ea:	605a      	str	r2, [r3, #4]
}
 800d9ec:	bf00      	nop
 800d9ee:	370c      	adds	r7, #12
 800d9f0:	46bd      	mov	sp, r7
 800d9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f6:	4770      	bx	lr

0800d9f8 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800d9f8:	b480      	push	{r7}
 800d9fa:	b087      	sub	sp, #28
 800d9fc:	af00      	add	r7, sp, #0
 800d9fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da00:	f3ef 8310 	mrs	r3, PRIMASK
 800da04:	60fb      	str	r3, [r7, #12]
  return(result);
 800da06:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800da08:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800da0a:	b672      	cpsid	i
}
 800da0c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	687a      	ldr	r2, [r7, #4]
 800da14:	429a      	cmp	r2, r3
 800da16:	d102      	bne.n	800da1e <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800da18:	2301      	movs	r3, #1
 800da1a:	75fb      	strb	r3, [r7, #23]
 800da1c:	e001      	b.n	800da22 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800da1e:	2300      	movs	r3, #0
 800da20:	75fb      	strb	r3, [r7, #23]
 800da22:	693b      	ldr	r3, [r7, #16]
 800da24:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da26:	68bb      	ldr	r3, [r7, #8]
 800da28:	f383 8810 	msr	PRIMASK, r3
}
 800da2c:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800da2e:	7dfb      	ldrb	r3, [r7, #23]
}
 800da30:	4618      	mov	r0, r3
 800da32:	371c      	adds	r7, #28
 800da34:	46bd      	mov	sp, r7
 800da36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da3a:	4770      	bx	lr

0800da3c <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800da3c:	b480      	push	{r7}
 800da3e:	b087      	sub	sp, #28
 800da40:	af00      	add	r7, sp, #0
 800da42:	6078      	str	r0, [r7, #4]
 800da44:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da46:	f3ef 8310 	mrs	r3, PRIMASK
 800da4a:	60fb      	str	r3, [r7, #12]
  return(result);
 800da4c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800da4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800da50:	b672      	cpsid	i
}
 800da52:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	681a      	ldr	r2, [r3, #0]
 800da58:	683b      	ldr	r3, [r7, #0]
 800da5a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800da5c:	683b      	ldr	r3, [r7, #0]
 800da5e:	687a      	ldr	r2, [r7, #4]
 800da60:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	683a      	ldr	r2, [r7, #0]
 800da66:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	683a      	ldr	r2, [r7, #0]
 800da6e:	605a      	str	r2, [r3, #4]
 800da70:	697b      	ldr	r3, [r7, #20]
 800da72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800da74:	693b      	ldr	r3, [r7, #16]
 800da76:	f383 8810 	msr	PRIMASK, r3
}
 800da7a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800da7c:	bf00      	nop
 800da7e:	371c      	adds	r7, #28
 800da80:	46bd      	mov	sp, r7
 800da82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da86:	4770      	bx	lr

0800da88 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800da88:	b480      	push	{r7}
 800da8a:	b087      	sub	sp, #28
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	6078      	str	r0, [r7, #4]
 800da90:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da92:	f3ef 8310 	mrs	r3, PRIMASK
 800da96:	60fb      	str	r3, [r7, #12]
  return(result);
 800da98:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800da9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800da9c:	b672      	cpsid	i
}
 800da9e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	687a      	ldr	r2, [r7, #4]
 800daa4:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	685a      	ldr	r2, [r3, #4]
 800daaa:	683b      	ldr	r3, [r7, #0]
 800daac:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	683a      	ldr	r2, [r7, #0]
 800dab2:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	685b      	ldr	r3, [r3, #4]
 800dab8:	683a      	ldr	r2, [r7, #0]
 800daba:	601a      	str	r2, [r3, #0]
 800dabc:	697b      	ldr	r3, [r7, #20]
 800dabe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dac0:	693b      	ldr	r3, [r7, #16]
 800dac2:	f383 8810 	msr	PRIMASK, r3
}
 800dac6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800dac8:	bf00      	nop
 800daca:	371c      	adds	r7, #28
 800dacc:	46bd      	mov	sp, r7
 800dace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad2:	4770      	bx	lr

0800dad4 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800dad4:	b480      	push	{r7}
 800dad6:	b087      	sub	sp, #28
 800dad8:	af00      	add	r7, sp, #0
 800dada:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dadc:	f3ef 8310 	mrs	r3, PRIMASK
 800dae0:	60fb      	str	r3, [r7, #12]
  return(result);
 800dae2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800dae4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800dae6:	b672      	cpsid	i
}
 800dae8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	685b      	ldr	r3, [r3, #4]
 800daee:	687a      	ldr	r2, [r7, #4]
 800daf0:	6812      	ldr	r2, [r2, #0]
 800daf2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	687a      	ldr	r2, [r7, #4]
 800dafa:	6852      	ldr	r2, [r2, #4]
 800dafc:	605a      	str	r2, [r3, #4]
 800dafe:	697b      	ldr	r3, [r7, #20]
 800db00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db02:	693b      	ldr	r3, [r7, #16]
 800db04:	f383 8810 	msr	PRIMASK, r3
}
 800db08:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800db0a:	bf00      	nop
 800db0c:	371c      	adds	r7, #28
 800db0e:	46bd      	mov	sp, r7
 800db10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db14:	4770      	bx	lr

0800db16 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800db16:	b580      	push	{r7, lr}
 800db18:	b086      	sub	sp, #24
 800db1a:	af00      	add	r7, sp, #0
 800db1c:	6078      	str	r0, [r7, #4]
 800db1e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db20:	f3ef 8310 	mrs	r3, PRIMASK
 800db24:	60fb      	str	r3, [r7, #12]
  return(result);
 800db26:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800db28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800db2a:	b672      	cpsid	i
}
 800db2c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	681a      	ldr	r2, [r3, #0]
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	4618      	mov	r0, r3
 800db3c:	f7ff ffca 	bl	800dad4 <LST_remove_node>
 800db40:	697b      	ldr	r3, [r7, #20]
 800db42:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800db44:	693b      	ldr	r3, [r7, #16]
 800db46:	f383 8810 	msr	PRIMASK, r3
}
 800db4a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800db4c:	bf00      	nop
 800db4e:	3718      	adds	r7, #24
 800db50:	46bd      	mov	sp, r7
 800db52:	bd80      	pop	{r7, pc}

0800db54 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800db54:	b480      	push	{r7}
 800db56:	b085      	sub	sp, #20
 800db58:	af00      	add	r7, sp, #0
 800db5a:	60f8      	str	r0, [r7, #12]
 800db5c:	60b9      	str	r1, [r7, #8]
 800db5e:	607a      	str	r2, [r7, #4]
 800db60:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	68ba      	ldr	r2, [r7, #8]
 800db66:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	2200      	movs	r2, #0
 800db6c:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	2200      	movs	r2, #0
 800db72:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	2200      	movs	r2, #0
 800db78:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	2200      	movs	r2, #0
 800db7e:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	687a      	ldr	r2, [r7, #4]
 800db84:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	887a      	ldrh	r2, [r7, #2]
 800db8a:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	7e3a      	ldrb	r2, [r7, #24]
 800db90:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800db92:	7e3b      	ldrb	r3, [r7, #24]
 800db94:	f003 0302 	and.w	r3, r3, #2
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d006      	beq.n	800dbaa <CircularQueue_Init+0x56>
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	891b      	ldrh	r3, [r3, #8]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d002      	beq.n	800dbaa <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800dba4:	f04f 33ff 	mov.w	r3, #4294967295
 800dba8:	e000      	b.n	800dbac <CircularQueue_Init+0x58>
  }
  return 0;
 800dbaa:	2300      	movs	r3, #0
}
 800dbac:	4618      	mov	r0, r3
 800dbae:	3714      	adds	r7, #20
 800dbb0:	46bd      	mov	sp, r7
 800dbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb6:	4770      	bx	lr

0800dbb8 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	b08e      	sub	sp, #56	@ 0x38
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	60f8      	str	r0, [r7, #12]
 800dbc0:	60b9      	str	r1, [r7, #8]
 800dbc2:	603b      	str	r3, [r7, #0]
 800dbc4:	4613      	mov	r3, r2
 800dbc6:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800dbc8:	2300      	movs	r3, #0
 800dbca:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800dbcc:	2300      	movs	r3, #0
 800dbce:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dbd8:	2300      	movs	r3, #0
 800dbda:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800dbdc:	2300      	movs	r3, #0
 800dbde:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	891b      	ldrh	r3, [r3, #8]
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d101      	bne.n	800dbf0 <CircularQueue_Add+0x38>
 800dbec:	2302      	movs	r3, #2
 800dbee:	e000      	b.n	800dbf2 <CircularQueue_Add+0x3a>
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	695b      	ldr	r3, [r3, #20]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d029      	beq.n	800dc50 <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	891b      	ldrh	r3, [r3, #8]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d122      	bne.n	800dc4a <CircularQueue_Add+0x92>
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	681a      	ldr	r2, [r3, #0]
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	691b      	ldr	r3, [r3, #16]
 800dc0c:	4413      	add	r3, r2
 800dc0e:	781b      	ldrb	r3, [r3, #0]
 800dc10:	4618      	mov	r0, r3
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	681a      	ldr	r2, [r3, #0]
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	691b      	ldr	r3, [r3, #16]
 800dc1a:	1c59      	adds	r1, r3, #1
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	685b      	ldr	r3, [r3, #4]
 800dc20:	4299      	cmp	r1, r3
 800dc22:	d306      	bcc.n	800dc32 <CircularQueue_Add+0x7a>
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	6919      	ldr	r1, [r3, #16]
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	685b      	ldr	r3, [r3, #4]
 800dc2c:	1acb      	subs	r3, r1, r3
 800dc2e:	3301      	adds	r3, #1
 800dc30:	e002      	b.n	800dc38 <CircularQueue_Add+0x80>
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	691b      	ldr	r3, [r3, #16]
 800dc36:	3301      	adds	r3, #1
 800dc38:	4413      	add	r3, r2
 800dc3a:	781b      	ldrb	r3, [r3, #0]
 800dc3c:	021b      	lsls	r3, r3, #8
 800dc3e:	b29b      	uxth	r3, r3
 800dc40:	4403      	add	r3, r0
 800dc42:	b29b      	uxth	r3, r3
 800dc44:	3302      	adds	r3, #2
 800dc46:	b29b      	uxth	r3, r3
 800dc48:	e001      	b.n	800dc4e <CircularQueue_Add+0x96>
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	891b      	ldrh	r3, [r3, #8]
 800dc4e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800dc50:	68fb      	ldr	r3, [r7, #12]
 800dc52:	891b      	ldrh	r3, [r3, #8]
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d002      	beq.n	800dc5e <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	891b      	ldrh	r3, [r3, #8]
 800dc5c:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	691a      	ldr	r2, [r3, #16]
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	68db      	ldr	r3, [r3, #12]
 800dc66:	429a      	cmp	r2, r3
 800dc68:	d307      	bcc.n	800dc7a <CircularQueue_Add+0xc2>
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	685a      	ldr	r2, [r3, #4]
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	6919      	ldr	r1, [r3, #16]
 800dc72:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dc74:	440b      	add	r3, r1
 800dc76:	1ad3      	subs	r3, r2, r3
 800dc78:	e000      	b.n	800dc7c <CircularQueue_Add+0xc4>
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800dc7e:	88fa      	ldrh	r2, [r7, #6]
 800dc80:	7ffb      	ldrb	r3, [r7, #31]
 800dc82:	4413      	add	r3, r2
 800dc84:	461a      	mov	r2, r3
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	fb02 f303 	mul.w	r3, r2, r3
 800dc8c:	69ba      	ldr	r2, [r7, #24]
 800dc8e:	429a      	cmp	r2, r3
 800dc90:	d80b      	bhi.n	800dcaa <CircularQueue_Add+0xf2>
 800dc92:	88fa      	ldrh	r2, [r7, #6]
 800dc94:	7ffb      	ldrb	r3, [r7, #31]
 800dc96:	4413      	add	r3, r2
 800dc98:	461a      	mov	r2, r3
 800dc9a:	69bb      	ldr	r3, [r7, #24]
 800dc9c:	fbb3 f1f2 	udiv	r1, r3, r2
 800dca0:	fb01 f202 	mul.w	r2, r1, r2
 800dca4:	1a9b      	subs	r3, r3, r2
 800dca6:	b2db      	uxtb	r3, r3
 800dca8:	e000      	b.n	800dcac <CircularQueue_Add+0xf4>
 800dcaa:	2300      	movs	r3, #0
 800dcac:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800dcae:	7dfa      	ldrb	r2, [r7, #23]
 800dcb0:	7ffb      	ldrb	r3, [r7, #31]
 800dcb2:	429a      	cmp	r2, r3
 800dcb4:	bf8c      	ite	hi
 800dcb6:	2301      	movhi	r3, #1
 800dcb8:	2300      	movls	r3, #0
 800dcba:	b2db      	uxtb	r3, r3
 800dcbc:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800dcbe:	7fbb      	ldrb	r3, [r7, #30]
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d008      	beq.n	800dcd6 <CircularQueue_Add+0x11e>
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	7f1b      	ldrb	r3, [r3, #28]
 800dcc8:	f003 0301 	and.w	r3, r3, #1
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d002      	beq.n	800dcd6 <CircularQueue_Add+0x11e>
 800dcd0:	7dfb      	ldrb	r3, [r7, #23]
 800dcd2:	b29b      	uxth	r3, r3
 800dcd4:	e000      	b.n	800dcd8 <CircularQueue_Add+0x120>
 800dcd6:	8bbb      	ldrh	r3, [r7, #28]
 800dcd8:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800dcda:	7fbb      	ldrb	r3, [r7, #30]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d008      	beq.n	800dcf2 <CircularQueue_Add+0x13a>
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	7f1b      	ldrb	r3, [r3, #28]
 800dce4:	f003 0302 	and.w	r3, r3, #2
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d002      	beq.n	800dcf2 <CircularQueue_Add+0x13a>
 800dcec:	7ffb      	ldrb	r3, [r7, #31]
 800dcee:	b29b      	uxth	r3, r3
 800dcf0:	e000      	b.n	800dcf4 <CircularQueue_Add+0x13c>
 800dcf2:	8bbb      	ldrh	r3, [r7, #28]
 800dcf4:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800dcf6:	88fb      	ldrh	r3, [r7, #6]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	f000 817e 	beq.w	800dffa <CircularQueue_Add+0x442>
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	695a      	ldr	r2, [r3, #20]
 800dd02:	88f9      	ldrh	r1, [r7, #6]
 800dd04:	7ffb      	ldrb	r3, [r7, #31]
 800dd06:	440b      	add	r3, r1
 800dd08:	4619      	mov	r1, r3
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	fb01 f303 	mul.w	r3, r1, r3
 800dd10:	441a      	add	r2, r3
 800dd12:	8bbb      	ldrh	r3, [r7, #28]
 800dd14:	441a      	add	r2, r3
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	685b      	ldr	r3, [r3, #4]
 800dd1a:	429a      	cmp	r2, r3
 800dd1c:	f200 816d 	bhi.w	800dffa <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800dd20:	2300      	movs	r3, #0
 800dd22:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dd24:	e14a      	b.n	800dfbc <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	691a      	ldr	r2, [r3, #16]
 800dd2a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dd2c:	441a      	add	r2, r3
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	685b      	ldr	r3, [r3, #4]
 800dd32:	429a      	cmp	r2, r3
 800dd34:	d307      	bcc.n	800dd46 <CircularQueue_Add+0x18e>
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	691a      	ldr	r2, [r3, #16]
 800dd3a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dd3c:	441a      	add	r2, r3
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	685b      	ldr	r3, [r3, #4]
 800dd42:	1ad3      	subs	r3, r2, r3
 800dd44:	e003      	b.n	800dd4e <CircularQueue_Add+0x196>
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	691a      	ldr	r2, [r3, #16]
 800dd4a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dd4c:	4413      	add	r3, r2
 800dd4e:	68fa      	ldr	r2, [r7, #12]
 800dd50:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	691b      	ldr	r3, [r3, #16]
 800dd56:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	891b      	ldrh	r3, [r3, #8]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d130      	bne.n	800ddc2 <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	681a      	ldr	r2, [r3, #0]
 800dd64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd66:	1c59      	adds	r1, r3, #1
 800dd68:	6339      	str	r1, [r7, #48]	@ 0x30
 800dd6a:	4413      	add	r3, r2
 800dd6c:	88fa      	ldrh	r2, [r7, #6]
 800dd6e:	b2d2      	uxtb	r2, r2
 800dd70:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	685b      	ldr	r3, [r3, #4]
 800dd76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd78:	429a      	cmp	r2, r3
 800dd7a:	d304      	bcc.n	800dd86 <CircularQueue_Add+0x1ce>
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	685b      	ldr	r3, [r3, #4]
 800dd80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dd82:	1ad3      	subs	r3, r2, r3
 800dd84:	e000      	b.n	800dd88 <CircularQueue_Add+0x1d0>
 800dd86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd88:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800dd8a:	88fb      	ldrh	r3, [r7, #6]
 800dd8c:	0a1b      	lsrs	r3, r3, #8
 800dd8e:	b298      	uxth	r0, r3
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	681a      	ldr	r2, [r3, #0]
 800dd94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd96:	1c59      	adds	r1, r3, #1
 800dd98:	6339      	str	r1, [r7, #48]	@ 0x30
 800dd9a:	4413      	add	r3, r2
 800dd9c:	b2c2      	uxtb	r2, r0
 800dd9e:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800dda0:	68fb      	ldr	r3, [r7, #12]
 800dda2:	685b      	ldr	r3, [r3, #4]
 800dda4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dda6:	429a      	cmp	r2, r3
 800dda8:	d304      	bcc.n	800ddb4 <CircularQueue_Add+0x1fc>
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	685b      	ldr	r3, [r3, #4]
 800ddae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ddb0:	1ad3      	subs	r3, r2, r3
 800ddb2:	e000      	b.n	800ddb6 <CircularQueue_Add+0x1fe>
 800ddb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddb6:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	695b      	ldr	r3, [r3, #20]
 800ddbc:	1c9a      	adds	r2, r3, #2
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800ddc2:	88fa      	ldrh	r2, [r7, #6]
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	6859      	ldr	r1, [r3, #4]
 800ddc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddca:	1acb      	subs	r3, r1, r3
 800ddcc:	4293      	cmp	r3, r2
 800ddce:	bf28      	it	cs
 800ddd0:	4613      	movcs	r3, r2
 800ddd2:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800ddd4:	88fb      	ldrh	r3, [r7, #6]
 800ddd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ddd8:	429a      	cmp	r2, r3
 800ddda:	d007      	beq.n	800ddec <CircularQueue_Add+0x234>
 800dddc:	88fb      	ldrh	r3, [r7, #6]
 800ddde:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dde0:	429a      	cmp	r2, r3
 800dde2:	d225      	bcs.n	800de30 <CircularQueue_Add+0x278>
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	7f1b      	ldrb	r3, [r3, #28]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d121      	bne.n	800de30 <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800ddec:	68fb      	ldr	r3, [r7, #12]
 800ddee:	681a      	ldr	r2, [r3, #0]
 800ddf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddf2:	18d0      	adds	r0, r2, r3
 800ddf4:	88fb      	ldrh	r3, [r7, #6]
 800ddf6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ddf8:	fb02 f303 	mul.w	r3, r2, r3
 800ddfc:	68ba      	ldr	r2, [r7, #8]
 800ddfe:	4413      	add	r3, r2
 800de00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800de02:	4619      	mov	r1, r3
 800de04:	f001 ff8f 	bl	800fd26 <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800de08:	68fb      	ldr	r3, [r7, #12]
 800de0a:	695a      	ldr	r2, [r3, #20]
 800de0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de0e:	441a      	add	r2, r3
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800de14:	2300      	movs	r3, #0
 800de16:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800de18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de1a:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800de1c:	88fa      	ldrh	r2, [r7, #6]
 800de1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de20:	1ad3      	subs	r3, r2, r3
 800de22:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800de24:	7ffb      	ldrb	r3, [r7, #31]
 800de26:	b29a      	uxth	r2, r3
 800de28:	88fb      	ldrh	r3, [r7, #6]
 800de2a:	4413      	add	r3, r2
 800de2c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800de2e:	e0a4      	b.n	800df7a <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800de30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de32:	2b00      	cmp	r3, #0
 800de34:	f000 80a1 	beq.w	800df7a <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	7f1b      	ldrb	r3, [r3, #28]
 800de3c:	f003 0301 	and.w	r3, r3, #1
 800de40:	2b00      	cmp	r3, #0
 800de42:	d03a      	beq.n	800deba <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	891b      	ldrh	r3, [r3, #8]
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d10d      	bne.n	800de68 <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	681a      	ldr	r2, [r3, #0]
 800de50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de52:	3b02      	subs	r3, #2
 800de54:	4413      	add	r3, r2
 800de56:	22ff      	movs	r2, #255	@ 0xff
 800de58:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	681a      	ldr	r2, [r3, #0]
 800de5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de60:	3b01      	subs	r3, #1
 800de62:	4413      	add	r3, r2
 800de64:	22ff      	movs	r2, #255	@ 0xff
 800de66:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	695a      	ldr	r2, [r3, #20]
 800de6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de6e:	441a      	add	r2, r3
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800de74:	2300      	movs	r3, #0
 800de76:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800de78:	88fb      	ldrh	r3, [r7, #6]
 800de7a:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800de7c:	2300      	movs	r3, #0
 800de7e:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	891b      	ldrh	r3, [r3, #8]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d16f      	bne.n	800df68 <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	681a      	ldr	r2, [r3, #0]
 800de8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de8e:	1c59      	adds	r1, r3, #1
 800de90:	6339      	str	r1, [r7, #48]	@ 0x30
 800de92:	4413      	add	r3, r2
 800de94:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800de96:	b2d2      	uxtb	r2, r2
 800de98:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800de9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de9c:	0a18      	lsrs	r0, r3, #8
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	681a      	ldr	r2, [r3, #0]
 800dea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dea4:	1c59      	adds	r1, r3, #1
 800dea6:	6339      	str	r1, [r7, #48]	@ 0x30
 800dea8:	4413      	add	r3, r2
 800deaa:	b2c2      	uxtb	r2, r0
 800deac:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	695b      	ldr	r3, [r3, #20]
 800deb2:	1c9a      	adds	r2, r3, #2
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	615a      	str	r2, [r3, #20]
 800deb8:	e056      	b.n	800df68 <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	7f1b      	ldrb	r3, [r3, #28]
 800debe:	f003 0302 	and.w	r3, r3, #2
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d050      	beq.n	800df68 <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	891b      	ldrh	r3, [r3, #8]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d14a      	bne.n	800df64 <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	681a      	ldr	r2, [r3, #0]
 800ded2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ded4:	3b02      	subs	r3, #2
 800ded6:	4413      	add	r3, r2
 800ded8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800deda:	b2d2      	uxtb	r2, r2
 800dedc:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800dede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dee0:	0a19      	lsrs	r1, r3, #8
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	681a      	ldr	r2, [r3, #0]
 800dee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dee8:	3b01      	subs	r3, #1
 800deea:	4413      	add	r3, r2
 800deec:	b2ca      	uxtb	r2, r1
 800deee:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800def0:	68fb      	ldr	r3, [r7, #12]
 800def2:	681a      	ldr	r2, [r3, #0]
 800def4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800def6:	18d0      	adds	r0, r2, r3
 800def8:	88fb      	ldrh	r3, [r7, #6]
 800defa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800defc:	fb02 f303 	mul.w	r3, r2, r3
 800df00:	68ba      	ldr	r2, [r7, #8]
 800df02:	4413      	add	r3, r2
 800df04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800df06:	4619      	mov	r1, r3
 800df08:	f001 ff0d 	bl	800fd26 <memcpy>
             q->byteCount += NbBytesToCopy; 
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	695a      	ldr	r2, [r3, #20]
 800df10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df12:	441a      	add	r2, r3
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800df18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df1a:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800df1c:	88fa      	ldrh	r2, [r7, #6]
 800df1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df20:	1ad3      	subs	r3, r2, r3
 800df22:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	699b      	ldr	r3, [r3, #24]
 800df28:	1c5a      	adds	r2, r3, #1
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800df2e:	2300      	movs	r3, #0
 800df30:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	681a      	ldr	r2, [r3, #0]
 800df36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df38:	1c59      	adds	r1, r3, #1
 800df3a:	6339      	str	r1, [r7, #48]	@ 0x30
 800df3c:	4413      	add	r3, r2
 800df3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800df40:	b2d2      	uxtb	r2, r2
 800df42:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800df44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df46:	0a18      	lsrs	r0, r3, #8
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	681a      	ldr	r2, [r3, #0]
 800df4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df4e:	1c59      	adds	r1, r3, #1
 800df50:	6339      	str	r1, [r7, #48]	@ 0x30
 800df52:	4413      	add	r3, r2
 800df54:	b2c2      	uxtb	r2, r0
 800df56:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	695b      	ldr	r3, [r3, #20]
 800df5c:	1c9a      	adds	r2, r3, #2
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	615a      	str	r2, [r3, #20]
 800df62:	e001      	b.n	800df68 <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800df64:	2300      	movs	r3, #0
 800df66:	e049      	b.n	800dffc <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800df68:	7ffb      	ldrb	r3, [r7, #31]
 800df6a:	b29a      	uxth	r2, r3
 800df6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df6e:	b29b      	uxth	r3, r3
 800df70:	4413      	add	r3, r2
 800df72:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	2200      	movs	r2, #0
 800df78:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 800df7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d015      	beq.n	800dfac <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800df80:	68fb      	ldr	r3, [r7, #12]
 800df82:	681a      	ldr	r2, [r3, #0]
 800df84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df86:	18d0      	adds	r0, r2, r3
 800df88:	88fb      	ldrh	r3, [r7, #6]
 800df8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800df8c:	fb03 f202 	mul.w	r2, r3, r2
 800df90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df92:	4413      	add	r3, r2
 800df94:	68ba      	ldr	r2, [r7, #8]
 800df96:	4413      	add	r3, r2
 800df98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800df9a:	4619      	mov	r1, r3
 800df9c:	f001 fec3 	bl	800fd26 <memcpy>
        q->byteCount += NbBytesToCopy;
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	695a      	ldr	r2, [r3, #20]
 800dfa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfa6:	441a      	add	r2, r3
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	699b      	ldr	r3, [r3, #24]
 800dfb0:	1c5a      	adds	r2, r3, #1
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800dfb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfb8:	3301      	adds	r3, #1
 800dfba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dfbc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	429a      	cmp	r2, r3
 800dfc2:	f4ff aeb0 	bcc.w	800dd26 <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	681a      	ldr	r2, [r3, #0]
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	6919      	ldr	r1, [r3, #16]
 800dfce:	7ffb      	ldrb	r3, [r7, #31]
 800dfd0:	4419      	add	r1, r3
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	685b      	ldr	r3, [r3, #4]
 800dfd6:	4299      	cmp	r1, r3
 800dfd8:	d307      	bcc.n	800dfea <CircularQueue_Add+0x432>
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	6919      	ldr	r1, [r3, #16]
 800dfde:	7ffb      	ldrb	r3, [r7, #31]
 800dfe0:	4419      	add	r1, r3
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	685b      	ldr	r3, [r3, #4]
 800dfe6:	1acb      	subs	r3, r1, r3
 800dfe8:	e003      	b.n	800dff2 <CircularQueue_Add+0x43a>
 800dfea:	68fb      	ldr	r3, [r7, #12]
 800dfec:	6919      	ldr	r1, [r3, #16]
 800dfee:	7ffb      	ldrb	r3, [r7, #31]
 800dff0:	440b      	add	r3, r1
 800dff2:	4413      	add	r3, r2
 800dff4:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800dff6:	6a3b      	ldr	r3, [r7, #32]
 800dff8:	e000      	b.n	800dffc <CircularQueue_Add+0x444>
    return NULL;
 800dffa:	2300      	movs	r3, #0
}
 800dffc:	4618      	mov	r0, r3
 800dffe:	3738      	adds	r7, #56	@ 0x38
 800e000:	46bd      	mov	sp, r7
 800e002:	bd80      	pop	{r7, pc}

0800e004 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800e004:	b480      	push	{r7}
 800e006:	b085      	sub	sp, #20
 800e008:	af00      	add	r7, sp, #0
 800e00a:	6078      	str	r0, [r7, #4]
 800e00c:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800e00e:	2300      	movs	r3, #0
 800e010:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800e012:	2300      	movs	r3, #0
 800e014:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	891b      	ldrh	r3, [r3, #8]
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d101      	bne.n	800e022 <CircularQueue_Remove+0x1e>
 800e01e:	2302      	movs	r3, #2
 800e020:	e000      	b.n	800e024 <CircularQueue_Remove+0x20>
 800e022:	2300      	movs	r3, #0
 800e024:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800e026:	2300      	movs	r3, #0
 800e028:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	695b      	ldr	r3, [r3, #20]
 800e02e:	2b00      	cmp	r3, #0
 800e030:	f000 80ca 	beq.w	800e1c8 <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	891b      	ldrh	r3, [r3, #8]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d120      	bne.n	800e07e <CircularQueue_Remove+0x7a>
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681a      	ldr	r2, [r3, #0]
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	68db      	ldr	r3, [r3, #12]
 800e044:	4413      	add	r3, r2
 800e046:	781b      	ldrb	r3, [r3, #0]
 800e048:	4618      	mov	r0, r3
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	681a      	ldr	r2, [r3, #0]
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	68db      	ldr	r3, [r3, #12]
 800e052:	1c59      	adds	r1, r3, #1
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	685b      	ldr	r3, [r3, #4]
 800e058:	4299      	cmp	r1, r3
 800e05a:	d306      	bcc.n	800e06a <CircularQueue_Remove+0x66>
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	68d9      	ldr	r1, [r3, #12]
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	685b      	ldr	r3, [r3, #4]
 800e064:	1acb      	subs	r3, r1, r3
 800e066:	3301      	adds	r3, #1
 800e068:	e002      	b.n	800e070 <CircularQueue_Remove+0x6c>
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	68db      	ldr	r3, [r3, #12]
 800e06e:	3301      	adds	r3, #1
 800e070:	4413      	add	r3, r2
 800e072:	781b      	ldrb	r3, [r3, #0]
 800e074:	021b      	lsls	r3, r3, #8
 800e076:	b29b      	uxth	r3, r3
 800e078:	4403      	add	r3, r0
 800e07a:	b29b      	uxth	r3, r3
 800e07c:	e001      	b.n	800e082 <CircularQueue_Remove+0x7e>
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	891b      	ldrh	r3, [r3, #8]
 800e082:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800e084:	687b      	ldr	r3, [r7, #4]
 800e086:	7f1b      	ldrb	r3, [r3, #28]
 800e088:	f003 0301 	and.w	r3, r3, #1
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d056      	beq.n	800e13e <CircularQueue_Remove+0x13a>
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	7f1b      	ldrb	r3, [r3, #28]
 800e094:	f003 0302 	and.w	r3, r3, #2
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d150      	bne.n	800e13e <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800e09c:	897b      	ldrh	r3, [r7, #10]
 800e09e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e0a2:	4293      	cmp	r3, r2
 800e0a4:	d103      	bne.n	800e0ae <CircularQueue_Remove+0xaa>
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	891b      	ldrh	r3, [r3, #8]
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d012      	beq.n	800e0d4 <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	68da      	ldr	r2, [r3, #12]
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800e0b6:	429a      	cmp	r2, r3
 800e0b8:	d941      	bls.n	800e13e <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	891b      	ldrh	r3, [r3, #8]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d03d      	beq.n	800e13e <CircularQueue_Remove+0x13a>
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	685a      	ldr	r2, [r3, #4]
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	68db      	ldr	r3, [r3, #12]
 800e0ca:	1ad3      	subs	r3, r2, r3
 800e0cc:	687a      	ldr	r2, [r7, #4]
 800e0ce:	8912      	ldrh	r2, [r2, #8]
 800e0d0:	4293      	cmp	r3, r2
 800e0d2:	d234      	bcs.n	800e13e <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	695a      	ldr	r2, [r3, #20]
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	68d9      	ldr	r1, [r3, #12]
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	685b      	ldr	r3, [r3, #4]
 800e0e0:	1acb      	subs	r3, r1, r3
 800e0e2:	441a      	add	r2, r3
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	891b      	ldrh	r3, [r3, #8]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d120      	bne.n	800e138 <CircularQueue_Remove+0x134>
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	681a      	ldr	r2, [r3, #0]
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	68db      	ldr	r3, [r3, #12]
 800e0fe:	4413      	add	r3, r2
 800e100:	781b      	ldrb	r3, [r3, #0]
 800e102:	4618      	mov	r0, r3
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681a      	ldr	r2, [r3, #0]
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	68db      	ldr	r3, [r3, #12]
 800e10c:	1c59      	adds	r1, r3, #1
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	685b      	ldr	r3, [r3, #4]
 800e112:	4299      	cmp	r1, r3
 800e114:	d306      	bcc.n	800e124 <CircularQueue_Remove+0x120>
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	68d9      	ldr	r1, [r3, #12]
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	685b      	ldr	r3, [r3, #4]
 800e11e:	1acb      	subs	r3, r1, r3
 800e120:	3301      	adds	r3, #1
 800e122:	e002      	b.n	800e12a <CircularQueue_Remove+0x126>
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	68db      	ldr	r3, [r3, #12]
 800e128:	3301      	adds	r3, #1
 800e12a:	4413      	add	r3, r2
 800e12c:	781b      	ldrb	r3, [r3, #0]
 800e12e:	021b      	lsls	r3, r3, #8
 800e130:	b29b      	uxth	r3, r3
 800e132:	4403      	add	r3, r0
 800e134:	b29b      	uxth	r3, r3
 800e136:	e001      	b.n	800e13c <CircularQueue_Remove+0x138>
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	891b      	ldrh	r3, [r3, #8]
 800e13c:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681a      	ldr	r2, [r3, #0]
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	68d9      	ldr	r1, [r3, #12]
 800e146:	7a7b      	ldrb	r3, [r7, #9]
 800e148:	4419      	add	r1, r3
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	685b      	ldr	r3, [r3, #4]
 800e14e:	4299      	cmp	r1, r3
 800e150:	d307      	bcc.n	800e162 <CircularQueue_Remove+0x15e>
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	68d9      	ldr	r1, [r3, #12]
 800e156:	7a7b      	ldrb	r3, [r7, #9]
 800e158:	4419      	add	r1, r3
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	685b      	ldr	r3, [r3, #4]
 800e15e:	1acb      	subs	r3, r1, r3
 800e160:	e003      	b.n	800e16a <CircularQueue_Remove+0x166>
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	68d9      	ldr	r1, [r3, #12]
 800e166:	7a7b      	ldrb	r3, [r7, #9]
 800e168:	440b      	add	r3, r1
 800e16a:	4413      	add	r3, r2
 800e16c:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	695b      	ldr	r3, [r3, #20]
 800e172:	8979      	ldrh	r1, [r7, #10]
 800e174:	7a7a      	ldrb	r2, [r7, #9]
 800e176:	440a      	add	r2, r1
 800e178:	1a9a      	subs	r2, r3, r2
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	695b      	ldr	r3, [r3, #20]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d01b      	beq.n	800e1be <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	68da      	ldr	r2, [r3, #12]
 800e18a:	897b      	ldrh	r3, [r7, #10]
 800e18c:	441a      	add	r2, r3
 800e18e:	7a7b      	ldrb	r3, [r7, #9]
 800e190:	441a      	add	r2, r3
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	685b      	ldr	r3, [r3, #4]
 800e196:	429a      	cmp	r2, r3
 800e198:	d309      	bcc.n	800e1ae <CircularQueue_Remove+0x1aa>
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	68da      	ldr	r2, [r3, #12]
 800e19e:	897b      	ldrh	r3, [r7, #10]
 800e1a0:	441a      	add	r2, r3
 800e1a2:	7a7b      	ldrb	r3, [r7, #9]
 800e1a4:	441a      	add	r2, r3
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	685b      	ldr	r3, [r3, #4]
 800e1aa:	1ad3      	subs	r3, r2, r3
 800e1ac:	e005      	b.n	800e1ba <CircularQueue_Remove+0x1b6>
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	68da      	ldr	r2, [r3, #12]
 800e1b2:	897b      	ldrh	r3, [r7, #10]
 800e1b4:	441a      	add	r2, r3
 800e1b6:	7a7b      	ldrb	r3, [r7, #9]
 800e1b8:	4413      	add	r3, r2
 800e1ba:	687a      	ldr	r2, [r7, #4]
 800e1bc:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	699b      	ldr	r3, [r3, #24]
 800e1c2:	1e5a      	subs	r2, r3, #1
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800e1c8:	683b      	ldr	r3, [r7, #0]
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d002      	beq.n	800e1d4 <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	897a      	ldrh	r2, [r7, #10]
 800e1d2:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800e1d4:	68fb      	ldr	r3, [r7, #12]
}
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	3714      	adds	r7, #20
 800e1da:	46bd      	mov	sp, r7
 800e1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e0:	4770      	bx	lr

0800e1e2 <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800e1e2:	b480      	push	{r7}
 800e1e4:	b087      	sub	sp, #28
 800e1e6:	af00      	add	r7, sp, #0
 800e1e8:	6078      	str	r0, [r7, #4]
 800e1ea:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800e1ec:	2300      	movs	r3, #0
 800e1ee:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800e1f0:	2300      	movs	r3, #0
 800e1f2:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	891b      	ldrh	r3, [r3, #8]
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d101      	bne.n	800e200 <CircularQueue_Sense+0x1e>
 800e1fc:	2302      	movs	r3, #2
 800e1fe:	e000      	b.n	800e202 <CircularQueue_Sense+0x20>
 800e200:	2300      	movs	r3, #0
 800e202:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800e204:	2300      	movs	r3, #0
 800e206:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800e208:	2300      	movs	r3, #0
 800e20a:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	695b      	ldr	r3, [r3, #20]
 800e210:	2b00      	cmp	r3, #0
 800e212:	f000 808e 	beq.w	800e332 <CircularQueue_Sense+0x150>
  {
    FirstElemetPos = q->first;
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	68db      	ldr	r3, [r3, #12]
 800e21a:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	891b      	ldrh	r3, [r3, #8]
 800e220:	2b00      	cmp	r3, #0
 800e222:	d120      	bne.n	800e266 <CircularQueue_Sense+0x84>
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681a      	ldr	r2, [r3, #0]
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	68db      	ldr	r3, [r3, #12]
 800e22c:	4413      	add	r3, r2
 800e22e:	781b      	ldrb	r3, [r3, #0]
 800e230:	4618      	mov	r0, r3
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	681a      	ldr	r2, [r3, #0]
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	68db      	ldr	r3, [r3, #12]
 800e23a:	1c59      	adds	r1, r3, #1
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	685b      	ldr	r3, [r3, #4]
 800e240:	4299      	cmp	r1, r3
 800e242:	d306      	bcc.n	800e252 <CircularQueue_Sense+0x70>
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	68d9      	ldr	r1, [r3, #12]
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	685b      	ldr	r3, [r3, #4]
 800e24c:	1acb      	subs	r3, r1, r3
 800e24e:	3301      	adds	r3, #1
 800e250:	e002      	b.n	800e258 <CircularQueue_Sense+0x76>
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	68db      	ldr	r3, [r3, #12]
 800e256:	3301      	adds	r3, #1
 800e258:	4413      	add	r3, r2
 800e25a:	781b      	ldrb	r3, [r3, #0]
 800e25c:	021b      	lsls	r3, r3, #8
 800e25e:	b29b      	uxth	r3, r3
 800e260:	4403      	add	r3, r0
 800e262:	b29b      	uxth	r3, r3
 800e264:	e001      	b.n	800e26a <CircularQueue_Sense+0x88>
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	891b      	ldrh	r3, [r3, #8]
 800e26a:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	7f1b      	ldrb	r3, [r3, #28]
 800e270:	f003 0301 	and.w	r3, r3, #1
 800e274:	2b00      	cmp	r3, #0
 800e276:	d047      	beq.n	800e308 <CircularQueue_Sense+0x126>
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	7f1b      	ldrb	r3, [r3, #28]
 800e27c:	f003 0302 	and.w	r3, r3, #2
 800e280:	2b00      	cmp	r3, #0
 800e282:	d141      	bne.n	800e308 <CircularQueue_Sense+0x126>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800e284:	8a7b      	ldrh	r3, [r7, #18]
 800e286:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e28a:	4293      	cmp	r3, r2
 800e28c:	d103      	bne.n	800e296 <CircularQueue_Sense+0xb4>
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	891b      	ldrh	r3, [r3, #8]
 800e292:	2b00      	cmp	r3, #0
 800e294:	d012      	beq.n	800e2bc <CircularQueue_Sense+0xda>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	68da      	ldr	r2, [r3, #12]
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800e29e:	429a      	cmp	r2, r3
 800e2a0:	d932      	bls.n	800e308 <CircularQueue_Sense+0x126>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	891b      	ldrh	r3, [r3, #8]
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d02e      	beq.n	800e308 <CircularQueue_Sense+0x126>
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	685a      	ldr	r2, [r3, #4]
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	68db      	ldr	r3, [r3, #12]
 800e2b2:	1ad3      	subs	r3, r2, r3
 800e2b4:	687a      	ldr	r2, [r7, #4]
 800e2b6:	8912      	ldrh	r2, [r2, #8]
 800e2b8:	4293      	cmp	r3, r2
 800e2ba:	d225      	bcs.n	800e308 <CircularQueue_Sense+0x126>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800e2bc:	2300      	movs	r3, #0
 800e2be:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	891b      	ldrh	r3, [r3, #8]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d11c      	bne.n	800e302 <CircularQueue_Sense+0x120>
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	681a      	ldr	r2, [r3, #0]
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	4413      	add	r3, r2
 800e2d0:	781b      	ldrb	r3, [r3, #0]
 800e2d2:	4618      	mov	r0, r3
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	681a      	ldr	r2, [r3, #0]
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	1c59      	adds	r1, r3, #1
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	685b      	ldr	r3, [r3, #4]
 800e2e0:	4299      	cmp	r1, r3
 800e2e2:	d305      	bcc.n	800e2f0 <CircularQueue_Sense+0x10e>
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	685b      	ldr	r3, [r3, #4]
 800e2e8:	68f9      	ldr	r1, [r7, #12]
 800e2ea:	1acb      	subs	r3, r1, r3
 800e2ec:	3301      	adds	r3, #1
 800e2ee:	e001      	b.n	800e2f4 <CircularQueue_Sense+0x112>
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	3301      	adds	r3, #1
 800e2f4:	4413      	add	r3, r2
 800e2f6:	781b      	ldrb	r3, [r3, #0]
 800e2f8:	021b      	lsls	r3, r3, #8
 800e2fa:	b29b      	uxth	r3, r3
 800e2fc:	4403      	add	r3, r0
 800e2fe:	b29b      	uxth	r3, r3
 800e300:	e001      	b.n	800e306 <CircularQueue_Sense+0x124>
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	891b      	ldrh	r3, [r3, #8]
 800e306:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	681a      	ldr	r2, [r3, #0]
 800e30c:	7af9      	ldrb	r1, [r7, #11]
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	4419      	add	r1, r3
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	685b      	ldr	r3, [r3, #4]
 800e316:	4299      	cmp	r1, r3
 800e318:	d306      	bcc.n	800e328 <CircularQueue_Sense+0x146>
 800e31a:	7af9      	ldrb	r1, [r7, #11]
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	4419      	add	r1, r3
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	685b      	ldr	r3, [r3, #4]
 800e324:	1acb      	subs	r3, r1, r3
 800e326:	e002      	b.n	800e32e <CircularQueue_Sense+0x14c>
 800e328:	7af9      	ldrb	r1, [r7, #11]
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	440b      	add	r3, r1
 800e32e:	4413      	add	r3, r2
 800e330:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800e332:	683b      	ldr	r3, [r7, #0]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d002      	beq.n	800e33e <CircularQueue_Sense+0x15c>
  {
    *elementSize = eltSize;
 800e338:	683b      	ldr	r3, [r7, #0]
 800e33a:	8a7a      	ldrh	r2, [r7, #18]
 800e33c:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800e33e:	697b      	ldr	r3, [r7, #20]
}
 800e340:	4618      	mov	r0, r3
 800e342:	371c      	adds	r7, #28
 800e344:	46bd      	mov	sp, r7
 800e346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e34a:	4770      	bx	lr

0800e34c <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800e34c:	b480      	push	{r7}
 800e34e:	af00      	add	r7, sp, #0
  return;
 800e350:	bf00      	nop
}
 800e352:	46bd      	mov	sp, r7
 800e354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e358:	4770      	bx	lr

0800e35a <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800e35a:	b480      	push	{r7}
 800e35c:	af00      	add	r7, sp, #0
  return;
 800e35e:	bf00      	nop
}
 800e360:	46bd      	mov	sp, r7
 800e362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e366:	4770      	bx	lr

0800e368 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800e368:	b480      	push	{r7}
 800e36a:	af00      	add	r7, sp, #0
  return;
 800e36c:	bf00      	nop
}
 800e36e:	46bd      	mov	sp, r7
 800e370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e374:	4770      	bx	lr

0800e376 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800e376:	b480      	push	{r7}
 800e378:	af00      	add	r7, sp, #0
  return;
 800e37a:	bf00      	nop
}
 800e37c:	46bd      	mov	sp, r7
 800e37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e382:	4770      	bx	lr

0800e384 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800e384:	b480      	push	{r7}
 800e386:	af00      	add	r7, sp, #0
  return;
 800e388:	bf00      	nop
}
 800e38a:	46bd      	mov	sp, r7
 800e38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e390:	4770      	bx	lr

0800e392 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800e392:	b480      	push	{r7}
 800e394:	af00      	add	r7, sp, #0
  return;
 800e396:	bf00      	nop
}
 800e398:	46bd      	mov	sp, r7
 800e39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e39e:	4770      	bx	lr

0800e3a0 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800e3a0:	b480      	push	{r7}
 800e3a2:	af00      	add	r7, sp, #0
  return;
 800e3a4:	bf00      	nop
}
 800e3a6:	46bd      	mov	sp, r7
 800e3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ac:	4770      	bx	lr

0800e3ae <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800e3ae:	b480      	push	{r7}
 800e3b0:	af00      	add	r7, sp, #0
  return;
 800e3b2:	bf00      	nop
}
 800e3b4:	46bd      	mov	sp, r7
 800e3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ba:	4770      	bx	lr

0800e3bc <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800e3bc:	b480      	push	{r7}
 800e3be:	af00      	add	r7, sp, #0
  return;
 800e3c0:	bf00      	nop
}
 800e3c2:	46bd      	mov	sp, r7
 800e3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3c8:	4770      	bx	lr

0800e3ca <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800e3ca:	b480      	push	{r7}
 800e3cc:	af00      	add	r7, sp, #0
  return;
 800e3ce:	bf00      	nop
}
 800e3d0:	46bd      	mov	sp, r7
 800e3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d6:	4770      	bx	lr

0800e3d8 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800e3d8:	b480      	push	{r7}
 800e3da:	af00      	add	r7, sp, #0
  return;
 800e3dc:	bf00      	nop
}
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e4:	4770      	bx	lr

0800e3e6 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800e3e6:	b480      	push	{r7}
 800e3e8:	af00      	add	r7, sp, #0
  return;
 800e3ea:	bf00      	nop
}
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f2:	4770      	bx	lr

0800e3f4 <ZDD_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
__WEAK void ZDD_STM_Init( void )
{
 800e3f4:	b480      	push	{r7}
 800e3f6:	af00      	add	r7, sp, #0
  return;
 800e3f8:	bf00      	nop
}
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e400:	4770      	bx	lr

0800e402 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800e402:	b480      	push	{r7}
 800e404:	af00      	add	r7, sp, #0
  return;
 800e406:	bf00      	nop
}
 800e408:	46bd      	mov	sp, r7
 800e40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e40e:	4770      	bx	lr

0800e410 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800e410:	b480      	push	{r7}
 800e412:	af00      	add	r7, sp, #0
  return;
 800e414:	bf00      	nop
}
 800e416:	46bd      	mov	sp, r7
 800e418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41c:	4770      	bx	lr

0800e41e <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800e41e:	b480      	push	{r7}
 800e420:	af00      	add	r7, sp, #0
  return;
 800e422:	bf00      	nop
}
 800e424:	46bd      	mov	sp, r7
 800e426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e42a:	4770      	bx	lr

0800e42c <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 800e42c:	b480      	push	{r7}
 800e42e:	af00      	add	r7, sp, #0
  return;
 800e430:	bf00      	nop
}
 800e432:	46bd      	mov	sp, r7
 800e434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e438:	4770      	bx	lr
	...

0800e43c <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800e440:	4b04      	ldr	r3, [pc, #16]	@ (800e454 <SVCCTL_Init+0x18>)
 800e442:	2200      	movs	r2, #0
 800e444:	711a      	strb	r2, [r3, #4]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800e446:	4b04      	ldr	r3, [pc, #16]	@ (800e458 <SVCCTL_Init+0x1c>)
 800e448:	2200      	movs	r2, #0
 800e44a:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800e44c:	f000 f806 	bl	800e45c <SVCCTL_SvcInit>

  return;
 800e450:	bf00      	nop
}
 800e452:	bd80      	pop	{r7, pc}
 800e454:	20000234 	.word	0x20000234
 800e458:	2000023c 	.word	0x2000023c

0800e45c <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800e45c:	b580      	push	{r7, lr}
 800e45e:	af00      	add	r7, sp, #0
  BAS_Init();
 800e460:	f7ff ff74 	bl	800e34c <BAS_Init>

  BLS_Init();
 800e464:	f7ff ff79 	bl	800e35a <BLS_Init>

  CRS_STM_Init();
 800e468:	f7ff ff7e 	bl	800e368 <CRS_STM_Init>

  DIS_Init();
 800e46c:	f7ff ff83 	bl	800e376 <DIS_Init>

  EDS_STM_Init();
 800e470:	f7ff ff88 	bl	800e384 <EDS_STM_Init>

  HIDS_Init();
 800e474:	f7ff ff8d 	bl	800e392 <HIDS_Init>

  HRS_Init();
 800e478:	f7ff ff92 	bl	800e3a0 <HRS_Init>

  HTS_Init();
 800e47c:	f7ff ff97 	bl	800e3ae <HTS_Init>

  IAS_Init();
 800e480:	f7ff ff9c 	bl	800e3bc <IAS_Init>

  LLS_Init();
 800e484:	f7ff ffa1 	bl	800e3ca <LLS_Init>

  TPS_Init();
 800e488:	f7ff ffa6 	bl	800e3d8 <TPS_Init>

  MOTENV_STM_Init();
 800e48c:	f7ff ffab 	bl	800e3e6 <MOTENV_STM_Init>

  P2PS_STM_Init();
 800e490:	f7fe ffb6 	bl	800d400 <P2PS_STM_Init>

  ZDD_STM_Init();
 800e494:	f7ff ffae 	bl	800e3f4 <ZDD_STM_Init>

  OTAS_STM_Init();
 800e498:	f7ff ffb3 	bl	800e402 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800e49c:	f7ff ffbf 	bl	800e41e <BVOPUS_STM_Init>

  MESH_Init();
 800e4a0:	f7ff ffb6 	bl	800e410 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800e4a4:	f7ff ffc2 	bl	800e42c <SVCCTL_InitCustomSvc>
  
  return;
 800e4a8:	bf00      	nop
}
 800e4aa:	bd80      	pop	{r7, pc}

0800e4ac <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800e4ac:	b480      	push	{r7}
 800e4ae:	b083      	sub	sp, #12
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800e4b4:	4b09      	ldr	r3, [pc, #36]	@ (800e4dc <SVCCTL_RegisterSvcHandler+0x30>)
 800e4b6:	791b      	ldrb	r3, [r3, #4]
 800e4b8:	4619      	mov	r1, r3
 800e4ba:	4a08      	ldr	r2, [pc, #32]	@ (800e4dc <SVCCTL_RegisterSvcHandler+0x30>)
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800e4c2:	4b06      	ldr	r3, [pc, #24]	@ (800e4dc <SVCCTL_RegisterSvcHandler+0x30>)
 800e4c4:	791b      	ldrb	r3, [r3, #4]
 800e4c6:	3301      	adds	r3, #1
 800e4c8:	b2da      	uxtb	r2, r3
 800e4ca:	4b04      	ldr	r3, [pc, #16]	@ (800e4dc <SVCCTL_RegisterSvcHandler+0x30>)
 800e4cc:	711a      	strb	r2, [r3, #4]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800e4ce:	bf00      	nop
}
 800e4d0:	370c      	adds	r7, #12
 800e4d2:	46bd      	mov	sp, r7
 800e4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4d8:	4770      	bx	lr
 800e4da:	bf00      	nop
 800e4dc:	20000234 	.word	0x20000234

0800e4e0 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b086      	sub	sp, #24
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	3301      	adds	r3, #1
 800e4ec:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800e4f2:	693b      	ldr	r3, [r7, #16]
 800e4f4:	781b      	ldrb	r3, [r3, #0]
 800e4f6:	2bff      	cmp	r3, #255	@ 0xff
 800e4f8:	d125      	bne.n	800e546 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800e4fa:	693b      	ldr	r3, [r7, #16]
 800e4fc:	3302      	adds	r3, #2
 800e4fe:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	881b      	ldrh	r3, [r3, #0]
 800e504:	b29b      	uxth	r3, r3
 800e506:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e50a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e50e:	d118      	bne.n	800e542 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800e510:	2300      	movs	r3, #0
 800e512:	757b      	strb	r3, [r7, #21]
 800e514:	e00d      	b.n	800e532 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800e516:	7d7b      	ldrb	r3, [r7, #21]
 800e518:	4a1a      	ldr	r2, [pc, #104]	@ (800e584 <SVCCTL_UserEvtRx+0xa4>)
 800e51a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e51e:	6878      	ldr	r0, [r7, #4]
 800e520:	4798      	blx	r3
 800e522:	4603      	mov	r3, r0
 800e524:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800e526:	7dfb      	ldrb	r3, [r7, #23]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d108      	bne.n	800e53e <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800e52c:	7d7b      	ldrb	r3, [r7, #21]
 800e52e:	3301      	adds	r3, #1
 800e530:	757b      	strb	r3, [r7, #21]
 800e532:	4b14      	ldr	r3, [pc, #80]	@ (800e584 <SVCCTL_UserEvtRx+0xa4>)
 800e534:	791b      	ldrb	r3, [r3, #4]
 800e536:	7d7a      	ldrb	r2, [r7, #21]
 800e538:	429a      	cmp	r2, r3
 800e53a:	d3ec      	bcc.n	800e516 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800e53c:	e002      	b.n	800e544 <SVCCTL_UserEvtRx+0x64>
              break;
 800e53e:	bf00      	nop
          break;
 800e540:	e000      	b.n	800e544 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800e542:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800e544:	e000      	b.n	800e548 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800e546:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800e548:	7dfb      	ldrb	r3, [r7, #23]
 800e54a:	2b02      	cmp	r3, #2
 800e54c:	d00f      	beq.n	800e56e <SVCCTL_UserEvtRx+0x8e>
 800e54e:	2b02      	cmp	r3, #2
 800e550:	dc10      	bgt.n	800e574 <SVCCTL_UserEvtRx+0x94>
 800e552:	2b00      	cmp	r3, #0
 800e554:	d002      	beq.n	800e55c <SVCCTL_UserEvtRx+0x7c>
 800e556:	2b01      	cmp	r3, #1
 800e558:	d006      	beq.n	800e568 <SVCCTL_UserEvtRx+0x88>
 800e55a:	e00b      	b.n	800e574 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800e55c:	6878      	ldr	r0, [r7, #4]
 800e55e:	f7f5 fdcd 	bl	80040fc <SVCCTL_App_Notification>
 800e562:	4603      	mov	r3, r0
 800e564:	75bb      	strb	r3, [r7, #22]
      break;
 800e566:	e008      	b.n	800e57a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800e568:	2301      	movs	r3, #1
 800e56a:	75bb      	strb	r3, [r7, #22]
      break;
 800e56c:	e005      	b.n	800e57a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800e56e:	2300      	movs	r3, #0
 800e570:	75bb      	strb	r3, [r7, #22]
      break;
 800e572:	e002      	b.n	800e57a <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800e574:	2301      	movs	r3, #1
 800e576:	75bb      	strb	r3, [r7, #22]
      break;
 800e578:	bf00      	nop
  }

  return (return_status);
 800e57a:	7dbb      	ldrb	r3, [r7, #22]
}
 800e57c:	4618      	mov	r0, r3
 800e57e:	3718      	adds	r7, #24
 800e580:	46bd      	mov	sp, r7
 800e582:	bd80      	pop	{r7, pc}
 800e584:	20000234 	.word	0x20000234

0800e588 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800e58c:	f7f6 fec6 	bl	800531c <HW_IPCC_Enable>

  return;
 800e590:	bf00      	nop
}
 800e592:	bd80      	pop	{r7, pc}

0800e594 <TL_Init>:


void TL_Init( void )
{
 800e594:	b580      	push	{r7, lr}
 800e596:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800e598:	4b10      	ldr	r3, [pc, #64]	@ (800e5dc <TL_Init+0x48>)
 800e59a:	4a11      	ldr	r2, [pc, #68]	@ (800e5e0 <TL_Init+0x4c>)
 800e59c:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800e59e:	4b0f      	ldr	r3, [pc, #60]	@ (800e5dc <TL_Init+0x48>)
 800e5a0:	4a10      	ldr	r2, [pc, #64]	@ (800e5e4 <TL_Init+0x50>)
 800e5a2:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800e5a4:	4b0d      	ldr	r3, [pc, #52]	@ (800e5dc <TL_Init+0x48>)
 800e5a6:	4a10      	ldr	r2, [pc, #64]	@ (800e5e8 <TL_Init+0x54>)
 800e5a8:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800e5aa:	4b0c      	ldr	r3, [pc, #48]	@ (800e5dc <TL_Init+0x48>)
 800e5ac:	4a0f      	ldr	r2, [pc, #60]	@ (800e5ec <TL_Init+0x58>)
 800e5ae:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800e5b0:	4b0a      	ldr	r3, [pc, #40]	@ (800e5dc <TL_Init+0x48>)
 800e5b2:	4a0f      	ldr	r2, [pc, #60]	@ (800e5f0 <TL_Init+0x5c>)
 800e5b4:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800e5b6:	4b09      	ldr	r3, [pc, #36]	@ (800e5dc <TL_Init+0x48>)
 800e5b8:	4a0e      	ldr	r2, [pc, #56]	@ (800e5f4 <TL_Init+0x60>)
 800e5ba:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800e5bc:	4b07      	ldr	r3, [pc, #28]	@ (800e5dc <TL_Init+0x48>)
 800e5be:	4a0e      	ldr	r2, [pc, #56]	@ (800e5f8 <TL_Init+0x64>)
 800e5c0:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800e5c2:	4b06      	ldr	r3, [pc, #24]	@ (800e5dc <TL_Init+0x48>)
 800e5c4:	4a0d      	ldr	r2, [pc, #52]	@ (800e5fc <TL_Init+0x68>)
 800e5c6:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800e5c8:	4b04      	ldr	r3, [pc, #16]	@ (800e5dc <TL_Init+0x48>)
 800e5ca:	4a0d      	ldr	r2, [pc, #52]	@ (800e600 <TL_Init+0x6c>)
 800e5cc:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800e5ce:	4b03      	ldr	r3, [pc, #12]	@ (800e5dc <TL_Init+0x48>)
 800e5d0:	4a0c      	ldr	r2, [pc, #48]	@ (800e604 <TL_Init+0x70>)
 800e5d2:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800e5d4:	f7f6 feb6 	bl	8005344 <HW_IPCC_Init>

  return;
 800e5d8:	bf00      	nop
}
 800e5da:	bd80      	pop	{r7, pc}
 800e5dc:	20030000 	.word	0x20030000
 800e5e0:	20030134 	.word	0x20030134
 800e5e4:	20030154 	.word	0x20030154
 800e5e8:	20030164 	.word	0x20030164
 800e5ec:	20030174 	.word	0x20030174
 800e5f0:	2003017c 	.word	0x2003017c
 800e5f4:	20030184 	.word	0x20030184
 800e5f8:	2003018c 	.word	0x2003018c
 800e5fc:	200301a8 	.word	0x200301a8
 800e600:	200301ac 	.word	0x200301ac
 800e604:	200301b8 	.word	0x200301b8

0800e608 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800e608:	b580      	push	{r7, lr}
 800e60a:	b084      	sub	sp, #16
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800e614:	4811      	ldr	r0, [pc, #68]	@ (800e65c <TL_BLE_Init+0x54>)
 800e616:	f7ff f9df 	bl	800d9d8 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800e61a:	4b11      	ldr	r3, [pc, #68]	@ (800e660 <TL_BLE_Init+0x58>)
 800e61c:	685b      	ldr	r3, [r3, #4]
 800e61e:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800e620:	68fb      	ldr	r3, [r7, #12]
 800e622:	689a      	ldr	r2, [r3, #8]
 800e624:	68bb      	ldr	r3, [r7, #8]
 800e626:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	68da      	ldr	r2, [r3, #12]
 800e62c:	68bb      	ldr	r3, [r7, #8]
 800e62e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800e630:	68bb      	ldr	r3, [r7, #8]
 800e632:	4a0c      	ldr	r2, [pc, #48]	@ (800e664 <TL_BLE_Init+0x5c>)
 800e634:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800e636:	68bb      	ldr	r3, [r7, #8]
 800e638:	4a08      	ldr	r2, [pc, #32]	@ (800e65c <TL_BLE_Init+0x54>)
 800e63a:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800e63c:	f7f6 fe98 	bl	8005370 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	4a08      	ldr	r2, [pc, #32]	@ (800e668 <TL_BLE_Init+0x60>)
 800e646:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	685b      	ldr	r3, [r3, #4]
 800e64c:	4a07      	ldr	r2, [pc, #28]	@ (800e66c <TL_BLE_Init+0x64>)
 800e64e:	6013      	str	r3, [r2, #0]

  return 0;
 800e650:	2300      	movs	r3, #0
}
 800e652:	4618      	mov	r0, r3
 800e654:	3710      	adds	r7, #16
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}
 800e65a:	bf00      	nop
 800e65c:	200301d4 	.word	0x200301d4
 800e660:	20030000 	.word	0x20030000
 800e664:	20030a58 	.word	0x20030a58
 800e668:	200018b0 	.word	0x200018b0
 800e66c:	200018b4 	.word	0x200018b4

0800e670 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800e670:	b580      	push	{r7, lr}
 800e672:	b082      	sub	sp, #8
 800e674:	af00      	add	r7, sp, #0
 800e676:	6078      	str	r0, [r7, #4]
 800e678:	460b      	mov	r3, r1
 800e67a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800e67c:	4b09      	ldr	r3, [pc, #36]	@ (800e6a4 <TL_BLE_SendCmd+0x34>)
 800e67e:	685b      	ldr	r3, [r3, #4]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	2201      	movs	r2, #1
 800e684:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800e686:	4b07      	ldr	r3, [pc, #28]	@ (800e6a4 <TL_BLE_SendCmd+0x34>)
 800e688:	685b      	ldr	r3, [r3, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	4619      	mov	r1, r3
 800e68e:	2001      	movs	r0, #1
 800e690:	f000 f96c 	bl	800e96c <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800e694:	f7f6 fe86 	bl	80053a4 <HW_IPCC_BLE_SendCmd>

  return 0;
 800e698:	2300      	movs	r3, #0
}
 800e69a:	4618      	mov	r0, r3
 800e69c:	3708      	adds	r7, #8
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	bd80      	pop	{r7, pc}
 800e6a2:	bf00      	nop
 800e6a4:	20030000 	.word	0x20030000

0800e6a8 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800e6a8:	b580      	push	{r7, lr}
 800e6aa:	b082      	sub	sp, #8
 800e6ac:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800e6ae:	e01c      	b.n	800e6ea <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800e6b0:	1d3b      	adds	r3, r7, #4
 800e6b2:	4619      	mov	r1, r3
 800e6b4:	4812      	ldr	r0, [pc, #72]	@ (800e700 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800e6b6:	f7ff fa2e 	bl	800db16 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800e6ba:	687b      	ldr	r3, [r7, #4]
 800e6bc:	7a5b      	ldrb	r3, [r3, #9]
 800e6be:	2b0f      	cmp	r3, #15
 800e6c0:	d003      	beq.n	800e6ca <HW_IPCC_BLE_RxEvtNot+0x22>
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	7a5b      	ldrb	r3, [r3, #9]
 800e6c6:	2b0e      	cmp	r3, #14
 800e6c8:	d105      	bne.n	800e6d6 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	4619      	mov	r1, r3
 800e6ce:	2002      	movs	r0, #2
 800e6d0:	f000 f94c 	bl	800e96c <OutputDbgTrace>
 800e6d4:	e004      	b.n	800e6e0 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	4619      	mov	r1, r3
 800e6da:	2003      	movs	r0, #3
 800e6dc:	f000 f946 	bl	800e96c <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800e6e0:	4b08      	ldr	r3, [pc, #32]	@ (800e704 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	687a      	ldr	r2, [r7, #4]
 800e6e6:	4610      	mov	r0, r2
 800e6e8:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800e6ea:	4805      	ldr	r0, [pc, #20]	@ (800e700 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800e6ec:	f7ff f984 	bl	800d9f8 <LST_is_empty>
 800e6f0:	4603      	mov	r3, r0
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d0dc      	beq.n	800e6b0 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800e6f6:	bf00      	nop
}
 800e6f8:	3708      	adds	r7, #8
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	bd80      	pop	{r7, pc}
 800e6fe:	bf00      	nop
 800e700:	200301d4 	.word	0x200301d4
 800e704:	200018b0 	.word	0x200018b0

0800e708 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800e70c:	4b02      	ldr	r3, [pc, #8]	@ (800e718 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	4798      	blx	r3

  return;
 800e712:	bf00      	nop
}
 800e714:	bd80      	pop	{r7, pc}
 800e716:	bf00      	nop
 800e718:	200018b4 	.word	0x200018b4

0800e71c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800e71c:	b580      	push	{r7, lr}
 800e71e:	b084      	sub	sp, #16
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800e728:	480d      	ldr	r0, [pc, #52]	@ (800e760 <TL_SYS_Init+0x44>)
 800e72a:	f7ff f955 	bl	800d9d8 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800e72e:	4b0d      	ldr	r3, [pc, #52]	@ (800e764 <TL_SYS_Init+0x48>)
 800e730:	68db      	ldr	r3, [r3, #12]
 800e732:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	689a      	ldr	r2, [r3, #8]
 800e738:	68bb      	ldr	r3, [r7, #8]
 800e73a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800e73c:	68bb      	ldr	r3, [r7, #8]
 800e73e:	4a08      	ldr	r2, [pc, #32]	@ (800e760 <TL_SYS_Init+0x44>)
 800e740:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800e742:	f7f6 fe61 	bl	8005408 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	4a07      	ldr	r2, [pc, #28]	@ (800e768 <TL_SYS_Init+0x4c>)
 800e74c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	685b      	ldr	r3, [r3, #4]
 800e752:	4a06      	ldr	r2, [pc, #24]	@ (800e76c <TL_SYS_Init+0x50>)
 800e754:	6013      	str	r3, [r2, #0]

  return 0;
 800e756:	2300      	movs	r3, #0
}
 800e758:	4618      	mov	r0, r3
 800e75a:	3710      	adds	r7, #16
 800e75c:	46bd      	mov	sp, r7
 800e75e:	bd80      	pop	{r7, pc}
 800e760:	200301dc 	.word	0x200301dc
 800e764:	20030000 	.word	0x20030000
 800e768:	200018b8 	.word	0x200018b8
 800e76c:	200018bc 	.word	0x200018bc

0800e770 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800e770:	b580      	push	{r7, lr}
 800e772:	b082      	sub	sp, #8
 800e774:	af00      	add	r7, sp, #0
 800e776:	6078      	str	r0, [r7, #4]
 800e778:	460b      	mov	r3, r1
 800e77a:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800e77c:	4b09      	ldr	r3, [pc, #36]	@ (800e7a4 <TL_SYS_SendCmd+0x34>)
 800e77e:	68db      	ldr	r3, [r3, #12]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	2210      	movs	r2, #16
 800e784:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800e786:	4b07      	ldr	r3, [pc, #28]	@ (800e7a4 <TL_SYS_SendCmd+0x34>)
 800e788:	68db      	ldr	r3, [r3, #12]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	4619      	mov	r1, r3
 800e78e:	2004      	movs	r0, #4
 800e790:	f000 f8ec 	bl	800e96c <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800e794:	f7f6 fe52 	bl	800543c <HW_IPCC_SYS_SendCmd>

  return 0;
 800e798:	2300      	movs	r3, #0
}
 800e79a:	4618      	mov	r0, r3
 800e79c:	3708      	adds	r7, #8
 800e79e:	46bd      	mov	sp, r7
 800e7a0:	bd80      	pop	{r7, pc}
 800e7a2:	bf00      	nop
 800e7a4:	20030000 	.word	0x20030000

0800e7a8 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800e7ac:	4b07      	ldr	r3, [pc, #28]	@ (800e7cc <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800e7ae:	68db      	ldr	r3, [r3, #12]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	4619      	mov	r1, r3
 800e7b4:	2005      	movs	r0, #5
 800e7b6:	f000 f8d9 	bl	800e96c <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800e7ba:	4b05      	ldr	r3, [pc, #20]	@ (800e7d0 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	4a03      	ldr	r2, [pc, #12]	@ (800e7cc <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800e7c0:	68d2      	ldr	r2, [r2, #12]
 800e7c2:	6812      	ldr	r2, [r2, #0]
 800e7c4:	4610      	mov	r0, r2
 800e7c6:	4798      	blx	r3

  return;
 800e7c8:	bf00      	nop
}
 800e7ca:	bd80      	pop	{r7, pc}
 800e7cc:	20030000 	.word	0x20030000
 800e7d0:	200018b8 	.word	0x200018b8

0800e7d4 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b082      	sub	sp, #8
 800e7d8:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800e7da:	e00e      	b.n	800e7fa <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800e7dc:	1d3b      	adds	r3, r7, #4
 800e7de:	4619      	mov	r1, r3
 800e7e0:	480b      	ldr	r0, [pc, #44]	@ (800e810 <HW_IPCC_SYS_EvtNot+0x3c>)
 800e7e2:	f7ff f998 	bl	800db16 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	4619      	mov	r1, r3
 800e7ea:	2006      	movs	r0, #6
 800e7ec:	f000 f8be 	bl	800e96c <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800e7f0:	4b08      	ldr	r3, [pc, #32]	@ (800e814 <HW_IPCC_SYS_EvtNot+0x40>)
 800e7f2:	681b      	ldr	r3, [r3, #0]
 800e7f4:	687a      	ldr	r2, [r7, #4]
 800e7f6:	4610      	mov	r0, r2
 800e7f8:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800e7fa:	4805      	ldr	r0, [pc, #20]	@ (800e810 <HW_IPCC_SYS_EvtNot+0x3c>)
 800e7fc:	f7ff f8fc 	bl	800d9f8 <LST_is_empty>
 800e800:	4603      	mov	r3, r0
 800e802:	2b00      	cmp	r3, #0
 800e804:	d0ea      	beq.n	800e7dc <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800e806:	bf00      	nop
}
 800e808:	3708      	adds	r7, #8
 800e80a:	46bd      	mov	sp, r7
 800e80c:	bd80      	pop	{r7, pc}
 800e80e:	bf00      	nop
 800e810:	200301dc 	.word	0x200301dc
 800e814:	200018bc 	.word	0x200018bc

0800e818 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800e818:	b580      	push	{r7, lr}
 800e81a:	b082      	sub	sp, #8
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800e820:	4817      	ldr	r0, [pc, #92]	@ (800e880 <TL_MM_Init+0x68>)
 800e822:	f7ff f8d9 	bl	800d9d8 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800e826:	4817      	ldr	r0, [pc, #92]	@ (800e884 <TL_MM_Init+0x6c>)
 800e828:	f7ff f8d6 	bl	800d9d8 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800e82c:	4b16      	ldr	r3, [pc, #88]	@ (800e888 <TL_MM_Init+0x70>)
 800e82e:	691b      	ldr	r3, [r3, #16]
 800e830:	4a16      	ldr	r2, [pc, #88]	@ (800e88c <TL_MM_Init+0x74>)
 800e832:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800e834:	4b15      	ldr	r3, [pc, #84]	@ (800e88c <TL_MM_Init+0x74>)
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	687a      	ldr	r2, [r7, #4]
 800e83a:	6892      	ldr	r2, [r2, #8]
 800e83c:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800e83e:	4b13      	ldr	r3, [pc, #76]	@ (800e88c <TL_MM_Init+0x74>)
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	687a      	ldr	r2, [r7, #4]
 800e844:	68d2      	ldr	r2, [r2, #12]
 800e846:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800e848:	4b10      	ldr	r3, [pc, #64]	@ (800e88c <TL_MM_Init+0x74>)
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	4a0c      	ldr	r2, [pc, #48]	@ (800e880 <TL_MM_Init+0x68>)
 800e84e:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800e850:	4b0e      	ldr	r3, [pc, #56]	@ (800e88c <TL_MM_Init+0x74>)
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	687a      	ldr	r2, [r7, #4]
 800e856:	6812      	ldr	r2, [r2, #0]
 800e858:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800e85a:	4b0c      	ldr	r3, [pc, #48]	@ (800e88c <TL_MM_Init+0x74>)
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	687a      	ldr	r2, [r7, #4]
 800e860:	6852      	ldr	r2, [r2, #4]
 800e862:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800e864:	4b09      	ldr	r3, [pc, #36]	@ (800e88c <TL_MM_Init+0x74>)
 800e866:	681b      	ldr	r3, [r3, #0]
 800e868:	687a      	ldr	r2, [r7, #4]
 800e86a:	6912      	ldr	r2, [r2, #16]
 800e86c:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800e86e:	4b07      	ldr	r3, [pc, #28]	@ (800e88c <TL_MM_Init+0x74>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	687a      	ldr	r2, [r7, #4]
 800e874:	6952      	ldr	r2, [r2, #20]
 800e876:	619a      	str	r2, [r3, #24]

  return;
 800e878:	bf00      	nop
}
 800e87a:	3708      	adds	r7, #8
 800e87c:	46bd      	mov	sp, r7
 800e87e:	bd80      	pop	{r7, pc}
 800e880:	200301c4 	.word	0x200301c4
 800e884:	200018a8 	.word	0x200018a8
 800e888:	20030000 	.word	0x20030000
 800e88c:	200018c0 	.word	0x200018c0

0800e890 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800e890:	b580      	push	{r7, lr}
 800e892:	b082      	sub	sp, #8
 800e894:	af00      	add	r7, sp, #0
 800e896:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800e898:	6879      	ldr	r1, [r7, #4]
 800e89a:	4807      	ldr	r0, [pc, #28]	@ (800e8b8 <TL_MM_EvtDone+0x28>)
 800e89c:	f7ff f8f4 	bl	800da88 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800e8a0:	6879      	ldr	r1, [r7, #4]
 800e8a2:	2000      	movs	r0, #0
 800e8a4:	f000 f862 	bl	800e96c <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800e8a8:	4804      	ldr	r0, [pc, #16]	@ (800e8bc <TL_MM_EvtDone+0x2c>)
 800e8aa:	f7f6 fe0d 	bl	80054c8 <HW_IPCC_MM_SendFreeBuf>

  return;
 800e8ae:	bf00      	nop
}
 800e8b0:	3708      	adds	r7, #8
 800e8b2:	46bd      	mov	sp, r7
 800e8b4:	bd80      	pop	{r7, pc}
 800e8b6:	bf00      	nop
 800e8b8:	200018a8 	.word	0x200018a8
 800e8bc:	0800e8c1 	.word	0x0800e8c1

0800e8c0 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b082      	sub	sp, #8
 800e8c4:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800e8c6:	e00c      	b.n	800e8e2 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800e8c8:	1d3b      	adds	r3, r7, #4
 800e8ca:	4619      	mov	r1, r3
 800e8cc:	480a      	ldr	r0, [pc, #40]	@ (800e8f8 <SendFreeBuf+0x38>)
 800e8ce:	f7ff f922 	bl	800db16 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800e8d2:	4b0a      	ldr	r3, [pc, #40]	@ (800e8fc <SendFreeBuf+0x3c>)
 800e8d4:	691b      	ldr	r3, [r3, #16]
 800e8d6:	691b      	ldr	r3, [r3, #16]
 800e8d8:	687a      	ldr	r2, [r7, #4]
 800e8da:	4611      	mov	r1, r2
 800e8dc:	4618      	mov	r0, r3
 800e8de:	f7ff f8d3 	bl	800da88 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800e8e2:	4805      	ldr	r0, [pc, #20]	@ (800e8f8 <SendFreeBuf+0x38>)
 800e8e4:	f7ff f888 	bl	800d9f8 <LST_is_empty>
 800e8e8:	4603      	mov	r3, r0
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d0ec      	beq.n	800e8c8 <SendFreeBuf+0x8>
  }

  return;
 800e8ee:	bf00      	nop
}
 800e8f0:	3708      	adds	r7, #8
 800e8f2:	46bd      	mov	sp, r7
 800e8f4:	bd80      	pop	{r7, pc}
 800e8f6:	bf00      	nop
 800e8f8:	200018a8 	.word	0x200018a8
 800e8fc:	20030000 	.word	0x20030000

0800e900 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800e900:	b580      	push	{r7, lr}
 800e902:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800e904:	4805      	ldr	r0, [pc, #20]	@ (800e91c <TL_TRACES_Init+0x1c>)
 800e906:	f7ff f867 	bl	800d9d8 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800e90a:	4b05      	ldr	r3, [pc, #20]	@ (800e920 <TL_TRACES_Init+0x20>)
 800e90c:	695b      	ldr	r3, [r3, #20]
 800e90e:	4a03      	ldr	r2, [pc, #12]	@ (800e91c <TL_TRACES_Init+0x1c>)
 800e910:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800e912:	f7f6 fe2b 	bl	800556c <HW_IPCC_TRACES_Init>

  return;
 800e916:	bf00      	nop
}
 800e918:	bd80      	pop	{r7, pc}
 800e91a:	bf00      	nop
 800e91c:	200301cc 	.word	0x200301cc
 800e920:	20030000 	.word	0x20030000

0800e924 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800e924:	b580      	push	{r7, lr}
 800e926:	b082      	sub	sp, #8
 800e928:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800e92a:	e008      	b.n	800e93e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800e92c:	1d3b      	adds	r3, r7, #4
 800e92e:	4619      	mov	r1, r3
 800e930:	4808      	ldr	r0, [pc, #32]	@ (800e954 <HW_IPCC_TRACES_EvtNot+0x30>)
 800e932:	f7ff f8f0 	bl	800db16 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	4618      	mov	r0, r3
 800e93a:	f000 f80d 	bl	800e958 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800e93e:	4805      	ldr	r0, [pc, #20]	@ (800e954 <HW_IPCC_TRACES_EvtNot+0x30>)
 800e940:	f7ff f85a 	bl	800d9f8 <LST_is_empty>
 800e944:	4603      	mov	r3, r0
 800e946:	2b00      	cmp	r3, #0
 800e948:	d0f0      	beq.n	800e92c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800e94a:	bf00      	nop
}
 800e94c:	3708      	adds	r7, #8
 800e94e:	46bd      	mov	sp, r7
 800e950:	bd80      	pop	{r7, pc}
 800e952:	bf00      	nop
 800e954:	200301cc 	.word	0x200301cc

0800e958 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800e958:	b480      	push	{r7}
 800e95a:	b083      	sub	sp, #12
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800e960:	bf00      	nop
 800e962:	370c      	adds	r7, #12
 800e964:	46bd      	mov	sp, r7
 800e966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e96a:	4770      	bx	lr

0800e96c <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800e96c:	b480      	push	{r7}
 800e96e:	b087      	sub	sp, #28
 800e970:	af00      	add	r7, sp, #0
 800e972:	4603      	mov	r3, r0
 800e974:	6039      	str	r1, [r7, #0]
 800e976:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_EvtSerial_t *p_cmd_rsp_packet;

  switch(packet_type)
 800e978:	79fb      	ldrb	r3, [r7, #7]
 800e97a:	2b06      	cmp	r3, #6
 800e97c:	d845      	bhi.n	800ea0a <OutputDbgTrace+0x9e>
 800e97e:	a201      	add	r2, pc, #4	@ (adr r2, 800e984 <OutputDbgTrace+0x18>)
 800e980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e984:	0800e9a1 	.word	0x0800e9a1
 800e988:	0800e9c5 	.word	0x0800e9c5
 800e98c:	0800e9cb 	.word	0x0800e9cb
 800e990:	0800e9df 	.word	0x0800e9df
 800e994:	0800e9eb 	.word	0x0800e9eb
 800e998:	0800e9f1 	.word	0x0800e9f1
 800e99c:	0800e9ff 	.word	0x0800e9ff
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e9a0:	683b      	ldr	r3, [r7, #0]
 800e9a2:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800e9a4:	697b      	ldr	r3, [r7, #20]
 800e9a6:	7a5b      	ldrb	r3, [r3, #9]
 800e9a8:	2bff      	cmp	r3, #255	@ 0xff
 800e9aa:	d005      	beq.n	800e9b8 <OutputDbgTrace+0x4c>
 800e9ac:	2bff      	cmp	r3, #255	@ 0xff
 800e9ae:	dc05      	bgt.n	800e9bc <OutputDbgTrace+0x50>
 800e9b0:	2b0e      	cmp	r3, #14
 800e9b2:	d005      	beq.n	800e9c0 <OutputDbgTrace+0x54>
 800e9b4:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800e9b6:	e001      	b.n	800e9bc <OutputDbgTrace+0x50>
          break;
 800e9b8:	bf00      	nop
 800e9ba:	e027      	b.n	800ea0c <OutputDbgTrace+0xa0>
          break;
 800e9bc:	bf00      	nop
 800e9be:	e025      	b.n	800ea0c <OutputDbgTrace+0xa0>
          break;
 800e9c0:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800e9c2:	e023      	b.n	800ea0c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	60fb      	str	r3, [r7, #12]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800e9c8:	e020      	b.n	800ea0c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e9ca:	683b      	ldr	r3, [r7, #0]
 800e9cc:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800e9ce:	697b      	ldr	r3, [r7, #20]
 800e9d0:	7a5b      	ldrb	r3, [r3, #9]
 800e9d2:	2b0e      	cmp	r3, #14
 800e9d4:	d001      	beq.n	800e9da <OutputDbgTrace+0x6e>
 800e9d6:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800e9d8:	e000      	b.n	800e9dc <OutputDbgTrace+0x70>
          break;
 800e9da:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800e9dc:	e016      	b.n	800ea0c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e9de:	683b      	ldr	r3, [r7, #0]
 800e9e0:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800e9e2:	697b      	ldr	r3, [r7, #20]
 800e9e4:	7a5b      	ldrb	r3, [r3, #9]
 800e9e6:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800e9e8:	e010      	b.n	800ea0c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800e9ea:	683b      	ldr	r3, [r7, #0]
 800e9ec:	60fb      	str	r3, [r7, #12]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800e9ee:	e00d      	b.n	800ea0c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	613b      	str	r3, [r7, #16]
      switch(p_cmd_rsp_packet->evt.evtcode)
 800e9f4:	693b      	ldr	r3, [r7, #16]
 800e9f6:	785b      	ldrb	r3, [r3, #1]
 800e9f8:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
          break;
 800e9fa:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
      break;
 800e9fc:	e006      	b.n	800ea0c <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800e9fe:	683b      	ldr	r3, [r7, #0]
 800ea00:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800ea02:	697b      	ldr	r3, [r7, #20]
 800ea04:	7a5b      	ldrb	r3, [r3, #9]
 800ea06:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800ea08:	e000      	b.n	800ea0c <OutputDbgTrace+0xa0>

    default:
      break;
 800ea0a:	bf00      	nop
  }

  return;
 800ea0c:	bf00      	nop
}
 800ea0e:	371c      	adds	r7, #28
 800ea10:	46bd      	mov	sp, r7
 800ea12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea16:	4770      	bx	lr

0800ea18 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800ea18:	b480      	push	{r7}
 800ea1a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800ea1c:	4b05      	ldr	r3, [pc, #20]	@ (800ea34 <UTIL_LPM_Init+0x1c>)
 800ea1e:	2200      	movs	r2, #0
 800ea20:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800ea22:	4b05      	ldr	r3, [pc, #20]	@ (800ea38 <UTIL_LPM_Init+0x20>)
 800ea24:	2200      	movs	r2, #0
 800ea26:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800ea28:	bf00      	nop
 800ea2a:	46bd      	mov	sp, r7
 800ea2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea30:	4770      	bx	lr
 800ea32:	bf00      	nop
 800ea34:	200018c4 	.word	0x200018c4
 800ea38:	200018c8 	.word	0x200018c8

0800ea3c <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800ea3c:	b480      	push	{r7}
 800ea3e:	b087      	sub	sp, #28
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	6078      	str	r0, [r7, #4]
 800ea44:	460b      	mov	r3, r1
 800ea46:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ea48:	f3ef 8310 	mrs	r3, PRIMASK
 800ea4c:	613b      	str	r3, [r7, #16]
  return(result);
 800ea4e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800ea50:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ea52:	b672      	cpsid	i
}
 800ea54:	bf00      	nop
  
  switch(state)
 800ea56:	78fb      	ldrb	r3, [r7, #3]
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d008      	beq.n	800ea6e <UTIL_LPM_SetOffMode+0x32>
 800ea5c:	2b01      	cmp	r3, #1
 800ea5e:	d10e      	bne.n	800ea7e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800ea60:	4b0d      	ldr	r3, [pc, #52]	@ (800ea98 <UTIL_LPM_SetOffMode+0x5c>)
 800ea62:	681a      	ldr	r2, [r3, #0]
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	4313      	orrs	r3, r2
 800ea68:	4a0b      	ldr	r2, [pc, #44]	@ (800ea98 <UTIL_LPM_SetOffMode+0x5c>)
 800ea6a:	6013      	str	r3, [r2, #0]
      break;
 800ea6c:	e008      	b.n	800ea80 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	43da      	mvns	r2, r3
 800ea72:	4b09      	ldr	r3, [pc, #36]	@ (800ea98 <UTIL_LPM_SetOffMode+0x5c>)
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	4013      	ands	r3, r2
 800ea78:	4a07      	ldr	r2, [pc, #28]	@ (800ea98 <UTIL_LPM_SetOffMode+0x5c>)
 800ea7a:	6013      	str	r3, [r2, #0]
      break;
 800ea7c:	e000      	b.n	800ea80 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800ea7e:	bf00      	nop
 800ea80:	697b      	ldr	r3, [r7, #20]
 800ea82:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	f383 8810 	msr	PRIMASK, r3
}
 800ea8a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800ea8c:	bf00      	nop
 800ea8e:	371c      	adds	r7, #28
 800ea90:	46bd      	mov	sp, r7
 800ea92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea96:	4770      	bx	lr
 800ea98:	200018c8 	.word	0x200018c8

0800ea9c <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800ea9c:	b580      	push	{r7, lr}
 800ea9e:	b090      	sub	sp, #64	@ 0x40
 800eaa0:	af00      	add	r7, sp, #0
 800eaa2:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800eaa4:	4b73      	ldr	r3, [pc, #460]	@ (800ec74 <UTIL_SEQ_Run+0x1d8>)
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 800eaaa:	4b72      	ldr	r3, [pc, #456]	@ (800ec74 <UTIL_SEQ_Run+0x1d8>)
 800eaac:	681a      	ldr	r2, [r3, #0]
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	4013      	ands	r3, r2
 800eab2:	4a70      	ldr	r2, [pc, #448]	@ (800ec74 <UTIL_SEQ_Run+0x1d8>)
 800eab4:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800eab6:	4b70      	ldr	r3, [pc, #448]	@ (800ec78 <UTIL_SEQ_Run+0x1dc>)
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800eabc:	4b6f      	ldr	r3, [pc, #444]	@ (800ec7c <UTIL_SEQ_Run+0x1e0>)
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800eac2:	4b6f      	ldr	r3, [pc, #444]	@ (800ec80 <UTIL_SEQ_Run+0x1e4>)
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 800eac8:	4b6e      	ldr	r3, [pc, #440]	@ (800ec84 <UTIL_SEQ_Run+0x1e8>)
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800eace:	e08d      	b.n	800ebec <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800ead0:	2300      	movs	r3, #0
 800ead2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800ead4:	e002      	b.n	800eadc <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800ead6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ead8:	3301      	adds	r3, #1
 800eada:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800eadc:	4a6a      	ldr	r2, [pc, #424]	@ (800ec88 <UTIL_SEQ_Run+0x1ec>)
 800eade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eae0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800eae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eae6:	401a      	ands	r2, r3
 800eae8:	4b62      	ldr	r3, [pc, #392]	@ (800ec74 <UTIL_SEQ_Run+0x1d8>)
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	4013      	ands	r3, r2
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d0f1      	beq.n	800ead6 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800eaf2:	4a65      	ldr	r2, [pc, #404]	@ (800ec88 <UTIL_SEQ_Run+0x1ec>)
 800eaf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eaf6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800eafa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eafc:	401a      	ands	r2, r3
 800eafe:	4b5d      	ldr	r3, [pc, #372]	@ (800ec74 <UTIL_SEQ_Run+0x1d8>)
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	4013      	ands	r3, r2
 800eb04:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800eb06:	4a60      	ldr	r2, [pc, #384]	@ (800ec88 <UTIL_SEQ_Run+0x1ec>)
 800eb08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb0a:	00db      	lsls	r3, r3, #3
 800eb0c:	4413      	add	r3, r2
 800eb0e:	685a      	ldr	r2, [r3, #4]
 800eb10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb12:	4013      	ands	r3, r2
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d106      	bne.n	800eb26 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800eb18:	4a5b      	ldr	r2, [pc, #364]	@ (800ec88 <UTIL_SEQ_Run+0x1ec>)
 800eb1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb1c:	00db      	lsls	r3, r3, #3
 800eb1e:	4413      	add	r3, r2
 800eb20:	f04f 32ff 	mov.w	r2, #4294967295
 800eb24:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800eb26:	4a58      	ldr	r2, [pc, #352]	@ (800ec88 <UTIL_SEQ_Run+0x1ec>)
 800eb28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb2a:	00db      	lsls	r3, r3, #3
 800eb2c:	4413      	add	r3, r2
 800eb2e:	685a      	ldr	r2, [r3, #4]
 800eb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb32:	4013      	ands	r3, r2
 800eb34:	4618      	mov	r0, r3
 800eb36:	f000 f9c1 	bl	800eebc <SEQ_BitPosition>
 800eb3a:	4603      	mov	r3, r0
 800eb3c:	461a      	mov	r2, r3
 800eb3e:	4b53      	ldr	r3, [pc, #332]	@ (800ec8c <UTIL_SEQ_Run+0x1f0>)
 800eb40:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800eb42:	4a51      	ldr	r2, [pc, #324]	@ (800ec88 <UTIL_SEQ_Run+0x1ec>)
 800eb44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb46:	00db      	lsls	r3, r3, #3
 800eb48:	4413      	add	r3, r2
 800eb4a:	685a      	ldr	r2, [r3, #4]
 800eb4c:	4b4f      	ldr	r3, [pc, #316]	@ (800ec8c <UTIL_SEQ_Run+0x1f0>)
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	2101      	movs	r1, #1
 800eb52:	fa01 f303 	lsl.w	r3, r1, r3
 800eb56:	43db      	mvns	r3, r3
 800eb58:	401a      	ands	r2, r3
 800eb5a:	494b      	ldr	r1, [pc, #300]	@ (800ec88 <UTIL_SEQ_Run+0x1ec>)
 800eb5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb5e:	00db      	lsls	r3, r3, #3
 800eb60:	440b      	add	r3, r1
 800eb62:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eb64:	f3ef 8310 	mrs	r3, PRIMASK
 800eb68:	61bb      	str	r3, [r7, #24]
  return(result);
 800eb6a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800eb6c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800eb6e:	b672      	cpsid	i
}
 800eb70:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800eb72:	4b46      	ldr	r3, [pc, #280]	@ (800ec8c <UTIL_SEQ_Run+0x1f0>)
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	2201      	movs	r2, #1
 800eb78:	fa02 f303 	lsl.w	r3, r2, r3
 800eb7c:	43da      	mvns	r2, r3
 800eb7e:	4b3e      	ldr	r3, [pc, #248]	@ (800ec78 <UTIL_SEQ_Run+0x1dc>)
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	4013      	ands	r3, r2
 800eb84:	4a3c      	ldr	r2, [pc, #240]	@ (800ec78 <UTIL_SEQ_Run+0x1dc>)
 800eb86:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800eb88:	2301      	movs	r3, #1
 800eb8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eb8c:	e013      	b.n	800ebb6 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800eb8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eb90:	3b01      	subs	r3, #1
 800eb92:	4a3d      	ldr	r2, [pc, #244]	@ (800ec88 <UTIL_SEQ_Run+0x1ec>)
 800eb94:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800eb98:	4b3c      	ldr	r3, [pc, #240]	@ (800ec8c <UTIL_SEQ_Run+0x1f0>)
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	2201      	movs	r2, #1
 800eb9e:	fa02 f303 	lsl.w	r3, r2, r3
 800eba2:	43da      	mvns	r2, r3
 800eba4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800eba6:	3b01      	subs	r3, #1
 800eba8:	400a      	ands	r2, r1
 800ebaa:	4937      	ldr	r1, [pc, #220]	@ (800ec88 <UTIL_SEQ_Run+0x1ec>)
 800ebac:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800ebb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ebb2:	3b01      	subs	r3, #1
 800ebb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ebb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d1e8      	bne.n	800eb8e <UTIL_SEQ_Run+0xf2>
 800ebbc:	6a3b      	ldr	r3, [r7, #32]
 800ebbe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ebc0:	697b      	ldr	r3, [r7, #20]
 800ebc2:	f383 8810 	msr	PRIMASK, r3
}
 800ebc6:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800ebc8:	4b30      	ldr	r3, [pc, #192]	@ (800ec8c <UTIL_SEQ_Run+0x1f0>)
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	4a30      	ldr	r2, [pc, #192]	@ (800ec90 <UTIL_SEQ_Run+0x1f4>)
 800ebce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ebd2:	4798      	blx	r3

    local_taskset = TaskSet;
 800ebd4:	4b28      	ldr	r3, [pc, #160]	@ (800ec78 <UTIL_SEQ_Run+0x1dc>)
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 800ebda:	4b28      	ldr	r3, [pc, #160]	@ (800ec7c <UTIL_SEQ_Run+0x1e0>)
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 800ebe0:	4b27      	ldr	r3, [pc, #156]	@ (800ec80 <UTIL_SEQ_Run+0x1e4>)
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800ebe6:	4b27      	ldr	r3, [pc, #156]	@ (800ec84 <UTIL_SEQ_Run+0x1e8>)
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800ebec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ebee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebf0:	401a      	ands	r2, r3
 800ebf2:	4b20      	ldr	r3, [pc, #128]	@ (800ec74 <UTIL_SEQ_Run+0x1d8>)
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	4013      	ands	r3, r2
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d005      	beq.n	800ec08 <UTIL_SEQ_Run+0x16c>
 800ebfc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ebfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec00:	4013      	ands	r3, r2
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	f43f af64 	beq.w	800ead0 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800ec08:	4b20      	ldr	r3, [pc, #128]	@ (800ec8c <UTIL_SEQ_Run+0x1f0>)
 800ec0a:	f04f 32ff 	mov.w	r2, #4294967295
 800ec0e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800ec10:	f000 f946 	bl	800eea0 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ec14:	f3ef 8310 	mrs	r3, PRIMASK
 800ec18:	613b      	str	r3, [r7, #16]
  return(result);
 800ec1a:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800ec1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800ec1e:	b672      	cpsid	i
}
 800ec20:	bf00      	nop
  local_taskset = TaskSet;
 800ec22:	4b15      	ldr	r3, [pc, #84]	@ (800ec78 <UTIL_SEQ_Run+0x1dc>)
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800ec28:	4b14      	ldr	r3, [pc, #80]	@ (800ec7c <UTIL_SEQ_Run+0x1e0>)
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800ec2e:	4b14      	ldr	r3, [pc, #80]	@ (800ec80 <UTIL_SEQ_Run+0x1e4>)
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800ec34:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ec36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec38:	401a      	ands	r2, r3
 800ec3a:	4b0e      	ldr	r3, [pc, #56]	@ (800ec74 <UTIL_SEQ_Run+0x1d8>)
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	4013      	ands	r3, r2
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d107      	bne.n	800ec54 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800ec44:	4b0f      	ldr	r3, [pc, #60]	@ (800ec84 <UTIL_SEQ_Run+0x1e8>)
 800ec46:	681a      	ldr	r2, [r3, #0]
 800ec48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ec4a:	4013      	ands	r3, r2
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d101      	bne.n	800ec54 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800ec50:	f7f2 fe33 	bl	80018ba <UTIL_SEQ_Idle>
 800ec54:	69fb      	ldr	r3, [r7, #28]
 800ec56:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	f383 8810 	msr	PRIMASK, r3
}
 800ec5e:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800ec60:	f000 f925 	bl	800eeae <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800ec64:	4a03      	ldr	r2, [pc, #12]	@ (800ec74 <UTIL_SEQ_Run+0x1d8>)
 800ec66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec68:	6013      	str	r3, [r2, #0]

  return;
 800ec6a:	bf00      	nop
}
 800ec6c:	3740      	adds	r7, #64	@ 0x40
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	bd80      	pop	{r7, pc}
 800ec72:	bf00      	nop
 800ec74:	2000004c 	.word	0x2000004c
 800ec78:	200018cc 	.word	0x200018cc
 800ec7c:	200018d0 	.word	0x200018d0
 800ec80:	20000048 	.word	0x20000048
 800ec84:	200018d4 	.word	0x200018d4
 800ec88:	2000195c 	.word	0x2000195c
 800ec8c:	200018d8 	.word	0x200018d8
 800ec90:	200018dc 	.word	0x200018dc

0800ec94 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b088      	sub	sp, #32
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	60f8      	str	r0, [r7, #12]
 800ec9c:	60b9      	str	r1, [r7, #8]
 800ec9e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800eca0:	f3ef 8310 	mrs	r3, PRIMASK
 800eca4:	617b      	str	r3, [r7, #20]
  return(result);
 800eca6:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800eca8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800ecaa:	b672      	cpsid	i
}
 800ecac:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800ecae:	68f8      	ldr	r0, [r7, #12]
 800ecb0:	f000 f904 	bl	800eebc <SEQ_BitPosition>
 800ecb4:	4603      	mov	r3, r0
 800ecb6:	4619      	mov	r1, r3
 800ecb8:	4a06      	ldr	r2, [pc, #24]	@ (800ecd4 <UTIL_SEQ_RegTask+0x40>)
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ecc0:	69fb      	ldr	r3, [r7, #28]
 800ecc2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ecc4:	69bb      	ldr	r3, [r7, #24]
 800ecc6:	f383 8810 	msr	PRIMASK, r3
}
 800ecca:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800eccc:	bf00      	nop
}
 800ecce:	3720      	adds	r7, #32
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	bd80      	pop	{r7, pc}
 800ecd4:	200018dc 	.word	0x200018dc

0800ecd8 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800ecd8:	b480      	push	{r7}
 800ecda:	b087      	sub	sp, #28
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
 800ece0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ece2:	f3ef 8310 	mrs	r3, PRIMASK
 800ece6:	60fb      	str	r3, [r7, #12]
  return(result);
 800ece8:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800ecea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ecec:	b672      	cpsid	i
}
 800ecee:	bf00      	nop

  TaskSet |= TaskId_bm;
 800ecf0:	4b0d      	ldr	r3, [pc, #52]	@ (800ed28 <UTIL_SEQ_SetTask+0x50>)
 800ecf2:	681a      	ldr	r2, [r3, #0]
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	4313      	orrs	r3, r2
 800ecf8:	4a0b      	ldr	r2, [pc, #44]	@ (800ed28 <UTIL_SEQ_SetTask+0x50>)
 800ecfa:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800ecfc:	4a0b      	ldr	r2, [pc, #44]	@ (800ed2c <UTIL_SEQ_SetTask+0x54>)
 800ecfe:	683b      	ldr	r3, [r7, #0]
 800ed00:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	431a      	orrs	r2, r3
 800ed08:	4908      	ldr	r1, [pc, #32]	@ (800ed2c <UTIL_SEQ_SetTask+0x54>)
 800ed0a:	683b      	ldr	r3, [r7, #0]
 800ed0c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800ed10:	697b      	ldr	r3, [r7, #20]
 800ed12:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ed14:	693b      	ldr	r3, [r7, #16]
 800ed16:	f383 8810 	msr	PRIMASK, r3
}
 800ed1a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800ed1c:	bf00      	nop
}
 800ed1e:	371c      	adds	r7, #28
 800ed20:	46bd      	mov	sp, r7
 800ed22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed26:	4770      	bx	lr
 800ed28:	200018cc 	.word	0x200018cc
 800ed2c:	2000195c 	.word	0x2000195c

0800ed30 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800ed30:	b480      	push	{r7}
 800ed32:	b087      	sub	sp, #28
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ed38:	f3ef 8310 	mrs	r3, PRIMASK
 800ed3c:	60fb      	str	r3, [r7, #12]
  return(result);
 800ed3e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800ed40:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ed42:	b672      	cpsid	i
}
 800ed44:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	43da      	mvns	r2, r3
 800ed4a:	4b08      	ldr	r3, [pc, #32]	@ (800ed6c <UTIL_SEQ_PauseTask+0x3c>)
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	4013      	ands	r3, r2
 800ed50:	4a06      	ldr	r2, [pc, #24]	@ (800ed6c <UTIL_SEQ_PauseTask+0x3c>)
 800ed52:	6013      	str	r3, [r2, #0]
 800ed54:	697b      	ldr	r3, [r7, #20]
 800ed56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ed58:	693b      	ldr	r3, [r7, #16]
 800ed5a:	f383 8810 	msr	PRIMASK, r3
}
 800ed5e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800ed60:	bf00      	nop
}
 800ed62:	371c      	adds	r7, #28
 800ed64:	46bd      	mov	sp, r7
 800ed66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6a:	4770      	bx	lr
 800ed6c:	20000048 	.word	0x20000048

0800ed70 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800ed70:	b480      	push	{r7}
 800ed72:	b087      	sub	sp, #28
 800ed74:	af00      	add	r7, sp, #0
 800ed76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ed78:	f3ef 8310 	mrs	r3, PRIMASK
 800ed7c:	60fb      	str	r3, [r7, #12]
  return(result);
 800ed7e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800ed80:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ed82:	b672      	cpsid	i
}
 800ed84:	bf00      	nop

  TaskMask |= TaskId_bm;
 800ed86:	4b09      	ldr	r3, [pc, #36]	@ (800edac <UTIL_SEQ_ResumeTask+0x3c>)
 800ed88:	681a      	ldr	r2, [r3, #0]
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	4313      	orrs	r3, r2
 800ed8e:	4a07      	ldr	r2, [pc, #28]	@ (800edac <UTIL_SEQ_ResumeTask+0x3c>)
 800ed90:	6013      	str	r3, [r2, #0]
 800ed92:	697b      	ldr	r3, [r7, #20]
 800ed94:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ed96:	693b      	ldr	r3, [r7, #16]
 800ed98:	f383 8810 	msr	PRIMASK, r3
}
 800ed9c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800ed9e:	bf00      	nop
}
 800eda0:	371c      	adds	r7, #28
 800eda2:	46bd      	mov	sp, r7
 800eda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eda8:	4770      	bx	lr
 800edaa:	bf00      	nop
 800edac:	20000048 	.word	0x20000048

0800edb0 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800edb0:	b480      	push	{r7}
 800edb2:	b087      	sub	sp, #28
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800edb8:	f3ef 8310 	mrs	r3, PRIMASK
 800edbc:	60fb      	str	r3, [r7, #12]
  return(result);
 800edbe:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800edc0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800edc2:	b672      	cpsid	i
}
 800edc4:	bf00      	nop

  EvtSet |= EvtId_bm;
 800edc6:	4b09      	ldr	r3, [pc, #36]	@ (800edec <UTIL_SEQ_SetEvt+0x3c>)
 800edc8:	681a      	ldr	r2, [r3, #0]
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	4313      	orrs	r3, r2
 800edce:	4a07      	ldr	r2, [pc, #28]	@ (800edec <UTIL_SEQ_SetEvt+0x3c>)
 800edd0:	6013      	str	r3, [r2, #0]
 800edd2:	697b      	ldr	r3, [r7, #20]
 800edd4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800edd6:	693b      	ldr	r3, [r7, #16]
 800edd8:	f383 8810 	msr	PRIMASK, r3
}
 800eddc:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800edde:	bf00      	nop
}
 800ede0:	371c      	adds	r7, #28
 800ede2:	46bd      	mov	sp, r7
 800ede4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede8:	4770      	bx	lr
 800edea:	bf00      	nop
 800edec:	200018d0 	.word	0x200018d0

0800edf0 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b088      	sub	sp, #32
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800edf8:	4b1f      	ldr	r3, [pc, #124]	@ (800ee78 <UTIL_SEQ_WaitEvt+0x88>)
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800edfe:	4b1e      	ldr	r3, [pc, #120]	@ (800ee78 <UTIL_SEQ_WaitEvt+0x88>)
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee06:	d102      	bne.n	800ee0e <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800ee08:	2300      	movs	r3, #0
 800ee0a:	61fb      	str	r3, [r7, #28]
 800ee0c:	e005      	b.n	800ee1a <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800ee0e:	4b1a      	ldr	r3, [pc, #104]	@ (800ee78 <UTIL_SEQ_WaitEvt+0x88>)
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	2201      	movs	r2, #1
 800ee14:	fa02 f303 	lsl.w	r3, r2, r3
 800ee18:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800ee1a:	4b18      	ldr	r3, [pc, #96]	@ (800ee7c <UTIL_SEQ_WaitEvt+0x8c>)
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800ee20:	4a16      	ldr	r2, [pc, #88]	@ (800ee7c <UTIL_SEQ_WaitEvt+0x8c>)
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800ee26:	e003      	b.n	800ee30 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800ee28:	6879      	ldr	r1, [r7, #4]
 800ee2a:	69f8      	ldr	r0, [r7, #28]
 800ee2c:	f000 f82a 	bl	800ee84 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800ee30:	4b13      	ldr	r3, [pc, #76]	@ (800ee80 <UTIL_SEQ_WaitEvt+0x90>)
 800ee32:	681a      	ldr	r2, [r3, #0]
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	4013      	ands	r3, r2
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	d0f5      	beq.n	800ee28 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800ee3c:	4a0e      	ldr	r2, [pc, #56]	@ (800ee78 <UTIL_SEQ_WaitEvt+0x88>)
 800ee3e:	69bb      	ldr	r3, [r7, #24]
 800ee40:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ee42:	f3ef 8310 	mrs	r3, PRIMASK
 800ee46:	60bb      	str	r3, [r7, #8]
  return(result);
 800ee48:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800ee4a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800ee4c:	b672      	cpsid	i
}
 800ee4e:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	43da      	mvns	r2, r3
 800ee54:	4b0a      	ldr	r3, [pc, #40]	@ (800ee80 <UTIL_SEQ_WaitEvt+0x90>)
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	4013      	ands	r3, r2
 800ee5a:	4a09      	ldr	r2, [pc, #36]	@ (800ee80 <UTIL_SEQ_WaitEvt+0x90>)
 800ee5c:	6013      	str	r3, [r2, #0]
 800ee5e:	693b      	ldr	r3, [r7, #16]
 800ee60:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	f383 8810 	msr	PRIMASK, r3
}
 800ee68:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800ee6a:	4a04      	ldr	r2, [pc, #16]	@ (800ee7c <UTIL_SEQ_WaitEvt+0x8c>)
 800ee6c:	697b      	ldr	r3, [r7, #20]
 800ee6e:	6013      	str	r3, [r2, #0]
  return;
 800ee70:	bf00      	nop
}
 800ee72:	3720      	adds	r7, #32
 800ee74:	46bd      	mov	sp, r7
 800ee76:	bd80      	pop	{r7, pc}
 800ee78:	200018d8 	.word	0x200018d8
 800ee7c:	200018d4 	.word	0x200018d4
 800ee80:	200018d0 	.word	0x200018d0

0800ee84 <UTIL_SEQ_EvtIdle>:
  UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
  return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 800ee84:	b580      	push	{r7, lr}
 800ee86:	b082      	sub	sp, #8
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
 800ee8c:	6039      	str	r1, [r7, #0]
  (void)EvtWaited_bm;
  UTIL_SEQ_Run(~TaskId_bm);
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	43db      	mvns	r3, r3
 800ee92:	4618      	mov	r0, r3
 800ee94:	f7ff fe02 	bl	800ea9c <UTIL_SEQ_Run>
  return;
 800ee98:	bf00      	nop
}
 800ee9a:	3708      	adds	r7, #8
 800ee9c:	46bd      	mov	sp, r7
 800ee9e:	bd80      	pop	{r7, pc}

0800eea0 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800eea0:	b480      	push	{r7}
 800eea2:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800eea4:	bf00      	nop
}
 800eea6:	46bd      	mov	sp, r7
 800eea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeac:	4770      	bx	lr

0800eeae <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800eeae:	b480      	push	{r7}
 800eeb0:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800eeb2:	bf00      	nop
}
 800eeb4:	46bd      	mov	sp, r7
 800eeb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeba:	4770      	bx	lr

0800eebc <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800eebc:	b480      	push	{r7}
 800eebe:	b085      	sub	sp, #20
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	6078      	str	r0, [r7, #4]
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d101      	bne.n	800eed2 <SEQ_BitPosition+0x16>
    return 32U;
 800eece:	2320      	movs	r3, #32
 800eed0:	e003      	b.n	800eeda <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	fab3 f383 	clz	r3, r3
 800eed8:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 800eeda:	f1c3 031f 	rsb	r3, r3, #31
 800eede:	b2db      	uxtb	r3, r3
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	3714      	adds	r7, #20
 800eee4:	46bd      	mov	sp, r7
 800eee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeea:	4770      	bx	lr

0800eeec <__cvt>:
 800eeec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eef0:	ec57 6b10 	vmov	r6, r7, d0
 800eef4:	2f00      	cmp	r7, #0
 800eef6:	460c      	mov	r4, r1
 800eef8:	4619      	mov	r1, r3
 800eefa:	463b      	mov	r3, r7
 800eefc:	bfbb      	ittet	lt
 800eefe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ef02:	461f      	movlt	r7, r3
 800ef04:	2300      	movge	r3, #0
 800ef06:	232d      	movlt	r3, #45	@ 0x2d
 800ef08:	700b      	strb	r3, [r1, #0]
 800ef0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ef0c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ef10:	4691      	mov	r9, r2
 800ef12:	f023 0820 	bic.w	r8, r3, #32
 800ef16:	bfbc      	itt	lt
 800ef18:	4632      	movlt	r2, r6
 800ef1a:	4616      	movlt	r6, r2
 800ef1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ef20:	d005      	beq.n	800ef2e <__cvt+0x42>
 800ef22:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ef26:	d100      	bne.n	800ef2a <__cvt+0x3e>
 800ef28:	3401      	adds	r4, #1
 800ef2a:	2102      	movs	r1, #2
 800ef2c:	e000      	b.n	800ef30 <__cvt+0x44>
 800ef2e:	2103      	movs	r1, #3
 800ef30:	ab03      	add	r3, sp, #12
 800ef32:	9301      	str	r3, [sp, #4]
 800ef34:	ab02      	add	r3, sp, #8
 800ef36:	9300      	str	r3, [sp, #0]
 800ef38:	ec47 6b10 	vmov	d0, r6, r7
 800ef3c:	4653      	mov	r3, sl
 800ef3e:	4622      	mov	r2, r4
 800ef40:	f000 ff8a 	bl	800fe58 <_dtoa_r>
 800ef44:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ef48:	4605      	mov	r5, r0
 800ef4a:	d119      	bne.n	800ef80 <__cvt+0x94>
 800ef4c:	f019 0f01 	tst.w	r9, #1
 800ef50:	d00e      	beq.n	800ef70 <__cvt+0x84>
 800ef52:	eb00 0904 	add.w	r9, r0, r4
 800ef56:	2200      	movs	r2, #0
 800ef58:	2300      	movs	r3, #0
 800ef5a:	4630      	mov	r0, r6
 800ef5c:	4639      	mov	r1, r7
 800ef5e:	f7f1 fd9b 	bl	8000a98 <__aeabi_dcmpeq>
 800ef62:	b108      	cbz	r0, 800ef68 <__cvt+0x7c>
 800ef64:	f8cd 900c 	str.w	r9, [sp, #12]
 800ef68:	2230      	movs	r2, #48	@ 0x30
 800ef6a:	9b03      	ldr	r3, [sp, #12]
 800ef6c:	454b      	cmp	r3, r9
 800ef6e:	d31e      	bcc.n	800efae <__cvt+0xc2>
 800ef70:	9b03      	ldr	r3, [sp, #12]
 800ef72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ef74:	1b5b      	subs	r3, r3, r5
 800ef76:	4628      	mov	r0, r5
 800ef78:	6013      	str	r3, [r2, #0]
 800ef7a:	b004      	add	sp, #16
 800ef7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef80:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ef84:	eb00 0904 	add.w	r9, r0, r4
 800ef88:	d1e5      	bne.n	800ef56 <__cvt+0x6a>
 800ef8a:	7803      	ldrb	r3, [r0, #0]
 800ef8c:	2b30      	cmp	r3, #48	@ 0x30
 800ef8e:	d10a      	bne.n	800efa6 <__cvt+0xba>
 800ef90:	2200      	movs	r2, #0
 800ef92:	2300      	movs	r3, #0
 800ef94:	4630      	mov	r0, r6
 800ef96:	4639      	mov	r1, r7
 800ef98:	f7f1 fd7e 	bl	8000a98 <__aeabi_dcmpeq>
 800ef9c:	b918      	cbnz	r0, 800efa6 <__cvt+0xba>
 800ef9e:	f1c4 0401 	rsb	r4, r4, #1
 800efa2:	f8ca 4000 	str.w	r4, [sl]
 800efa6:	f8da 3000 	ldr.w	r3, [sl]
 800efaa:	4499      	add	r9, r3
 800efac:	e7d3      	b.n	800ef56 <__cvt+0x6a>
 800efae:	1c59      	adds	r1, r3, #1
 800efb0:	9103      	str	r1, [sp, #12]
 800efb2:	701a      	strb	r2, [r3, #0]
 800efb4:	e7d9      	b.n	800ef6a <__cvt+0x7e>

0800efb6 <__exponent>:
 800efb6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800efb8:	2900      	cmp	r1, #0
 800efba:	bfba      	itte	lt
 800efbc:	4249      	neglt	r1, r1
 800efbe:	232d      	movlt	r3, #45	@ 0x2d
 800efc0:	232b      	movge	r3, #43	@ 0x2b
 800efc2:	2909      	cmp	r1, #9
 800efc4:	7002      	strb	r2, [r0, #0]
 800efc6:	7043      	strb	r3, [r0, #1]
 800efc8:	dd29      	ble.n	800f01e <__exponent+0x68>
 800efca:	f10d 0307 	add.w	r3, sp, #7
 800efce:	461d      	mov	r5, r3
 800efd0:	270a      	movs	r7, #10
 800efd2:	461a      	mov	r2, r3
 800efd4:	fbb1 f6f7 	udiv	r6, r1, r7
 800efd8:	fb07 1416 	mls	r4, r7, r6, r1
 800efdc:	3430      	adds	r4, #48	@ 0x30
 800efde:	f802 4c01 	strb.w	r4, [r2, #-1]
 800efe2:	460c      	mov	r4, r1
 800efe4:	2c63      	cmp	r4, #99	@ 0x63
 800efe6:	f103 33ff 	add.w	r3, r3, #4294967295
 800efea:	4631      	mov	r1, r6
 800efec:	dcf1      	bgt.n	800efd2 <__exponent+0x1c>
 800efee:	3130      	adds	r1, #48	@ 0x30
 800eff0:	1e94      	subs	r4, r2, #2
 800eff2:	f803 1c01 	strb.w	r1, [r3, #-1]
 800eff6:	1c41      	adds	r1, r0, #1
 800eff8:	4623      	mov	r3, r4
 800effa:	42ab      	cmp	r3, r5
 800effc:	d30a      	bcc.n	800f014 <__exponent+0x5e>
 800effe:	f10d 0309 	add.w	r3, sp, #9
 800f002:	1a9b      	subs	r3, r3, r2
 800f004:	42ac      	cmp	r4, r5
 800f006:	bf88      	it	hi
 800f008:	2300      	movhi	r3, #0
 800f00a:	3302      	adds	r3, #2
 800f00c:	4403      	add	r3, r0
 800f00e:	1a18      	subs	r0, r3, r0
 800f010:	b003      	add	sp, #12
 800f012:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f014:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f018:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f01c:	e7ed      	b.n	800effa <__exponent+0x44>
 800f01e:	2330      	movs	r3, #48	@ 0x30
 800f020:	3130      	adds	r1, #48	@ 0x30
 800f022:	7083      	strb	r3, [r0, #2]
 800f024:	70c1      	strb	r1, [r0, #3]
 800f026:	1d03      	adds	r3, r0, #4
 800f028:	e7f1      	b.n	800f00e <__exponent+0x58>
	...

0800f02c <_printf_float>:
 800f02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f030:	b08d      	sub	sp, #52	@ 0x34
 800f032:	460c      	mov	r4, r1
 800f034:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f038:	4616      	mov	r6, r2
 800f03a:	461f      	mov	r7, r3
 800f03c:	4605      	mov	r5, r0
 800f03e:	f000 fdfb 	bl	800fc38 <_localeconv_r>
 800f042:	6803      	ldr	r3, [r0, #0]
 800f044:	9304      	str	r3, [sp, #16]
 800f046:	4618      	mov	r0, r3
 800f048:	f7f1 f8fa 	bl	8000240 <strlen>
 800f04c:	2300      	movs	r3, #0
 800f04e:	930a      	str	r3, [sp, #40]	@ 0x28
 800f050:	f8d8 3000 	ldr.w	r3, [r8]
 800f054:	9005      	str	r0, [sp, #20]
 800f056:	3307      	adds	r3, #7
 800f058:	f023 0307 	bic.w	r3, r3, #7
 800f05c:	f103 0208 	add.w	r2, r3, #8
 800f060:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f064:	f8d4 b000 	ldr.w	fp, [r4]
 800f068:	f8c8 2000 	str.w	r2, [r8]
 800f06c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f070:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f074:	9307      	str	r3, [sp, #28]
 800f076:	f8cd 8018 	str.w	r8, [sp, #24]
 800f07a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f07e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f082:	4b9c      	ldr	r3, [pc, #624]	@ (800f2f4 <_printf_float+0x2c8>)
 800f084:	f04f 32ff 	mov.w	r2, #4294967295
 800f088:	f7f1 fd38 	bl	8000afc <__aeabi_dcmpun>
 800f08c:	bb70      	cbnz	r0, 800f0ec <_printf_float+0xc0>
 800f08e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f092:	4b98      	ldr	r3, [pc, #608]	@ (800f2f4 <_printf_float+0x2c8>)
 800f094:	f04f 32ff 	mov.w	r2, #4294967295
 800f098:	f7f1 fd12 	bl	8000ac0 <__aeabi_dcmple>
 800f09c:	bb30      	cbnz	r0, 800f0ec <_printf_float+0xc0>
 800f09e:	2200      	movs	r2, #0
 800f0a0:	2300      	movs	r3, #0
 800f0a2:	4640      	mov	r0, r8
 800f0a4:	4649      	mov	r1, r9
 800f0a6:	f7f1 fd01 	bl	8000aac <__aeabi_dcmplt>
 800f0aa:	b110      	cbz	r0, 800f0b2 <_printf_float+0x86>
 800f0ac:	232d      	movs	r3, #45	@ 0x2d
 800f0ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f0b2:	4a91      	ldr	r2, [pc, #580]	@ (800f2f8 <_printf_float+0x2cc>)
 800f0b4:	4b91      	ldr	r3, [pc, #580]	@ (800f2fc <_printf_float+0x2d0>)
 800f0b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f0ba:	bf8c      	ite	hi
 800f0bc:	4690      	movhi	r8, r2
 800f0be:	4698      	movls	r8, r3
 800f0c0:	2303      	movs	r3, #3
 800f0c2:	6123      	str	r3, [r4, #16]
 800f0c4:	f02b 0304 	bic.w	r3, fp, #4
 800f0c8:	6023      	str	r3, [r4, #0]
 800f0ca:	f04f 0900 	mov.w	r9, #0
 800f0ce:	9700      	str	r7, [sp, #0]
 800f0d0:	4633      	mov	r3, r6
 800f0d2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f0d4:	4621      	mov	r1, r4
 800f0d6:	4628      	mov	r0, r5
 800f0d8:	f000 f9d2 	bl	800f480 <_printf_common>
 800f0dc:	3001      	adds	r0, #1
 800f0de:	f040 808d 	bne.w	800f1fc <_printf_float+0x1d0>
 800f0e2:	f04f 30ff 	mov.w	r0, #4294967295
 800f0e6:	b00d      	add	sp, #52	@ 0x34
 800f0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0ec:	4642      	mov	r2, r8
 800f0ee:	464b      	mov	r3, r9
 800f0f0:	4640      	mov	r0, r8
 800f0f2:	4649      	mov	r1, r9
 800f0f4:	f7f1 fd02 	bl	8000afc <__aeabi_dcmpun>
 800f0f8:	b140      	cbz	r0, 800f10c <_printf_float+0xe0>
 800f0fa:	464b      	mov	r3, r9
 800f0fc:	2b00      	cmp	r3, #0
 800f0fe:	bfbc      	itt	lt
 800f100:	232d      	movlt	r3, #45	@ 0x2d
 800f102:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f106:	4a7e      	ldr	r2, [pc, #504]	@ (800f300 <_printf_float+0x2d4>)
 800f108:	4b7e      	ldr	r3, [pc, #504]	@ (800f304 <_printf_float+0x2d8>)
 800f10a:	e7d4      	b.n	800f0b6 <_printf_float+0x8a>
 800f10c:	6863      	ldr	r3, [r4, #4]
 800f10e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800f112:	9206      	str	r2, [sp, #24]
 800f114:	1c5a      	adds	r2, r3, #1
 800f116:	d13b      	bne.n	800f190 <_printf_float+0x164>
 800f118:	2306      	movs	r3, #6
 800f11a:	6063      	str	r3, [r4, #4]
 800f11c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f120:	2300      	movs	r3, #0
 800f122:	6022      	str	r2, [r4, #0]
 800f124:	9303      	str	r3, [sp, #12]
 800f126:	ab0a      	add	r3, sp, #40	@ 0x28
 800f128:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f12c:	ab09      	add	r3, sp, #36	@ 0x24
 800f12e:	9300      	str	r3, [sp, #0]
 800f130:	6861      	ldr	r1, [r4, #4]
 800f132:	ec49 8b10 	vmov	d0, r8, r9
 800f136:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f13a:	4628      	mov	r0, r5
 800f13c:	f7ff fed6 	bl	800eeec <__cvt>
 800f140:	9b06      	ldr	r3, [sp, #24]
 800f142:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f144:	2b47      	cmp	r3, #71	@ 0x47
 800f146:	4680      	mov	r8, r0
 800f148:	d129      	bne.n	800f19e <_printf_float+0x172>
 800f14a:	1cc8      	adds	r0, r1, #3
 800f14c:	db02      	blt.n	800f154 <_printf_float+0x128>
 800f14e:	6863      	ldr	r3, [r4, #4]
 800f150:	4299      	cmp	r1, r3
 800f152:	dd41      	ble.n	800f1d8 <_printf_float+0x1ac>
 800f154:	f1aa 0a02 	sub.w	sl, sl, #2
 800f158:	fa5f fa8a 	uxtb.w	sl, sl
 800f15c:	3901      	subs	r1, #1
 800f15e:	4652      	mov	r2, sl
 800f160:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f164:	9109      	str	r1, [sp, #36]	@ 0x24
 800f166:	f7ff ff26 	bl	800efb6 <__exponent>
 800f16a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f16c:	1813      	adds	r3, r2, r0
 800f16e:	2a01      	cmp	r2, #1
 800f170:	4681      	mov	r9, r0
 800f172:	6123      	str	r3, [r4, #16]
 800f174:	dc02      	bgt.n	800f17c <_printf_float+0x150>
 800f176:	6822      	ldr	r2, [r4, #0]
 800f178:	07d2      	lsls	r2, r2, #31
 800f17a:	d501      	bpl.n	800f180 <_printf_float+0x154>
 800f17c:	3301      	adds	r3, #1
 800f17e:	6123      	str	r3, [r4, #16]
 800f180:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f184:	2b00      	cmp	r3, #0
 800f186:	d0a2      	beq.n	800f0ce <_printf_float+0xa2>
 800f188:	232d      	movs	r3, #45	@ 0x2d
 800f18a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f18e:	e79e      	b.n	800f0ce <_printf_float+0xa2>
 800f190:	9a06      	ldr	r2, [sp, #24]
 800f192:	2a47      	cmp	r2, #71	@ 0x47
 800f194:	d1c2      	bne.n	800f11c <_printf_float+0xf0>
 800f196:	2b00      	cmp	r3, #0
 800f198:	d1c0      	bne.n	800f11c <_printf_float+0xf0>
 800f19a:	2301      	movs	r3, #1
 800f19c:	e7bd      	b.n	800f11a <_printf_float+0xee>
 800f19e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f1a2:	d9db      	bls.n	800f15c <_printf_float+0x130>
 800f1a4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f1a8:	d118      	bne.n	800f1dc <_printf_float+0x1b0>
 800f1aa:	2900      	cmp	r1, #0
 800f1ac:	6863      	ldr	r3, [r4, #4]
 800f1ae:	dd0b      	ble.n	800f1c8 <_printf_float+0x19c>
 800f1b0:	6121      	str	r1, [r4, #16]
 800f1b2:	b913      	cbnz	r3, 800f1ba <_printf_float+0x18e>
 800f1b4:	6822      	ldr	r2, [r4, #0]
 800f1b6:	07d0      	lsls	r0, r2, #31
 800f1b8:	d502      	bpl.n	800f1c0 <_printf_float+0x194>
 800f1ba:	3301      	adds	r3, #1
 800f1bc:	440b      	add	r3, r1
 800f1be:	6123      	str	r3, [r4, #16]
 800f1c0:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f1c2:	f04f 0900 	mov.w	r9, #0
 800f1c6:	e7db      	b.n	800f180 <_printf_float+0x154>
 800f1c8:	b913      	cbnz	r3, 800f1d0 <_printf_float+0x1a4>
 800f1ca:	6822      	ldr	r2, [r4, #0]
 800f1cc:	07d2      	lsls	r2, r2, #31
 800f1ce:	d501      	bpl.n	800f1d4 <_printf_float+0x1a8>
 800f1d0:	3302      	adds	r3, #2
 800f1d2:	e7f4      	b.n	800f1be <_printf_float+0x192>
 800f1d4:	2301      	movs	r3, #1
 800f1d6:	e7f2      	b.n	800f1be <_printf_float+0x192>
 800f1d8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f1dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f1de:	4299      	cmp	r1, r3
 800f1e0:	db05      	blt.n	800f1ee <_printf_float+0x1c2>
 800f1e2:	6823      	ldr	r3, [r4, #0]
 800f1e4:	6121      	str	r1, [r4, #16]
 800f1e6:	07d8      	lsls	r0, r3, #31
 800f1e8:	d5ea      	bpl.n	800f1c0 <_printf_float+0x194>
 800f1ea:	1c4b      	adds	r3, r1, #1
 800f1ec:	e7e7      	b.n	800f1be <_printf_float+0x192>
 800f1ee:	2900      	cmp	r1, #0
 800f1f0:	bfd4      	ite	le
 800f1f2:	f1c1 0202 	rsble	r2, r1, #2
 800f1f6:	2201      	movgt	r2, #1
 800f1f8:	4413      	add	r3, r2
 800f1fa:	e7e0      	b.n	800f1be <_printf_float+0x192>
 800f1fc:	6823      	ldr	r3, [r4, #0]
 800f1fe:	055a      	lsls	r2, r3, #21
 800f200:	d407      	bmi.n	800f212 <_printf_float+0x1e6>
 800f202:	6923      	ldr	r3, [r4, #16]
 800f204:	4642      	mov	r2, r8
 800f206:	4631      	mov	r1, r6
 800f208:	4628      	mov	r0, r5
 800f20a:	47b8      	blx	r7
 800f20c:	3001      	adds	r0, #1
 800f20e:	d12b      	bne.n	800f268 <_printf_float+0x23c>
 800f210:	e767      	b.n	800f0e2 <_printf_float+0xb6>
 800f212:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f216:	f240 80dd 	bls.w	800f3d4 <_printf_float+0x3a8>
 800f21a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f21e:	2200      	movs	r2, #0
 800f220:	2300      	movs	r3, #0
 800f222:	f7f1 fc39 	bl	8000a98 <__aeabi_dcmpeq>
 800f226:	2800      	cmp	r0, #0
 800f228:	d033      	beq.n	800f292 <_printf_float+0x266>
 800f22a:	4a37      	ldr	r2, [pc, #220]	@ (800f308 <_printf_float+0x2dc>)
 800f22c:	2301      	movs	r3, #1
 800f22e:	4631      	mov	r1, r6
 800f230:	4628      	mov	r0, r5
 800f232:	47b8      	blx	r7
 800f234:	3001      	adds	r0, #1
 800f236:	f43f af54 	beq.w	800f0e2 <_printf_float+0xb6>
 800f23a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f23e:	4543      	cmp	r3, r8
 800f240:	db02      	blt.n	800f248 <_printf_float+0x21c>
 800f242:	6823      	ldr	r3, [r4, #0]
 800f244:	07d8      	lsls	r0, r3, #31
 800f246:	d50f      	bpl.n	800f268 <_printf_float+0x23c>
 800f248:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f24c:	4631      	mov	r1, r6
 800f24e:	4628      	mov	r0, r5
 800f250:	47b8      	blx	r7
 800f252:	3001      	adds	r0, #1
 800f254:	f43f af45 	beq.w	800f0e2 <_printf_float+0xb6>
 800f258:	f04f 0900 	mov.w	r9, #0
 800f25c:	f108 38ff 	add.w	r8, r8, #4294967295
 800f260:	f104 0a1a 	add.w	sl, r4, #26
 800f264:	45c8      	cmp	r8, r9
 800f266:	dc09      	bgt.n	800f27c <_printf_float+0x250>
 800f268:	6823      	ldr	r3, [r4, #0]
 800f26a:	079b      	lsls	r3, r3, #30
 800f26c:	f100 8103 	bmi.w	800f476 <_printf_float+0x44a>
 800f270:	68e0      	ldr	r0, [r4, #12]
 800f272:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f274:	4298      	cmp	r0, r3
 800f276:	bfb8      	it	lt
 800f278:	4618      	movlt	r0, r3
 800f27a:	e734      	b.n	800f0e6 <_printf_float+0xba>
 800f27c:	2301      	movs	r3, #1
 800f27e:	4652      	mov	r2, sl
 800f280:	4631      	mov	r1, r6
 800f282:	4628      	mov	r0, r5
 800f284:	47b8      	blx	r7
 800f286:	3001      	adds	r0, #1
 800f288:	f43f af2b 	beq.w	800f0e2 <_printf_float+0xb6>
 800f28c:	f109 0901 	add.w	r9, r9, #1
 800f290:	e7e8      	b.n	800f264 <_printf_float+0x238>
 800f292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f294:	2b00      	cmp	r3, #0
 800f296:	dc39      	bgt.n	800f30c <_printf_float+0x2e0>
 800f298:	4a1b      	ldr	r2, [pc, #108]	@ (800f308 <_printf_float+0x2dc>)
 800f29a:	2301      	movs	r3, #1
 800f29c:	4631      	mov	r1, r6
 800f29e:	4628      	mov	r0, r5
 800f2a0:	47b8      	blx	r7
 800f2a2:	3001      	adds	r0, #1
 800f2a4:	f43f af1d 	beq.w	800f0e2 <_printf_float+0xb6>
 800f2a8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f2ac:	ea59 0303 	orrs.w	r3, r9, r3
 800f2b0:	d102      	bne.n	800f2b8 <_printf_float+0x28c>
 800f2b2:	6823      	ldr	r3, [r4, #0]
 800f2b4:	07d9      	lsls	r1, r3, #31
 800f2b6:	d5d7      	bpl.n	800f268 <_printf_float+0x23c>
 800f2b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f2bc:	4631      	mov	r1, r6
 800f2be:	4628      	mov	r0, r5
 800f2c0:	47b8      	blx	r7
 800f2c2:	3001      	adds	r0, #1
 800f2c4:	f43f af0d 	beq.w	800f0e2 <_printf_float+0xb6>
 800f2c8:	f04f 0a00 	mov.w	sl, #0
 800f2cc:	f104 0b1a 	add.w	fp, r4, #26
 800f2d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f2d2:	425b      	negs	r3, r3
 800f2d4:	4553      	cmp	r3, sl
 800f2d6:	dc01      	bgt.n	800f2dc <_printf_float+0x2b0>
 800f2d8:	464b      	mov	r3, r9
 800f2da:	e793      	b.n	800f204 <_printf_float+0x1d8>
 800f2dc:	2301      	movs	r3, #1
 800f2de:	465a      	mov	r2, fp
 800f2e0:	4631      	mov	r1, r6
 800f2e2:	4628      	mov	r0, r5
 800f2e4:	47b8      	blx	r7
 800f2e6:	3001      	adds	r0, #1
 800f2e8:	f43f aefb 	beq.w	800f0e2 <_printf_float+0xb6>
 800f2ec:	f10a 0a01 	add.w	sl, sl, #1
 800f2f0:	e7ee      	b.n	800f2d0 <_printf_float+0x2a4>
 800f2f2:	bf00      	nop
 800f2f4:	7fefffff 	.word	0x7fefffff
 800f2f8:	08013550 	.word	0x08013550
 800f2fc:	0801354c 	.word	0x0801354c
 800f300:	08013558 	.word	0x08013558
 800f304:	08013554 	.word	0x08013554
 800f308:	0801355c 	.word	0x0801355c
 800f30c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f30e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f312:	4553      	cmp	r3, sl
 800f314:	bfa8      	it	ge
 800f316:	4653      	movge	r3, sl
 800f318:	2b00      	cmp	r3, #0
 800f31a:	4699      	mov	r9, r3
 800f31c:	dc36      	bgt.n	800f38c <_printf_float+0x360>
 800f31e:	f04f 0b00 	mov.w	fp, #0
 800f322:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f326:	f104 021a 	add.w	r2, r4, #26
 800f32a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f32c:	9306      	str	r3, [sp, #24]
 800f32e:	eba3 0309 	sub.w	r3, r3, r9
 800f332:	455b      	cmp	r3, fp
 800f334:	dc31      	bgt.n	800f39a <_printf_float+0x36e>
 800f336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f338:	459a      	cmp	sl, r3
 800f33a:	dc3a      	bgt.n	800f3b2 <_printf_float+0x386>
 800f33c:	6823      	ldr	r3, [r4, #0]
 800f33e:	07da      	lsls	r2, r3, #31
 800f340:	d437      	bmi.n	800f3b2 <_printf_float+0x386>
 800f342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f344:	ebaa 0903 	sub.w	r9, sl, r3
 800f348:	9b06      	ldr	r3, [sp, #24]
 800f34a:	ebaa 0303 	sub.w	r3, sl, r3
 800f34e:	4599      	cmp	r9, r3
 800f350:	bfa8      	it	ge
 800f352:	4699      	movge	r9, r3
 800f354:	f1b9 0f00 	cmp.w	r9, #0
 800f358:	dc33      	bgt.n	800f3c2 <_printf_float+0x396>
 800f35a:	f04f 0800 	mov.w	r8, #0
 800f35e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f362:	f104 0b1a 	add.w	fp, r4, #26
 800f366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f368:	ebaa 0303 	sub.w	r3, sl, r3
 800f36c:	eba3 0309 	sub.w	r3, r3, r9
 800f370:	4543      	cmp	r3, r8
 800f372:	f77f af79 	ble.w	800f268 <_printf_float+0x23c>
 800f376:	2301      	movs	r3, #1
 800f378:	465a      	mov	r2, fp
 800f37a:	4631      	mov	r1, r6
 800f37c:	4628      	mov	r0, r5
 800f37e:	47b8      	blx	r7
 800f380:	3001      	adds	r0, #1
 800f382:	f43f aeae 	beq.w	800f0e2 <_printf_float+0xb6>
 800f386:	f108 0801 	add.w	r8, r8, #1
 800f38a:	e7ec      	b.n	800f366 <_printf_float+0x33a>
 800f38c:	4642      	mov	r2, r8
 800f38e:	4631      	mov	r1, r6
 800f390:	4628      	mov	r0, r5
 800f392:	47b8      	blx	r7
 800f394:	3001      	adds	r0, #1
 800f396:	d1c2      	bne.n	800f31e <_printf_float+0x2f2>
 800f398:	e6a3      	b.n	800f0e2 <_printf_float+0xb6>
 800f39a:	2301      	movs	r3, #1
 800f39c:	4631      	mov	r1, r6
 800f39e:	4628      	mov	r0, r5
 800f3a0:	9206      	str	r2, [sp, #24]
 800f3a2:	47b8      	blx	r7
 800f3a4:	3001      	adds	r0, #1
 800f3a6:	f43f ae9c 	beq.w	800f0e2 <_printf_float+0xb6>
 800f3aa:	9a06      	ldr	r2, [sp, #24]
 800f3ac:	f10b 0b01 	add.w	fp, fp, #1
 800f3b0:	e7bb      	b.n	800f32a <_printf_float+0x2fe>
 800f3b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f3b6:	4631      	mov	r1, r6
 800f3b8:	4628      	mov	r0, r5
 800f3ba:	47b8      	blx	r7
 800f3bc:	3001      	adds	r0, #1
 800f3be:	d1c0      	bne.n	800f342 <_printf_float+0x316>
 800f3c0:	e68f      	b.n	800f0e2 <_printf_float+0xb6>
 800f3c2:	9a06      	ldr	r2, [sp, #24]
 800f3c4:	464b      	mov	r3, r9
 800f3c6:	4442      	add	r2, r8
 800f3c8:	4631      	mov	r1, r6
 800f3ca:	4628      	mov	r0, r5
 800f3cc:	47b8      	blx	r7
 800f3ce:	3001      	adds	r0, #1
 800f3d0:	d1c3      	bne.n	800f35a <_printf_float+0x32e>
 800f3d2:	e686      	b.n	800f0e2 <_printf_float+0xb6>
 800f3d4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f3d8:	f1ba 0f01 	cmp.w	sl, #1
 800f3dc:	dc01      	bgt.n	800f3e2 <_printf_float+0x3b6>
 800f3de:	07db      	lsls	r3, r3, #31
 800f3e0:	d536      	bpl.n	800f450 <_printf_float+0x424>
 800f3e2:	2301      	movs	r3, #1
 800f3e4:	4642      	mov	r2, r8
 800f3e6:	4631      	mov	r1, r6
 800f3e8:	4628      	mov	r0, r5
 800f3ea:	47b8      	blx	r7
 800f3ec:	3001      	adds	r0, #1
 800f3ee:	f43f ae78 	beq.w	800f0e2 <_printf_float+0xb6>
 800f3f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f3f6:	4631      	mov	r1, r6
 800f3f8:	4628      	mov	r0, r5
 800f3fa:	47b8      	blx	r7
 800f3fc:	3001      	adds	r0, #1
 800f3fe:	f43f ae70 	beq.w	800f0e2 <_printf_float+0xb6>
 800f402:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f406:	2200      	movs	r2, #0
 800f408:	2300      	movs	r3, #0
 800f40a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f40e:	f7f1 fb43 	bl	8000a98 <__aeabi_dcmpeq>
 800f412:	b9c0      	cbnz	r0, 800f446 <_printf_float+0x41a>
 800f414:	4653      	mov	r3, sl
 800f416:	f108 0201 	add.w	r2, r8, #1
 800f41a:	4631      	mov	r1, r6
 800f41c:	4628      	mov	r0, r5
 800f41e:	47b8      	blx	r7
 800f420:	3001      	adds	r0, #1
 800f422:	d10c      	bne.n	800f43e <_printf_float+0x412>
 800f424:	e65d      	b.n	800f0e2 <_printf_float+0xb6>
 800f426:	2301      	movs	r3, #1
 800f428:	465a      	mov	r2, fp
 800f42a:	4631      	mov	r1, r6
 800f42c:	4628      	mov	r0, r5
 800f42e:	47b8      	blx	r7
 800f430:	3001      	adds	r0, #1
 800f432:	f43f ae56 	beq.w	800f0e2 <_printf_float+0xb6>
 800f436:	f108 0801 	add.w	r8, r8, #1
 800f43a:	45d0      	cmp	r8, sl
 800f43c:	dbf3      	blt.n	800f426 <_printf_float+0x3fa>
 800f43e:	464b      	mov	r3, r9
 800f440:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f444:	e6df      	b.n	800f206 <_printf_float+0x1da>
 800f446:	f04f 0800 	mov.w	r8, #0
 800f44a:	f104 0b1a 	add.w	fp, r4, #26
 800f44e:	e7f4      	b.n	800f43a <_printf_float+0x40e>
 800f450:	2301      	movs	r3, #1
 800f452:	4642      	mov	r2, r8
 800f454:	e7e1      	b.n	800f41a <_printf_float+0x3ee>
 800f456:	2301      	movs	r3, #1
 800f458:	464a      	mov	r2, r9
 800f45a:	4631      	mov	r1, r6
 800f45c:	4628      	mov	r0, r5
 800f45e:	47b8      	blx	r7
 800f460:	3001      	adds	r0, #1
 800f462:	f43f ae3e 	beq.w	800f0e2 <_printf_float+0xb6>
 800f466:	f108 0801 	add.w	r8, r8, #1
 800f46a:	68e3      	ldr	r3, [r4, #12]
 800f46c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f46e:	1a5b      	subs	r3, r3, r1
 800f470:	4543      	cmp	r3, r8
 800f472:	dcf0      	bgt.n	800f456 <_printf_float+0x42a>
 800f474:	e6fc      	b.n	800f270 <_printf_float+0x244>
 800f476:	f04f 0800 	mov.w	r8, #0
 800f47a:	f104 0919 	add.w	r9, r4, #25
 800f47e:	e7f4      	b.n	800f46a <_printf_float+0x43e>

0800f480 <_printf_common>:
 800f480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f484:	4616      	mov	r6, r2
 800f486:	4698      	mov	r8, r3
 800f488:	688a      	ldr	r2, [r1, #8]
 800f48a:	690b      	ldr	r3, [r1, #16]
 800f48c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f490:	4293      	cmp	r3, r2
 800f492:	bfb8      	it	lt
 800f494:	4613      	movlt	r3, r2
 800f496:	6033      	str	r3, [r6, #0]
 800f498:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f49c:	4607      	mov	r7, r0
 800f49e:	460c      	mov	r4, r1
 800f4a0:	b10a      	cbz	r2, 800f4a6 <_printf_common+0x26>
 800f4a2:	3301      	adds	r3, #1
 800f4a4:	6033      	str	r3, [r6, #0]
 800f4a6:	6823      	ldr	r3, [r4, #0]
 800f4a8:	0699      	lsls	r1, r3, #26
 800f4aa:	bf42      	ittt	mi
 800f4ac:	6833      	ldrmi	r3, [r6, #0]
 800f4ae:	3302      	addmi	r3, #2
 800f4b0:	6033      	strmi	r3, [r6, #0]
 800f4b2:	6825      	ldr	r5, [r4, #0]
 800f4b4:	f015 0506 	ands.w	r5, r5, #6
 800f4b8:	d106      	bne.n	800f4c8 <_printf_common+0x48>
 800f4ba:	f104 0a19 	add.w	sl, r4, #25
 800f4be:	68e3      	ldr	r3, [r4, #12]
 800f4c0:	6832      	ldr	r2, [r6, #0]
 800f4c2:	1a9b      	subs	r3, r3, r2
 800f4c4:	42ab      	cmp	r3, r5
 800f4c6:	dc26      	bgt.n	800f516 <_printf_common+0x96>
 800f4c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f4cc:	6822      	ldr	r2, [r4, #0]
 800f4ce:	3b00      	subs	r3, #0
 800f4d0:	bf18      	it	ne
 800f4d2:	2301      	movne	r3, #1
 800f4d4:	0692      	lsls	r2, r2, #26
 800f4d6:	d42b      	bmi.n	800f530 <_printf_common+0xb0>
 800f4d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f4dc:	4641      	mov	r1, r8
 800f4de:	4638      	mov	r0, r7
 800f4e0:	47c8      	blx	r9
 800f4e2:	3001      	adds	r0, #1
 800f4e4:	d01e      	beq.n	800f524 <_printf_common+0xa4>
 800f4e6:	6823      	ldr	r3, [r4, #0]
 800f4e8:	6922      	ldr	r2, [r4, #16]
 800f4ea:	f003 0306 	and.w	r3, r3, #6
 800f4ee:	2b04      	cmp	r3, #4
 800f4f0:	bf02      	ittt	eq
 800f4f2:	68e5      	ldreq	r5, [r4, #12]
 800f4f4:	6833      	ldreq	r3, [r6, #0]
 800f4f6:	1aed      	subeq	r5, r5, r3
 800f4f8:	68a3      	ldr	r3, [r4, #8]
 800f4fa:	bf0c      	ite	eq
 800f4fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f500:	2500      	movne	r5, #0
 800f502:	4293      	cmp	r3, r2
 800f504:	bfc4      	itt	gt
 800f506:	1a9b      	subgt	r3, r3, r2
 800f508:	18ed      	addgt	r5, r5, r3
 800f50a:	2600      	movs	r6, #0
 800f50c:	341a      	adds	r4, #26
 800f50e:	42b5      	cmp	r5, r6
 800f510:	d11a      	bne.n	800f548 <_printf_common+0xc8>
 800f512:	2000      	movs	r0, #0
 800f514:	e008      	b.n	800f528 <_printf_common+0xa8>
 800f516:	2301      	movs	r3, #1
 800f518:	4652      	mov	r2, sl
 800f51a:	4641      	mov	r1, r8
 800f51c:	4638      	mov	r0, r7
 800f51e:	47c8      	blx	r9
 800f520:	3001      	adds	r0, #1
 800f522:	d103      	bne.n	800f52c <_printf_common+0xac>
 800f524:	f04f 30ff 	mov.w	r0, #4294967295
 800f528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f52c:	3501      	adds	r5, #1
 800f52e:	e7c6      	b.n	800f4be <_printf_common+0x3e>
 800f530:	18e1      	adds	r1, r4, r3
 800f532:	1c5a      	adds	r2, r3, #1
 800f534:	2030      	movs	r0, #48	@ 0x30
 800f536:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f53a:	4422      	add	r2, r4
 800f53c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f540:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f544:	3302      	adds	r3, #2
 800f546:	e7c7      	b.n	800f4d8 <_printf_common+0x58>
 800f548:	2301      	movs	r3, #1
 800f54a:	4622      	mov	r2, r4
 800f54c:	4641      	mov	r1, r8
 800f54e:	4638      	mov	r0, r7
 800f550:	47c8      	blx	r9
 800f552:	3001      	adds	r0, #1
 800f554:	d0e6      	beq.n	800f524 <_printf_common+0xa4>
 800f556:	3601      	adds	r6, #1
 800f558:	e7d9      	b.n	800f50e <_printf_common+0x8e>
	...

0800f55c <_printf_i>:
 800f55c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f560:	7e0f      	ldrb	r7, [r1, #24]
 800f562:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f564:	2f78      	cmp	r7, #120	@ 0x78
 800f566:	4691      	mov	r9, r2
 800f568:	4680      	mov	r8, r0
 800f56a:	460c      	mov	r4, r1
 800f56c:	469a      	mov	sl, r3
 800f56e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f572:	d807      	bhi.n	800f584 <_printf_i+0x28>
 800f574:	2f62      	cmp	r7, #98	@ 0x62
 800f576:	d80a      	bhi.n	800f58e <_printf_i+0x32>
 800f578:	2f00      	cmp	r7, #0
 800f57a:	f000 80d1 	beq.w	800f720 <_printf_i+0x1c4>
 800f57e:	2f58      	cmp	r7, #88	@ 0x58
 800f580:	f000 80b8 	beq.w	800f6f4 <_printf_i+0x198>
 800f584:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f588:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f58c:	e03a      	b.n	800f604 <_printf_i+0xa8>
 800f58e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f592:	2b15      	cmp	r3, #21
 800f594:	d8f6      	bhi.n	800f584 <_printf_i+0x28>
 800f596:	a101      	add	r1, pc, #4	@ (adr r1, 800f59c <_printf_i+0x40>)
 800f598:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f59c:	0800f5f5 	.word	0x0800f5f5
 800f5a0:	0800f609 	.word	0x0800f609
 800f5a4:	0800f585 	.word	0x0800f585
 800f5a8:	0800f585 	.word	0x0800f585
 800f5ac:	0800f585 	.word	0x0800f585
 800f5b0:	0800f585 	.word	0x0800f585
 800f5b4:	0800f609 	.word	0x0800f609
 800f5b8:	0800f585 	.word	0x0800f585
 800f5bc:	0800f585 	.word	0x0800f585
 800f5c0:	0800f585 	.word	0x0800f585
 800f5c4:	0800f585 	.word	0x0800f585
 800f5c8:	0800f707 	.word	0x0800f707
 800f5cc:	0800f633 	.word	0x0800f633
 800f5d0:	0800f6c1 	.word	0x0800f6c1
 800f5d4:	0800f585 	.word	0x0800f585
 800f5d8:	0800f585 	.word	0x0800f585
 800f5dc:	0800f729 	.word	0x0800f729
 800f5e0:	0800f585 	.word	0x0800f585
 800f5e4:	0800f633 	.word	0x0800f633
 800f5e8:	0800f585 	.word	0x0800f585
 800f5ec:	0800f585 	.word	0x0800f585
 800f5f0:	0800f6c9 	.word	0x0800f6c9
 800f5f4:	6833      	ldr	r3, [r6, #0]
 800f5f6:	1d1a      	adds	r2, r3, #4
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	6032      	str	r2, [r6, #0]
 800f5fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f600:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f604:	2301      	movs	r3, #1
 800f606:	e09c      	b.n	800f742 <_printf_i+0x1e6>
 800f608:	6833      	ldr	r3, [r6, #0]
 800f60a:	6820      	ldr	r0, [r4, #0]
 800f60c:	1d19      	adds	r1, r3, #4
 800f60e:	6031      	str	r1, [r6, #0]
 800f610:	0606      	lsls	r6, r0, #24
 800f612:	d501      	bpl.n	800f618 <_printf_i+0xbc>
 800f614:	681d      	ldr	r5, [r3, #0]
 800f616:	e003      	b.n	800f620 <_printf_i+0xc4>
 800f618:	0645      	lsls	r5, r0, #25
 800f61a:	d5fb      	bpl.n	800f614 <_printf_i+0xb8>
 800f61c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f620:	2d00      	cmp	r5, #0
 800f622:	da03      	bge.n	800f62c <_printf_i+0xd0>
 800f624:	232d      	movs	r3, #45	@ 0x2d
 800f626:	426d      	negs	r5, r5
 800f628:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f62c:	4858      	ldr	r0, [pc, #352]	@ (800f790 <_printf_i+0x234>)
 800f62e:	230a      	movs	r3, #10
 800f630:	e011      	b.n	800f656 <_printf_i+0xfa>
 800f632:	6821      	ldr	r1, [r4, #0]
 800f634:	6833      	ldr	r3, [r6, #0]
 800f636:	0608      	lsls	r0, r1, #24
 800f638:	f853 5b04 	ldr.w	r5, [r3], #4
 800f63c:	d402      	bmi.n	800f644 <_printf_i+0xe8>
 800f63e:	0649      	lsls	r1, r1, #25
 800f640:	bf48      	it	mi
 800f642:	b2ad      	uxthmi	r5, r5
 800f644:	2f6f      	cmp	r7, #111	@ 0x6f
 800f646:	4852      	ldr	r0, [pc, #328]	@ (800f790 <_printf_i+0x234>)
 800f648:	6033      	str	r3, [r6, #0]
 800f64a:	bf14      	ite	ne
 800f64c:	230a      	movne	r3, #10
 800f64e:	2308      	moveq	r3, #8
 800f650:	2100      	movs	r1, #0
 800f652:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f656:	6866      	ldr	r6, [r4, #4]
 800f658:	60a6      	str	r6, [r4, #8]
 800f65a:	2e00      	cmp	r6, #0
 800f65c:	db05      	blt.n	800f66a <_printf_i+0x10e>
 800f65e:	6821      	ldr	r1, [r4, #0]
 800f660:	432e      	orrs	r6, r5
 800f662:	f021 0104 	bic.w	r1, r1, #4
 800f666:	6021      	str	r1, [r4, #0]
 800f668:	d04b      	beq.n	800f702 <_printf_i+0x1a6>
 800f66a:	4616      	mov	r6, r2
 800f66c:	fbb5 f1f3 	udiv	r1, r5, r3
 800f670:	fb03 5711 	mls	r7, r3, r1, r5
 800f674:	5dc7      	ldrb	r7, [r0, r7]
 800f676:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f67a:	462f      	mov	r7, r5
 800f67c:	42bb      	cmp	r3, r7
 800f67e:	460d      	mov	r5, r1
 800f680:	d9f4      	bls.n	800f66c <_printf_i+0x110>
 800f682:	2b08      	cmp	r3, #8
 800f684:	d10b      	bne.n	800f69e <_printf_i+0x142>
 800f686:	6823      	ldr	r3, [r4, #0]
 800f688:	07df      	lsls	r7, r3, #31
 800f68a:	d508      	bpl.n	800f69e <_printf_i+0x142>
 800f68c:	6923      	ldr	r3, [r4, #16]
 800f68e:	6861      	ldr	r1, [r4, #4]
 800f690:	4299      	cmp	r1, r3
 800f692:	bfde      	ittt	le
 800f694:	2330      	movle	r3, #48	@ 0x30
 800f696:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f69a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f69e:	1b92      	subs	r2, r2, r6
 800f6a0:	6122      	str	r2, [r4, #16]
 800f6a2:	f8cd a000 	str.w	sl, [sp]
 800f6a6:	464b      	mov	r3, r9
 800f6a8:	aa03      	add	r2, sp, #12
 800f6aa:	4621      	mov	r1, r4
 800f6ac:	4640      	mov	r0, r8
 800f6ae:	f7ff fee7 	bl	800f480 <_printf_common>
 800f6b2:	3001      	adds	r0, #1
 800f6b4:	d14a      	bne.n	800f74c <_printf_i+0x1f0>
 800f6b6:	f04f 30ff 	mov.w	r0, #4294967295
 800f6ba:	b004      	add	sp, #16
 800f6bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6c0:	6823      	ldr	r3, [r4, #0]
 800f6c2:	f043 0320 	orr.w	r3, r3, #32
 800f6c6:	6023      	str	r3, [r4, #0]
 800f6c8:	4832      	ldr	r0, [pc, #200]	@ (800f794 <_printf_i+0x238>)
 800f6ca:	2778      	movs	r7, #120	@ 0x78
 800f6cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f6d0:	6823      	ldr	r3, [r4, #0]
 800f6d2:	6831      	ldr	r1, [r6, #0]
 800f6d4:	061f      	lsls	r7, r3, #24
 800f6d6:	f851 5b04 	ldr.w	r5, [r1], #4
 800f6da:	d402      	bmi.n	800f6e2 <_printf_i+0x186>
 800f6dc:	065f      	lsls	r7, r3, #25
 800f6de:	bf48      	it	mi
 800f6e0:	b2ad      	uxthmi	r5, r5
 800f6e2:	6031      	str	r1, [r6, #0]
 800f6e4:	07d9      	lsls	r1, r3, #31
 800f6e6:	bf44      	itt	mi
 800f6e8:	f043 0320 	orrmi.w	r3, r3, #32
 800f6ec:	6023      	strmi	r3, [r4, #0]
 800f6ee:	b11d      	cbz	r5, 800f6f8 <_printf_i+0x19c>
 800f6f0:	2310      	movs	r3, #16
 800f6f2:	e7ad      	b.n	800f650 <_printf_i+0xf4>
 800f6f4:	4826      	ldr	r0, [pc, #152]	@ (800f790 <_printf_i+0x234>)
 800f6f6:	e7e9      	b.n	800f6cc <_printf_i+0x170>
 800f6f8:	6823      	ldr	r3, [r4, #0]
 800f6fa:	f023 0320 	bic.w	r3, r3, #32
 800f6fe:	6023      	str	r3, [r4, #0]
 800f700:	e7f6      	b.n	800f6f0 <_printf_i+0x194>
 800f702:	4616      	mov	r6, r2
 800f704:	e7bd      	b.n	800f682 <_printf_i+0x126>
 800f706:	6833      	ldr	r3, [r6, #0]
 800f708:	6825      	ldr	r5, [r4, #0]
 800f70a:	6961      	ldr	r1, [r4, #20]
 800f70c:	1d18      	adds	r0, r3, #4
 800f70e:	6030      	str	r0, [r6, #0]
 800f710:	062e      	lsls	r6, r5, #24
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	d501      	bpl.n	800f71a <_printf_i+0x1be>
 800f716:	6019      	str	r1, [r3, #0]
 800f718:	e002      	b.n	800f720 <_printf_i+0x1c4>
 800f71a:	0668      	lsls	r0, r5, #25
 800f71c:	d5fb      	bpl.n	800f716 <_printf_i+0x1ba>
 800f71e:	8019      	strh	r1, [r3, #0]
 800f720:	2300      	movs	r3, #0
 800f722:	6123      	str	r3, [r4, #16]
 800f724:	4616      	mov	r6, r2
 800f726:	e7bc      	b.n	800f6a2 <_printf_i+0x146>
 800f728:	6833      	ldr	r3, [r6, #0]
 800f72a:	1d1a      	adds	r2, r3, #4
 800f72c:	6032      	str	r2, [r6, #0]
 800f72e:	681e      	ldr	r6, [r3, #0]
 800f730:	6862      	ldr	r2, [r4, #4]
 800f732:	2100      	movs	r1, #0
 800f734:	4630      	mov	r0, r6
 800f736:	f7f0 fd33 	bl	80001a0 <memchr>
 800f73a:	b108      	cbz	r0, 800f740 <_printf_i+0x1e4>
 800f73c:	1b80      	subs	r0, r0, r6
 800f73e:	6060      	str	r0, [r4, #4]
 800f740:	6863      	ldr	r3, [r4, #4]
 800f742:	6123      	str	r3, [r4, #16]
 800f744:	2300      	movs	r3, #0
 800f746:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f74a:	e7aa      	b.n	800f6a2 <_printf_i+0x146>
 800f74c:	6923      	ldr	r3, [r4, #16]
 800f74e:	4632      	mov	r2, r6
 800f750:	4649      	mov	r1, r9
 800f752:	4640      	mov	r0, r8
 800f754:	47d0      	blx	sl
 800f756:	3001      	adds	r0, #1
 800f758:	d0ad      	beq.n	800f6b6 <_printf_i+0x15a>
 800f75a:	6823      	ldr	r3, [r4, #0]
 800f75c:	079b      	lsls	r3, r3, #30
 800f75e:	d413      	bmi.n	800f788 <_printf_i+0x22c>
 800f760:	68e0      	ldr	r0, [r4, #12]
 800f762:	9b03      	ldr	r3, [sp, #12]
 800f764:	4298      	cmp	r0, r3
 800f766:	bfb8      	it	lt
 800f768:	4618      	movlt	r0, r3
 800f76a:	e7a6      	b.n	800f6ba <_printf_i+0x15e>
 800f76c:	2301      	movs	r3, #1
 800f76e:	4632      	mov	r2, r6
 800f770:	4649      	mov	r1, r9
 800f772:	4640      	mov	r0, r8
 800f774:	47d0      	blx	sl
 800f776:	3001      	adds	r0, #1
 800f778:	d09d      	beq.n	800f6b6 <_printf_i+0x15a>
 800f77a:	3501      	adds	r5, #1
 800f77c:	68e3      	ldr	r3, [r4, #12]
 800f77e:	9903      	ldr	r1, [sp, #12]
 800f780:	1a5b      	subs	r3, r3, r1
 800f782:	42ab      	cmp	r3, r5
 800f784:	dcf2      	bgt.n	800f76c <_printf_i+0x210>
 800f786:	e7eb      	b.n	800f760 <_printf_i+0x204>
 800f788:	2500      	movs	r5, #0
 800f78a:	f104 0619 	add.w	r6, r4, #25
 800f78e:	e7f5      	b.n	800f77c <_printf_i+0x220>
 800f790:	0801355e 	.word	0x0801355e
 800f794:	0801356f 	.word	0x0801356f

0800f798 <std>:
 800f798:	2300      	movs	r3, #0
 800f79a:	b510      	push	{r4, lr}
 800f79c:	4604      	mov	r4, r0
 800f79e:	e9c0 3300 	strd	r3, r3, [r0]
 800f7a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f7a6:	6083      	str	r3, [r0, #8]
 800f7a8:	8181      	strh	r1, [r0, #12]
 800f7aa:	6643      	str	r3, [r0, #100]	@ 0x64
 800f7ac:	81c2      	strh	r2, [r0, #14]
 800f7ae:	6183      	str	r3, [r0, #24]
 800f7b0:	4619      	mov	r1, r3
 800f7b2:	2208      	movs	r2, #8
 800f7b4:	305c      	adds	r0, #92	@ 0x5c
 800f7b6:	f000 fa37 	bl	800fc28 <memset>
 800f7ba:	4b0d      	ldr	r3, [pc, #52]	@ (800f7f0 <std+0x58>)
 800f7bc:	6263      	str	r3, [r4, #36]	@ 0x24
 800f7be:	4b0d      	ldr	r3, [pc, #52]	@ (800f7f4 <std+0x5c>)
 800f7c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f7c2:	4b0d      	ldr	r3, [pc, #52]	@ (800f7f8 <std+0x60>)
 800f7c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f7c6:	4b0d      	ldr	r3, [pc, #52]	@ (800f7fc <std+0x64>)
 800f7c8:	6323      	str	r3, [r4, #48]	@ 0x30
 800f7ca:	4b0d      	ldr	r3, [pc, #52]	@ (800f800 <std+0x68>)
 800f7cc:	6224      	str	r4, [r4, #32]
 800f7ce:	429c      	cmp	r4, r3
 800f7d0:	d006      	beq.n	800f7e0 <std+0x48>
 800f7d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f7d6:	4294      	cmp	r4, r2
 800f7d8:	d002      	beq.n	800f7e0 <std+0x48>
 800f7da:	33d0      	adds	r3, #208	@ 0xd0
 800f7dc:	429c      	cmp	r4, r3
 800f7de:	d105      	bne.n	800f7ec <std+0x54>
 800f7e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f7e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f7e8:	f000 ba9a 	b.w	800fd20 <__retarget_lock_init_recursive>
 800f7ec:	bd10      	pop	{r4, pc}
 800f7ee:	bf00      	nop
 800f7f0:	0800fa79 	.word	0x0800fa79
 800f7f4:	0800fa9b 	.word	0x0800fa9b
 800f7f8:	0800fad3 	.word	0x0800fad3
 800f7fc:	0800faf7 	.word	0x0800faf7
 800f800:	20001964 	.word	0x20001964

0800f804 <stdio_exit_handler>:
 800f804:	4a02      	ldr	r2, [pc, #8]	@ (800f810 <stdio_exit_handler+0xc>)
 800f806:	4903      	ldr	r1, [pc, #12]	@ (800f814 <stdio_exit_handler+0x10>)
 800f808:	4803      	ldr	r0, [pc, #12]	@ (800f818 <stdio_exit_handler+0x14>)
 800f80a:	f000 b869 	b.w	800f8e0 <_fwalk_sglue>
 800f80e:	bf00      	nop
 800f810:	20000050 	.word	0x20000050
 800f814:	08011929 	.word	0x08011929
 800f818:	20000060 	.word	0x20000060

0800f81c <cleanup_stdio>:
 800f81c:	6841      	ldr	r1, [r0, #4]
 800f81e:	4b0c      	ldr	r3, [pc, #48]	@ (800f850 <cleanup_stdio+0x34>)
 800f820:	4299      	cmp	r1, r3
 800f822:	b510      	push	{r4, lr}
 800f824:	4604      	mov	r4, r0
 800f826:	d001      	beq.n	800f82c <cleanup_stdio+0x10>
 800f828:	f002 f87e 	bl	8011928 <_fflush_r>
 800f82c:	68a1      	ldr	r1, [r4, #8]
 800f82e:	4b09      	ldr	r3, [pc, #36]	@ (800f854 <cleanup_stdio+0x38>)
 800f830:	4299      	cmp	r1, r3
 800f832:	d002      	beq.n	800f83a <cleanup_stdio+0x1e>
 800f834:	4620      	mov	r0, r4
 800f836:	f002 f877 	bl	8011928 <_fflush_r>
 800f83a:	68e1      	ldr	r1, [r4, #12]
 800f83c:	4b06      	ldr	r3, [pc, #24]	@ (800f858 <cleanup_stdio+0x3c>)
 800f83e:	4299      	cmp	r1, r3
 800f840:	d004      	beq.n	800f84c <cleanup_stdio+0x30>
 800f842:	4620      	mov	r0, r4
 800f844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f848:	f002 b86e 	b.w	8011928 <_fflush_r>
 800f84c:	bd10      	pop	{r4, pc}
 800f84e:	bf00      	nop
 800f850:	20001964 	.word	0x20001964
 800f854:	200019cc 	.word	0x200019cc
 800f858:	20001a34 	.word	0x20001a34

0800f85c <global_stdio_init.part.0>:
 800f85c:	b510      	push	{r4, lr}
 800f85e:	4b0b      	ldr	r3, [pc, #44]	@ (800f88c <global_stdio_init.part.0+0x30>)
 800f860:	4c0b      	ldr	r4, [pc, #44]	@ (800f890 <global_stdio_init.part.0+0x34>)
 800f862:	4a0c      	ldr	r2, [pc, #48]	@ (800f894 <global_stdio_init.part.0+0x38>)
 800f864:	601a      	str	r2, [r3, #0]
 800f866:	4620      	mov	r0, r4
 800f868:	2200      	movs	r2, #0
 800f86a:	2104      	movs	r1, #4
 800f86c:	f7ff ff94 	bl	800f798 <std>
 800f870:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f874:	2201      	movs	r2, #1
 800f876:	2109      	movs	r1, #9
 800f878:	f7ff ff8e 	bl	800f798 <std>
 800f87c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f880:	2202      	movs	r2, #2
 800f882:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f886:	2112      	movs	r1, #18
 800f888:	f7ff bf86 	b.w	800f798 <std>
 800f88c:	20001a9c 	.word	0x20001a9c
 800f890:	20001964 	.word	0x20001964
 800f894:	0800f805 	.word	0x0800f805

0800f898 <__sfp_lock_acquire>:
 800f898:	4801      	ldr	r0, [pc, #4]	@ (800f8a0 <__sfp_lock_acquire+0x8>)
 800f89a:	f000 ba42 	b.w	800fd22 <__retarget_lock_acquire_recursive>
 800f89e:	bf00      	nop
 800f8a0:	20001aa5 	.word	0x20001aa5

0800f8a4 <__sfp_lock_release>:
 800f8a4:	4801      	ldr	r0, [pc, #4]	@ (800f8ac <__sfp_lock_release+0x8>)
 800f8a6:	f000 ba3d 	b.w	800fd24 <__retarget_lock_release_recursive>
 800f8aa:	bf00      	nop
 800f8ac:	20001aa5 	.word	0x20001aa5

0800f8b0 <__sinit>:
 800f8b0:	b510      	push	{r4, lr}
 800f8b2:	4604      	mov	r4, r0
 800f8b4:	f7ff fff0 	bl	800f898 <__sfp_lock_acquire>
 800f8b8:	6a23      	ldr	r3, [r4, #32]
 800f8ba:	b11b      	cbz	r3, 800f8c4 <__sinit+0x14>
 800f8bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8c0:	f7ff bff0 	b.w	800f8a4 <__sfp_lock_release>
 800f8c4:	4b04      	ldr	r3, [pc, #16]	@ (800f8d8 <__sinit+0x28>)
 800f8c6:	6223      	str	r3, [r4, #32]
 800f8c8:	4b04      	ldr	r3, [pc, #16]	@ (800f8dc <__sinit+0x2c>)
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d1f5      	bne.n	800f8bc <__sinit+0xc>
 800f8d0:	f7ff ffc4 	bl	800f85c <global_stdio_init.part.0>
 800f8d4:	e7f2      	b.n	800f8bc <__sinit+0xc>
 800f8d6:	bf00      	nop
 800f8d8:	0800f81d 	.word	0x0800f81d
 800f8dc:	20001a9c 	.word	0x20001a9c

0800f8e0 <_fwalk_sglue>:
 800f8e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8e4:	4607      	mov	r7, r0
 800f8e6:	4688      	mov	r8, r1
 800f8e8:	4614      	mov	r4, r2
 800f8ea:	2600      	movs	r6, #0
 800f8ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f8f0:	f1b9 0901 	subs.w	r9, r9, #1
 800f8f4:	d505      	bpl.n	800f902 <_fwalk_sglue+0x22>
 800f8f6:	6824      	ldr	r4, [r4, #0]
 800f8f8:	2c00      	cmp	r4, #0
 800f8fa:	d1f7      	bne.n	800f8ec <_fwalk_sglue+0xc>
 800f8fc:	4630      	mov	r0, r6
 800f8fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f902:	89ab      	ldrh	r3, [r5, #12]
 800f904:	2b01      	cmp	r3, #1
 800f906:	d907      	bls.n	800f918 <_fwalk_sglue+0x38>
 800f908:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f90c:	3301      	adds	r3, #1
 800f90e:	d003      	beq.n	800f918 <_fwalk_sglue+0x38>
 800f910:	4629      	mov	r1, r5
 800f912:	4638      	mov	r0, r7
 800f914:	47c0      	blx	r8
 800f916:	4306      	orrs	r6, r0
 800f918:	3568      	adds	r5, #104	@ 0x68
 800f91a:	e7e9      	b.n	800f8f0 <_fwalk_sglue+0x10>

0800f91c <iprintf>:
 800f91c:	b40f      	push	{r0, r1, r2, r3}
 800f91e:	b507      	push	{r0, r1, r2, lr}
 800f920:	4906      	ldr	r1, [pc, #24]	@ (800f93c <iprintf+0x20>)
 800f922:	ab04      	add	r3, sp, #16
 800f924:	6808      	ldr	r0, [r1, #0]
 800f926:	f853 2b04 	ldr.w	r2, [r3], #4
 800f92a:	6881      	ldr	r1, [r0, #8]
 800f92c:	9301      	str	r3, [sp, #4]
 800f92e:	f001 fe5f 	bl	80115f0 <_vfiprintf_r>
 800f932:	b003      	add	sp, #12
 800f934:	f85d eb04 	ldr.w	lr, [sp], #4
 800f938:	b004      	add	sp, #16
 800f93a:	4770      	bx	lr
 800f93c:	2000005c 	.word	0x2000005c

0800f940 <putchar>:
 800f940:	4b02      	ldr	r3, [pc, #8]	@ (800f94c <putchar+0xc>)
 800f942:	4601      	mov	r1, r0
 800f944:	6818      	ldr	r0, [r3, #0]
 800f946:	6882      	ldr	r2, [r0, #8]
 800f948:	f002 b878 	b.w	8011a3c <_putc_r>
 800f94c:	2000005c 	.word	0x2000005c

0800f950 <_puts_r>:
 800f950:	6a03      	ldr	r3, [r0, #32]
 800f952:	b570      	push	{r4, r5, r6, lr}
 800f954:	6884      	ldr	r4, [r0, #8]
 800f956:	4605      	mov	r5, r0
 800f958:	460e      	mov	r6, r1
 800f95a:	b90b      	cbnz	r3, 800f960 <_puts_r+0x10>
 800f95c:	f7ff ffa8 	bl	800f8b0 <__sinit>
 800f960:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f962:	07db      	lsls	r3, r3, #31
 800f964:	d405      	bmi.n	800f972 <_puts_r+0x22>
 800f966:	89a3      	ldrh	r3, [r4, #12]
 800f968:	0598      	lsls	r0, r3, #22
 800f96a:	d402      	bmi.n	800f972 <_puts_r+0x22>
 800f96c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f96e:	f000 f9d8 	bl	800fd22 <__retarget_lock_acquire_recursive>
 800f972:	89a3      	ldrh	r3, [r4, #12]
 800f974:	0719      	lsls	r1, r3, #28
 800f976:	d502      	bpl.n	800f97e <_puts_r+0x2e>
 800f978:	6923      	ldr	r3, [r4, #16]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d135      	bne.n	800f9ea <_puts_r+0x9a>
 800f97e:	4621      	mov	r1, r4
 800f980:	4628      	mov	r0, r5
 800f982:	f000 f8fb 	bl	800fb7c <__swsetup_r>
 800f986:	b380      	cbz	r0, 800f9ea <_puts_r+0x9a>
 800f988:	f04f 35ff 	mov.w	r5, #4294967295
 800f98c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f98e:	07da      	lsls	r2, r3, #31
 800f990:	d405      	bmi.n	800f99e <_puts_r+0x4e>
 800f992:	89a3      	ldrh	r3, [r4, #12]
 800f994:	059b      	lsls	r3, r3, #22
 800f996:	d402      	bmi.n	800f99e <_puts_r+0x4e>
 800f998:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f99a:	f000 f9c3 	bl	800fd24 <__retarget_lock_release_recursive>
 800f99e:	4628      	mov	r0, r5
 800f9a0:	bd70      	pop	{r4, r5, r6, pc}
 800f9a2:	2b00      	cmp	r3, #0
 800f9a4:	da04      	bge.n	800f9b0 <_puts_r+0x60>
 800f9a6:	69a2      	ldr	r2, [r4, #24]
 800f9a8:	429a      	cmp	r2, r3
 800f9aa:	dc17      	bgt.n	800f9dc <_puts_r+0x8c>
 800f9ac:	290a      	cmp	r1, #10
 800f9ae:	d015      	beq.n	800f9dc <_puts_r+0x8c>
 800f9b0:	6823      	ldr	r3, [r4, #0]
 800f9b2:	1c5a      	adds	r2, r3, #1
 800f9b4:	6022      	str	r2, [r4, #0]
 800f9b6:	7019      	strb	r1, [r3, #0]
 800f9b8:	68a3      	ldr	r3, [r4, #8]
 800f9ba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f9be:	3b01      	subs	r3, #1
 800f9c0:	60a3      	str	r3, [r4, #8]
 800f9c2:	2900      	cmp	r1, #0
 800f9c4:	d1ed      	bne.n	800f9a2 <_puts_r+0x52>
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	da11      	bge.n	800f9ee <_puts_r+0x9e>
 800f9ca:	4622      	mov	r2, r4
 800f9cc:	210a      	movs	r1, #10
 800f9ce:	4628      	mov	r0, r5
 800f9d0:	f000 f895 	bl	800fafe <__swbuf_r>
 800f9d4:	3001      	adds	r0, #1
 800f9d6:	d0d7      	beq.n	800f988 <_puts_r+0x38>
 800f9d8:	250a      	movs	r5, #10
 800f9da:	e7d7      	b.n	800f98c <_puts_r+0x3c>
 800f9dc:	4622      	mov	r2, r4
 800f9de:	4628      	mov	r0, r5
 800f9e0:	f000 f88d 	bl	800fafe <__swbuf_r>
 800f9e4:	3001      	adds	r0, #1
 800f9e6:	d1e7      	bne.n	800f9b8 <_puts_r+0x68>
 800f9e8:	e7ce      	b.n	800f988 <_puts_r+0x38>
 800f9ea:	3e01      	subs	r6, #1
 800f9ec:	e7e4      	b.n	800f9b8 <_puts_r+0x68>
 800f9ee:	6823      	ldr	r3, [r4, #0]
 800f9f0:	1c5a      	adds	r2, r3, #1
 800f9f2:	6022      	str	r2, [r4, #0]
 800f9f4:	220a      	movs	r2, #10
 800f9f6:	701a      	strb	r2, [r3, #0]
 800f9f8:	e7ee      	b.n	800f9d8 <_puts_r+0x88>
	...

0800f9fc <puts>:
 800f9fc:	4b02      	ldr	r3, [pc, #8]	@ (800fa08 <puts+0xc>)
 800f9fe:	4601      	mov	r1, r0
 800fa00:	6818      	ldr	r0, [r3, #0]
 800fa02:	f7ff bfa5 	b.w	800f950 <_puts_r>
 800fa06:	bf00      	nop
 800fa08:	2000005c 	.word	0x2000005c

0800fa0c <sniprintf>:
 800fa0c:	b40c      	push	{r2, r3}
 800fa0e:	b530      	push	{r4, r5, lr}
 800fa10:	4b18      	ldr	r3, [pc, #96]	@ (800fa74 <sniprintf+0x68>)
 800fa12:	1e0c      	subs	r4, r1, #0
 800fa14:	681d      	ldr	r5, [r3, #0]
 800fa16:	b09d      	sub	sp, #116	@ 0x74
 800fa18:	da08      	bge.n	800fa2c <sniprintf+0x20>
 800fa1a:	238b      	movs	r3, #139	@ 0x8b
 800fa1c:	602b      	str	r3, [r5, #0]
 800fa1e:	f04f 30ff 	mov.w	r0, #4294967295
 800fa22:	b01d      	add	sp, #116	@ 0x74
 800fa24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fa28:	b002      	add	sp, #8
 800fa2a:	4770      	bx	lr
 800fa2c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fa30:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fa34:	f04f 0300 	mov.w	r3, #0
 800fa38:	931b      	str	r3, [sp, #108]	@ 0x6c
 800fa3a:	bf14      	ite	ne
 800fa3c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800fa40:	4623      	moveq	r3, r4
 800fa42:	9304      	str	r3, [sp, #16]
 800fa44:	9307      	str	r3, [sp, #28]
 800fa46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fa4a:	9002      	str	r0, [sp, #8]
 800fa4c:	9006      	str	r0, [sp, #24]
 800fa4e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fa52:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800fa54:	ab21      	add	r3, sp, #132	@ 0x84
 800fa56:	a902      	add	r1, sp, #8
 800fa58:	4628      	mov	r0, r5
 800fa5a:	9301      	str	r3, [sp, #4]
 800fa5c:	f001 fca2 	bl	80113a4 <_svfiprintf_r>
 800fa60:	1c43      	adds	r3, r0, #1
 800fa62:	bfbc      	itt	lt
 800fa64:	238b      	movlt	r3, #139	@ 0x8b
 800fa66:	602b      	strlt	r3, [r5, #0]
 800fa68:	2c00      	cmp	r4, #0
 800fa6a:	d0da      	beq.n	800fa22 <sniprintf+0x16>
 800fa6c:	9b02      	ldr	r3, [sp, #8]
 800fa6e:	2200      	movs	r2, #0
 800fa70:	701a      	strb	r2, [r3, #0]
 800fa72:	e7d6      	b.n	800fa22 <sniprintf+0x16>
 800fa74:	2000005c 	.word	0x2000005c

0800fa78 <__sread>:
 800fa78:	b510      	push	{r4, lr}
 800fa7a:	460c      	mov	r4, r1
 800fa7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa80:	f000 f900 	bl	800fc84 <_read_r>
 800fa84:	2800      	cmp	r0, #0
 800fa86:	bfab      	itete	ge
 800fa88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fa8a:	89a3      	ldrhlt	r3, [r4, #12]
 800fa8c:	181b      	addge	r3, r3, r0
 800fa8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fa92:	bfac      	ite	ge
 800fa94:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fa96:	81a3      	strhlt	r3, [r4, #12]
 800fa98:	bd10      	pop	{r4, pc}

0800fa9a <__swrite>:
 800fa9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa9e:	461f      	mov	r7, r3
 800faa0:	898b      	ldrh	r3, [r1, #12]
 800faa2:	05db      	lsls	r3, r3, #23
 800faa4:	4605      	mov	r5, r0
 800faa6:	460c      	mov	r4, r1
 800faa8:	4616      	mov	r6, r2
 800faaa:	d505      	bpl.n	800fab8 <__swrite+0x1e>
 800faac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fab0:	2302      	movs	r3, #2
 800fab2:	2200      	movs	r2, #0
 800fab4:	f000 f8d4 	bl	800fc60 <_lseek_r>
 800fab8:	89a3      	ldrh	r3, [r4, #12]
 800faba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fabe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fac2:	81a3      	strh	r3, [r4, #12]
 800fac4:	4632      	mov	r2, r6
 800fac6:	463b      	mov	r3, r7
 800fac8:	4628      	mov	r0, r5
 800faca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800face:	f000 b8eb 	b.w	800fca8 <_write_r>

0800fad2 <__sseek>:
 800fad2:	b510      	push	{r4, lr}
 800fad4:	460c      	mov	r4, r1
 800fad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fada:	f000 f8c1 	bl	800fc60 <_lseek_r>
 800fade:	1c43      	adds	r3, r0, #1
 800fae0:	89a3      	ldrh	r3, [r4, #12]
 800fae2:	bf15      	itete	ne
 800fae4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fae6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800faea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800faee:	81a3      	strheq	r3, [r4, #12]
 800faf0:	bf18      	it	ne
 800faf2:	81a3      	strhne	r3, [r4, #12]
 800faf4:	bd10      	pop	{r4, pc}

0800faf6 <__sclose>:
 800faf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fafa:	f000 b8a1 	b.w	800fc40 <_close_r>

0800fafe <__swbuf_r>:
 800fafe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb00:	460e      	mov	r6, r1
 800fb02:	4614      	mov	r4, r2
 800fb04:	4605      	mov	r5, r0
 800fb06:	b118      	cbz	r0, 800fb10 <__swbuf_r+0x12>
 800fb08:	6a03      	ldr	r3, [r0, #32]
 800fb0a:	b90b      	cbnz	r3, 800fb10 <__swbuf_r+0x12>
 800fb0c:	f7ff fed0 	bl	800f8b0 <__sinit>
 800fb10:	69a3      	ldr	r3, [r4, #24]
 800fb12:	60a3      	str	r3, [r4, #8]
 800fb14:	89a3      	ldrh	r3, [r4, #12]
 800fb16:	071a      	lsls	r2, r3, #28
 800fb18:	d501      	bpl.n	800fb1e <__swbuf_r+0x20>
 800fb1a:	6923      	ldr	r3, [r4, #16]
 800fb1c:	b943      	cbnz	r3, 800fb30 <__swbuf_r+0x32>
 800fb1e:	4621      	mov	r1, r4
 800fb20:	4628      	mov	r0, r5
 800fb22:	f000 f82b 	bl	800fb7c <__swsetup_r>
 800fb26:	b118      	cbz	r0, 800fb30 <__swbuf_r+0x32>
 800fb28:	f04f 37ff 	mov.w	r7, #4294967295
 800fb2c:	4638      	mov	r0, r7
 800fb2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb30:	6823      	ldr	r3, [r4, #0]
 800fb32:	6922      	ldr	r2, [r4, #16]
 800fb34:	1a98      	subs	r0, r3, r2
 800fb36:	6963      	ldr	r3, [r4, #20]
 800fb38:	b2f6      	uxtb	r6, r6
 800fb3a:	4283      	cmp	r3, r0
 800fb3c:	4637      	mov	r7, r6
 800fb3e:	dc05      	bgt.n	800fb4c <__swbuf_r+0x4e>
 800fb40:	4621      	mov	r1, r4
 800fb42:	4628      	mov	r0, r5
 800fb44:	f001 fef0 	bl	8011928 <_fflush_r>
 800fb48:	2800      	cmp	r0, #0
 800fb4a:	d1ed      	bne.n	800fb28 <__swbuf_r+0x2a>
 800fb4c:	68a3      	ldr	r3, [r4, #8]
 800fb4e:	3b01      	subs	r3, #1
 800fb50:	60a3      	str	r3, [r4, #8]
 800fb52:	6823      	ldr	r3, [r4, #0]
 800fb54:	1c5a      	adds	r2, r3, #1
 800fb56:	6022      	str	r2, [r4, #0]
 800fb58:	701e      	strb	r6, [r3, #0]
 800fb5a:	6962      	ldr	r2, [r4, #20]
 800fb5c:	1c43      	adds	r3, r0, #1
 800fb5e:	429a      	cmp	r2, r3
 800fb60:	d004      	beq.n	800fb6c <__swbuf_r+0x6e>
 800fb62:	89a3      	ldrh	r3, [r4, #12]
 800fb64:	07db      	lsls	r3, r3, #31
 800fb66:	d5e1      	bpl.n	800fb2c <__swbuf_r+0x2e>
 800fb68:	2e0a      	cmp	r6, #10
 800fb6a:	d1df      	bne.n	800fb2c <__swbuf_r+0x2e>
 800fb6c:	4621      	mov	r1, r4
 800fb6e:	4628      	mov	r0, r5
 800fb70:	f001 feda 	bl	8011928 <_fflush_r>
 800fb74:	2800      	cmp	r0, #0
 800fb76:	d0d9      	beq.n	800fb2c <__swbuf_r+0x2e>
 800fb78:	e7d6      	b.n	800fb28 <__swbuf_r+0x2a>
	...

0800fb7c <__swsetup_r>:
 800fb7c:	b538      	push	{r3, r4, r5, lr}
 800fb7e:	4b29      	ldr	r3, [pc, #164]	@ (800fc24 <__swsetup_r+0xa8>)
 800fb80:	4605      	mov	r5, r0
 800fb82:	6818      	ldr	r0, [r3, #0]
 800fb84:	460c      	mov	r4, r1
 800fb86:	b118      	cbz	r0, 800fb90 <__swsetup_r+0x14>
 800fb88:	6a03      	ldr	r3, [r0, #32]
 800fb8a:	b90b      	cbnz	r3, 800fb90 <__swsetup_r+0x14>
 800fb8c:	f7ff fe90 	bl	800f8b0 <__sinit>
 800fb90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb94:	0719      	lsls	r1, r3, #28
 800fb96:	d422      	bmi.n	800fbde <__swsetup_r+0x62>
 800fb98:	06da      	lsls	r2, r3, #27
 800fb9a:	d407      	bmi.n	800fbac <__swsetup_r+0x30>
 800fb9c:	2209      	movs	r2, #9
 800fb9e:	602a      	str	r2, [r5, #0]
 800fba0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fba4:	81a3      	strh	r3, [r4, #12]
 800fba6:	f04f 30ff 	mov.w	r0, #4294967295
 800fbaa:	e033      	b.n	800fc14 <__swsetup_r+0x98>
 800fbac:	0758      	lsls	r0, r3, #29
 800fbae:	d512      	bpl.n	800fbd6 <__swsetup_r+0x5a>
 800fbb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fbb2:	b141      	cbz	r1, 800fbc6 <__swsetup_r+0x4a>
 800fbb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fbb8:	4299      	cmp	r1, r3
 800fbba:	d002      	beq.n	800fbc2 <__swsetup_r+0x46>
 800fbbc:	4628      	mov	r0, r5
 800fbbe:	f000 ff1b 	bl	80109f8 <_free_r>
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	6363      	str	r3, [r4, #52]	@ 0x34
 800fbc6:	89a3      	ldrh	r3, [r4, #12]
 800fbc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fbcc:	81a3      	strh	r3, [r4, #12]
 800fbce:	2300      	movs	r3, #0
 800fbd0:	6063      	str	r3, [r4, #4]
 800fbd2:	6923      	ldr	r3, [r4, #16]
 800fbd4:	6023      	str	r3, [r4, #0]
 800fbd6:	89a3      	ldrh	r3, [r4, #12]
 800fbd8:	f043 0308 	orr.w	r3, r3, #8
 800fbdc:	81a3      	strh	r3, [r4, #12]
 800fbde:	6923      	ldr	r3, [r4, #16]
 800fbe0:	b94b      	cbnz	r3, 800fbf6 <__swsetup_r+0x7a>
 800fbe2:	89a3      	ldrh	r3, [r4, #12]
 800fbe4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fbe8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fbec:	d003      	beq.n	800fbf6 <__swsetup_r+0x7a>
 800fbee:	4621      	mov	r1, r4
 800fbf0:	4628      	mov	r0, r5
 800fbf2:	f001 fee7 	bl	80119c4 <__smakebuf_r>
 800fbf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbfa:	f013 0201 	ands.w	r2, r3, #1
 800fbfe:	d00a      	beq.n	800fc16 <__swsetup_r+0x9a>
 800fc00:	2200      	movs	r2, #0
 800fc02:	60a2      	str	r2, [r4, #8]
 800fc04:	6962      	ldr	r2, [r4, #20]
 800fc06:	4252      	negs	r2, r2
 800fc08:	61a2      	str	r2, [r4, #24]
 800fc0a:	6922      	ldr	r2, [r4, #16]
 800fc0c:	b942      	cbnz	r2, 800fc20 <__swsetup_r+0xa4>
 800fc0e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fc12:	d1c5      	bne.n	800fba0 <__swsetup_r+0x24>
 800fc14:	bd38      	pop	{r3, r4, r5, pc}
 800fc16:	0799      	lsls	r1, r3, #30
 800fc18:	bf58      	it	pl
 800fc1a:	6962      	ldrpl	r2, [r4, #20]
 800fc1c:	60a2      	str	r2, [r4, #8]
 800fc1e:	e7f4      	b.n	800fc0a <__swsetup_r+0x8e>
 800fc20:	2000      	movs	r0, #0
 800fc22:	e7f7      	b.n	800fc14 <__swsetup_r+0x98>
 800fc24:	2000005c 	.word	0x2000005c

0800fc28 <memset>:
 800fc28:	4402      	add	r2, r0
 800fc2a:	4603      	mov	r3, r0
 800fc2c:	4293      	cmp	r3, r2
 800fc2e:	d100      	bne.n	800fc32 <memset+0xa>
 800fc30:	4770      	bx	lr
 800fc32:	f803 1b01 	strb.w	r1, [r3], #1
 800fc36:	e7f9      	b.n	800fc2c <memset+0x4>

0800fc38 <_localeconv_r>:
 800fc38:	4800      	ldr	r0, [pc, #0]	@ (800fc3c <_localeconv_r+0x4>)
 800fc3a:	4770      	bx	lr
 800fc3c:	2000019c 	.word	0x2000019c

0800fc40 <_close_r>:
 800fc40:	b538      	push	{r3, r4, r5, lr}
 800fc42:	4d06      	ldr	r5, [pc, #24]	@ (800fc5c <_close_r+0x1c>)
 800fc44:	2300      	movs	r3, #0
 800fc46:	4604      	mov	r4, r0
 800fc48:	4608      	mov	r0, r1
 800fc4a:	602b      	str	r3, [r5, #0]
 800fc4c:	f7f4 f91f 	bl	8003e8e <_close>
 800fc50:	1c43      	adds	r3, r0, #1
 800fc52:	d102      	bne.n	800fc5a <_close_r+0x1a>
 800fc54:	682b      	ldr	r3, [r5, #0]
 800fc56:	b103      	cbz	r3, 800fc5a <_close_r+0x1a>
 800fc58:	6023      	str	r3, [r4, #0]
 800fc5a:	bd38      	pop	{r3, r4, r5, pc}
 800fc5c:	20001aa0 	.word	0x20001aa0

0800fc60 <_lseek_r>:
 800fc60:	b538      	push	{r3, r4, r5, lr}
 800fc62:	4d07      	ldr	r5, [pc, #28]	@ (800fc80 <_lseek_r+0x20>)
 800fc64:	4604      	mov	r4, r0
 800fc66:	4608      	mov	r0, r1
 800fc68:	4611      	mov	r1, r2
 800fc6a:	2200      	movs	r2, #0
 800fc6c:	602a      	str	r2, [r5, #0]
 800fc6e:	461a      	mov	r2, r3
 800fc70:	f7f4 f934 	bl	8003edc <_lseek>
 800fc74:	1c43      	adds	r3, r0, #1
 800fc76:	d102      	bne.n	800fc7e <_lseek_r+0x1e>
 800fc78:	682b      	ldr	r3, [r5, #0]
 800fc7a:	b103      	cbz	r3, 800fc7e <_lseek_r+0x1e>
 800fc7c:	6023      	str	r3, [r4, #0]
 800fc7e:	bd38      	pop	{r3, r4, r5, pc}
 800fc80:	20001aa0 	.word	0x20001aa0

0800fc84 <_read_r>:
 800fc84:	b538      	push	{r3, r4, r5, lr}
 800fc86:	4d07      	ldr	r5, [pc, #28]	@ (800fca4 <_read_r+0x20>)
 800fc88:	4604      	mov	r4, r0
 800fc8a:	4608      	mov	r0, r1
 800fc8c:	4611      	mov	r1, r2
 800fc8e:	2200      	movs	r2, #0
 800fc90:	602a      	str	r2, [r5, #0]
 800fc92:	461a      	mov	r2, r3
 800fc94:	f7f4 f8de 	bl	8003e54 <_read>
 800fc98:	1c43      	adds	r3, r0, #1
 800fc9a:	d102      	bne.n	800fca2 <_read_r+0x1e>
 800fc9c:	682b      	ldr	r3, [r5, #0]
 800fc9e:	b103      	cbz	r3, 800fca2 <_read_r+0x1e>
 800fca0:	6023      	str	r3, [r4, #0]
 800fca2:	bd38      	pop	{r3, r4, r5, pc}
 800fca4:	20001aa0 	.word	0x20001aa0

0800fca8 <_write_r>:
 800fca8:	b538      	push	{r3, r4, r5, lr}
 800fcaa:	4d07      	ldr	r5, [pc, #28]	@ (800fcc8 <_write_r+0x20>)
 800fcac:	4604      	mov	r4, r0
 800fcae:	4608      	mov	r0, r1
 800fcb0:	4611      	mov	r1, r2
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	602a      	str	r2, [r5, #0]
 800fcb6:	461a      	mov	r2, r3
 800fcb8:	f7fd f8ec 	bl	800ce94 <_write>
 800fcbc:	1c43      	adds	r3, r0, #1
 800fcbe:	d102      	bne.n	800fcc6 <_write_r+0x1e>
 800fcc0:	682b      	ldr	r3, [r5, #0]
 800fcc2:	b103      	cbz	r3, 800fcc6 <_write_r+0x1e>
 800fcc4:	6023      	str	r3, [r4, #0]
 800fcc6:	bd38      	pop	{r3, r4, r5, pc}
 800fcc8:	20001aa0 	.word	0x20001aa0

0800fccc <__errno>:
 800fccc:	4b01      	ldr	r3, [pc, #4]	@ (800fcd4 <__errno+0x8>)
 800fcce:	6818      	ldr	r0, [r3, #0]
 800fcd0:	4770      	bx	lr
 800fcd2:	bf00      	nop
 800fcd4:	2000005c 	.word	0x2000005c

0800fcd8 <__libc_init_array>:
 800fcd8:	b570      	push	{r4, r5, r6, lr}
 800fcda:	4d0d      	ldr	r5, [pc, #52]	@ (800fd10 <__libc_init_array+0x38>)
 800fcdc:	4c0d      	ldr	r4, [pc, #52]	@ (800fd14 <__libc_init_array+0x3c>)
 800fcde:	1b64      	subs	r4, r4, r5
 800fce0:	10a4      	asrs	r4, r4, #2
 800fce2:	2600      	movs	r6, #0
 800fce4:	42a6      	cmp	r6, r4
 800fce6:	d109      	bne.n	800fcfc <__libc_init_array+0x24>
 800fce8:	4d0b      	ldr	r5, [pc, #44]	@ (800fd18 <__libc_init_array+0x40>)
 800fcea:	4c0c      	ldr	r4, [pc, #48]	@ (800fd1c <__libc_init_array+0x44>)
 800fcec:	f002 f80c 	bl	8011d08 <_init>
 800fcf0:	1b64      	subs	r4, r4, r5
 800fcf2:	10a4      	asrs	r4, r4, #2
 800fcf4:	2600      	movs	r6, #0
 800fcf6:	42a6      	cmp	r6, r4
 800fcf8:	d105      	bne.n	800fd06 <__libc_init_array+0x2e>
 800fcfa:	bd70      	pop	{r4, r5, r6, pc}
 800fcfc:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd00:	4798      	blx	r3
 800fd02:	3601      	adds	r6, #1
 800fd04:	e7ee      	b.n	800fce4 <__libc_init_array+0xc>
 800fd06:	f855 3b04 	ldr.w	r3, [r5], #4
 800fd0a:	4798      	blx	r3
 800fd0c:	3601      	adds	r6, #1
 800fd0e:	e7f2      	b.n	800fcf6 <__libc_init_array+0x1e>
 800fd10:	080138cc 	.word	0x080138cc
 800fd14:	080138cc 	.word	0x080138cc
 800fd18:	080138cc 	.word	0x080138cc
 800fd1c:	080138d0 	.word	0x080138d0

0800fd20 <__retarget_lock_init_recursive>:
 800fd20:	4770      	bx	lr

0800fd22 <__retarget_lock_acquire_recursive>:
 800fd22:	4770      	bx	lr

0800fd24 <__retarget_lock_release_recursive>:
 800fd24:	4770      	bx	lr

0800fd26 <memcpy>:
 800fd26:	440a      	add	r2, r1
 800fd28:	4291      	cmp	r1, r2
 800fd2a:	f100 33ff 	add.w	r3, r0, #4294967295
 800fd2e:	d100      	bne.n	800fd32 <memcpy+0xc>
 800fd30:	4770      	bx	lr
 800fd32:	b510      	push	{r4, lr}
 800fd34:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fd38:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fd3c:	4291      	cmp	r1, r2
 800fd3e:	d1f9      	bne.n	800fd34 <memcpy+0xe>
 800fd40:	bd10      	pop	{r4, pc}

0800fd42 <quorem>:
 800fd42:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd46:	6903      	ldr	r3, [r0, #16]
 800fd48:	690c      	ldr	r4, [r1, #16]
 800fd4a:	42a3      	cmp	r3, r4
 800fd4c:	4607      	mov	r7, r0
 800fd4e:	db7e      	blt.n	800fe4e <quorem+0x10c>
 800fd50:	3c01      	subs	r4, #1
 800fd52:	f101 0814 	add.w	r8, r1, #20
 800fd56:	00a3      	lsls	r3, r4, #2
 800fd58:	f100 0514 	add.w	r5, r0, #20
 800fd5c:	9300      	str	r3, [sp, #0]
 800fd5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fd62:	9301      	str	r3, [sp, #4]
 800fd64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fd68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fd6c:	3301      	adds	r3, #1
 800fd6e:	429a      	cmp	r2, r3
 800fd70:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fd74:	fbb2 f6f3 	udiv	r6, r2, r3
 800fd78:	d32e      	bcc.n	800fdd8 <quorem+0x96>
 800fd7a:	f04f 0a00 	mov.w	sl, #0
 800fd7e:	46c4      	mov	ip, r8
 800fd80:	46ae      	mov	lr, r5
 800fd82:	46d3      	mov	fp, sl
 800fd84:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fd88:	b298      	uxth	r0, r3
 800fd8a:	fb06 a000 	mla	r0, r6, r0, sl
 800fd8e:	0c02      	lsrs	r2, r0, #16
 800fd90:	0c1b      	lsrs	r3, r3, #16
 800fd92:	fb06 2303 	mla	r3, r6, r3, r2
 800fd96:	f8de 2000 	ldr.w	r2, [lr]
 800fd9a:	b280      	uxth	r0, r0
 800fd9c:	b292      	uxth	r2, r2
 800fd9e:	1a12      	subs	r2, r2, r0
 800fda0:	445a      	add	r2, fp
 800fda2:	f8de 0000 	ldr.w	r0, [lr]
 800fda6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fdaa:	b29b      	uxth	r3, r3
 800fdac:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fdb0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fdb4:	b292      	uxth	r2, r2
 800fdb6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fdba:	45e1      	cmp	r9, ip
 800fdbc:	f84e 2b04 	str.w	r2, [lr], #4
 800fdc0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fdc4:	d2de      	bcs.n	800fd84 <quorem+0x42>
 800fdc6:	9b00      	ldr	r3, [sp, #0]
 800fdc8:	58eb      	ldr	r3, [r5, r3]
 800fdca:	b92b      	cbnz	r3, 800fdd8 <quorem+0x96>
 800fdcc:	9b01      	ldr	r3, [sp, #4]
 800fdce:	3b04      	subs	r3, #4
 800fdd0:	429d      	cmp	r5, r3
 800fdd2:	461a      	mov	r2, r3
 800fdd4:	d32f      	bcc.n	800fe36 <quorem+0xf4>
 800fdd6:	613c      	str	r4, [r7, #16]
 800fdd8:	4638      	mov	r0, r7
 800fdda:	f001 f97f 	bl	80110dc <__mcmp>
 800fdde:	2800      	cmp	r0, #0
 800fde0:	db25      	blt.n	800fe2e <quorem+0xec>
 800fde2:	4629      	mov	r1, r5
 800fde4:	2000      	movs	r0, #0
 800fde6:	f858 2b04 	ldr.w	r2, [r8], #4
 800fdea:	f8d1 c000 	ldr.w	ip, [r1]
 800fdee:	fa1f fe82 	uxth.w	lr, r2
 800fdf2:	fa1f f38c 	uxth.w	r3, ip
 800fdf6:	eba3 030e 	sub.w	r3, r3, lr
 800fdfa:	4403      	add	r3, r0
 800fdfc:	0c12      	lsrs	r2, r2, #16
 800fdfe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800fe02:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fe06:	b29b      	uxth	r3, r3
 800fe08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fe0c:	45c1      	cmp	r9, r8
 800fe0e:	f841 3b04 	str.w	r3, [r1], #4
 800fe12:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fe16:	d2e6      	bcs.n	800fde6 <quorem+0xa4>
 800fe18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fe1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fe20:	b922      	cbnz	r2, 800fe2c <quorem+0xea>
 800fe22:	3b04      	subs	r3, #4
 800fe24:	429d      	cmp	r5, r3
 800fe26:	461a      	mov	r2, r3
 800fe28:	d30b      	bcc.n	800fe42 <quorem+0x100>
 800fe2a:	613c      	str	r4, [r7, #16]
 800fe2c:	3601      	adds	r6, #1
 800fe2e:	4630      	mov	r0, r6
 800fe30:	b003      	add	sp, #12
 800fe32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe36:	6812      	ldr	r2, [r2, #0]
 800fe38:	3b04      	subs	r3, #4
 800fe3a:	2a00      	cmp	r2, #0
 800fe3c:	d1cb      	bne.n	800fdd6 <quorem+0x94>
 800fe3e:	3c01      	subs	r4, #1
 800fe40:	e7c6      	b.n	800fdd0 <quorem+0x8e>
 800fe42:	6812      	ldr	r2, [r2, #0]
 800fe44:	3b04      	subs	r3, #4
 800fe46:	2a00      	cmp	r2, #0
 800fe48:	d1ef      	bne.n	800fe2a <quorem+0xe8>
 800fe4a:	3c01      	subs	r4, #1
 800fe4c:	e7ea      	b.n	800fe24 <quorem+0xe2>
 800fe4e:	2000      	movs	r0, #0
 800fe50:	e7ee      	b.n	800fe30 <quorem+0xee>
 800fe52:	0000      	movs	r0, r0
 800fe54:	0000      	movs	r0, r0
	...

0800fe58 <_dtoa_r>:
 800fe58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe5c:	69c7      	ldr	r7, [r0, #28]
 800fe5e:	b097      	sub	sp, #92	@ 0x5c
 800fe60:	ed8d 0b04 	vstr	d0, [sp, #16]
 800fe64:	ec55 4b10 	vmov	r4, r5, d0
 800fe68:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800fe6a:	9107      	str	r1, [sp, #28]
 800fe6c:	4681      	mov	r9, r0
 800fe6e:	920c      	str	r2, [sp, #48]	@ 0x30
 800fe70:	9311      	str	r3, [sp, #68]	@ 0x44
 800fe72:	b97f      	cbnz	r7, 800fe94 <_dtoa_r+0x3c>
 800fe74:	2010      	movs	r0, #16
 800fe76:	f000 fe09 	bl	8010a8c <malloc>
 800fe7a:	4602      	mov	r2, r0
 800fe7c:	f8c9 001c 	str.w	r0, [r9, #28]
 800fe80:	b920      	cbnz	r0, 800fe8c <_dtoa_r+0x34>
 800fe82:	4ba9      	ldr	r3, [pc, #676]	@ (8010128 <_dtoa_r+0x2d0>)
 800fe84:	21ef      	movs	r1, #239	@ 0xef
 800fe86:	48a9      	ldr	r0, [pc, #676]	@ (801012c <_dtoa_r+0x2d4>)
 800fe88:	f001 fe58 	bl	8011b3c <__assert_func>
 800fe8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800fe90:	6007      	str	r7, [r0, #0]
 800fe92:	60c7      	str	r7, [r0, #12]
 800fe94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800fe98:	6819      	ldr	r1, [r3, #0]
 800fe9a:	b159      	cbz	r1, 800feb4 <_dtoa_r+0x5c>
 800fe9c:	685a      	ldr	r2, [r3, #4]
 800fe9e:	604a      	str	r2, [r1, #4]
 800fea0:	2301      	movs	r3, #1
 800fea2:	4093      	lsls	r3, r2
 800fea4:	608b      	str	r3, [r1, #8]
 800fea6:	4648      	mov	r0, r9
 800fea8:	f000 fee6 	bl	8010c78 <_Bfree>
 800feac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800feb0:	2200      	movs	r2, #0
 800feb2:	601a      	str	r2, [r3, #0]
 800feb4:	1e2b      	subs	r3, r5, #0
 800feb6:	bfb9      	ittee	lt
 800feb8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800febc:	9305      	strlt	r3, [sp, #20]
 800febe:	2300      	movge	r3, #0
 800fec0:	6033      	strge	r3, [r6, #0]
 800fec2:	9f05      	ldr	r7, [sp, #20]
 800fec4:	4b9a      	ldr	r3, [pc, #616]	@ (8010130 <_dtoa_r+0x2d8>)
 800fec6:	bfbc      	itt	lt
 800fec8:	2201      	movlt	r2, #1
 800feca:	6032      	strlt	r2, [r6, #0]
 800fecc:	43bb      	bics	r3, r7
 800fece:	d112      	bne.n	800fef6 <_dtoa_r+0x9e>
 800fed0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fed2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800fed6:	6013      	str	r3, [r2, #0]
 800fed8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fedc:	4323      	orrs	r3, r4
 800fede:	f000 855a 	beq.w	8010996 <_dtoa_r+0xb3e>
 800fee2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fee4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010144 <_dtoa_r+0x2ec>
 800fee8:	2b00      	cmp	r3, #0
 800feea:	f000 855c 	beq.w	80109a6 <_dtoa_r+0xb4e>
 800feee:	f10a 0303 	add.w	r3, sl, #3
 800fef2:	f000 bd56 	b.w	80109a2 <_dtoa_r+0xb4a>
 800fef6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800fefa:	2200      	movs	r2, #0
 800fefc:	ec51 0b17 	vmov	r0, r1, d7
 800ff00:	2300      	movs	r3, #0
 800ff02:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ff06:	f7f0 fdc7 	bl	8000a98 <__aeabi_dcmpeq>
 800ff0a:	4680      	mov	r8, r0
 800ff0c:	b158      	cbz	r0, 800ff26 <_dtoa_r+0xce>
 800ff0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ff10:	2301      	movs	r3, #1
 800ff12:	6013      	str	r3, [r2, #0]
 800ff14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ff16:	b113      	cbz	r3, 800ff1e <_dtoa_r+0xc6>
 800ff18:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ff1a:	4b86      	ldr	r3, [pc, #536]	@ (8010134 <_dtoa_r+0x2dc>)
 800ff1c:	6013      	str	r3, [r2, #0]
 800ff1e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010148 <_dtoa_r+0x2f0>
 800ff22:	f000 bd40 	b.w	80109a6 <_dtoa_r+0xb4e>
 800ff26:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ff2a:	aa14      	add	r2, sp, #80	@ 0x50
 800ff2c:	a915      	add	r1, sp, #84	@ 0x54
 800ff2e:	4648      	mov	r0, r9
 800ff30:	f001 f984 	bl	801123c <__d2b>
 800ff34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ff38:	9002      	str	r0, [sp, #8]
 800ff3a:	2e00      	cmp	r6, #0
 800ff3c:	d078      	beq.n	8010030 <_dtoa_r+0x1d8>
 800ff3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ff40:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ff44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ff48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ff4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ff50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ff54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ff58:	4619      	mov	r1, r3
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	4b76      	ldr	r3, [pc, #472]	@ (8010138 <_dtoa_r+0x2e0>)
 800ff5e:	f7f0 f97b 	bl	8000258 <__aeabi_dsub>
 800ff62:	a36b      	add	r3, pc, #428	@ (adr r3, 8010110 <_dtoa_r+0x2b8>)
 800ff64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff68:	f7f0 fb2e 	bl	80005c8 <__aeabi_dmul>
 800ff6c:	a36a      	add	r3, pc, #424	@ (adr r3, 8010118 <_dtoa_r+0x2c0>)
 800ff6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff72:	f7f0 f973 	bl	800025c <__adddf3>
 800ff76:	4604      	mov	r4, r0
 800ff78:	4630      	mov	r0, r6
 800ff7a:	460d      	mov	r5, r1
 800ff7c:	f7f0 faba 	bl	80004f4 <__aeabi_i2d>
 800ff80:	a367      	add	r3, pc, #412	@ (adr r3, 8010120 <_dtoa_r+0x2c8>)
 800ff82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff86:	f7f0 fb1f 	bl	80005c8 <__aeabi_dmul>
 800ff8a:	4602      	mov	r2, r0
 800ff8c:	460b      	mov	r3, r1
 800ff8e:	4620      	mov	r0, r4
 800ff90:	4629      	mov	r1, r5
 800ff92:	f7f0 f963 	bl	800025c <__adddf3>
 800ff96:	4604      	mov	r4, r0
 800ff98:	460d      	mov	r5, r1
 800ff9a:	f7f0 fdc5 	bl	8000b28 <__aeabi_d2iz>
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	4607      	mov	r7, r0
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	4620      	mov	r0, r4
 800ffa6:	4629      	mov	r1, r5
 800ffa8:	f7f0 fd80 	bl	8000aac <__aeabi_dcmplt>
 800ffac:	b140      	cbz	r0, 800ffc0 <_dtoa_r+0x168>
 800ffae:	4638      	mov	r0, r7
 800ffb0:	f7f0 faa0 	bl	80004f4 <__aeabi_i2d>
 800ffb4:	4622      	mov	r2, r4
 800ffb6:	462b      	mov	r3, r5
 800ffb8:	f7f0 fd6e 	bl	8000a98 <__aeabi_dcmpeq>
 800ffbc:	b900      	cbnz	r0, 800ffc0 <_dtoa_r+0x168>
 800ffbe:	3f01      	subs	r7, #1
 800ffc0:	2f16      	cmp	r7, #22
 800ffc2:	d852      	bhi.n	801006a <_dtoa_r+0x212>
 800ffc4:	4b5d      	ldr	r3, [pc, #372]	@ (801013c <_dtoa_r+0x2e4>)
 800ffc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ffca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ffd2:	f7f0 fd6b 	bl	8000aac <__aeabi_dcmplt>
 800ffd6:	2800      	cmp	r0, #0
 800ffd8:	d049      	beq.n	801006e <_dtoa_r+0x216>
 800ffda:	3f01      	subs	r7, #1
 800ffdc:	2300      	movs	r3, #0
 800ffde:	9310      	str	r3, [sp, #64]	@ 0x40
 800ffe0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ffe2:	1b9b      	subs	r3, r3, r6
 800ffe4:	1e5a      	subs	r2, r3, #1
 800ffe6:	bf45      	ittet	mi
 800ffe8:	f1c3 0301 	rsbmi	r3, r3, #1
 800ffec:	9300      	strmi	r3, [sp, #0]
 800ffee:	2300      	movpl	r3, #0
 800fff0:	2300      	movmi	r3, #0
 800fff2:	9206      	str	r2, [sp, #24]
 800fff4:	bf54      	ite	pl
 800fff6:	9300      	strpl	r3, [sp, #0]
 800fff8:	9306      	strmi	r3, [sp, #24]
 800fffa:	2f00      	cmp	r7, #0
 800fffc:	db39      	blt.n	8010072 <_dtoa_r+0x21a>
 800fffe:	9b06      	ldr	r3, [sp, #24]
 8010000:	970d      	str	r7, [sp, #52]	@ 0x34
 8010002:	443b      	add	r3, r7
 8010004:	9306      	str	r3, [sp, #24]
 8010006:	2300      	movs	r3, #0
 8010008:	9308      	str	r3, [sp, #32]
 801000a:	9b07      	ldr	r3, [sp, #28]
 801000c:	2b09      	cmp	r3, #9
 801000e:	d863      	bhi.n	80100d8 <_dtoa_r+0x280>
 8010010:	2b05      	cmp	r3, #5
 8010012:	bfc4      	itt	gt
 8010014:	3b04      	subgt	r3, #4
 8010016:	9307      	strgt	r3, [sp, #28]
 8010018:	9b07      	ldr	r3, [sp, #28]
 801001a:	f1a3 0302 	sub.w	r3, r3, #2
 801001e:	bfcc      	ite	gt
 8010020:	2400      	movgt	r4, #0
 8010022:	2401      	movle	r4, #1
 8010024:	2b03      	cmp	r3, #3
 8010026:	d863      	bhi.n	80100f0 <_dtoa_r+0x298>
 8010028:	e8df f003 	tbb	[pc, r3]
 801002c:	2b375452 	.word	0x2b375452
 8010030:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010034:	441e      	add	r6, r3
 8010036:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801003a:	2b20      	cmp	r3, #32
 801003c:	bfc1      	itttt	gt
 801003e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010042:	409f      	lslgt	r7, r3
 8010044:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010048:	fa24 f303 	lsrgt.w	r3, r4, r3
 801004c:	bfd6      	itet	le
 801004e:	f1c3 0320 	rsble	r3, r3, #32
 8010052:	ea47 0003 	orrgt.w	r0, r7, r3
 8010056:	fa04 f003 	lslle.w	r0, r4, r3
 801005a:	f7f0 fa3b 	bl	80004d4 <__aeabi_ui2d>
 801005e:	2201      	movs	r2, #1
 8010060:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010064:	3e01      	subs	r6, #1
 8010066:	9212      	str	r2, [sp, #72]	@ 0x48
 8010068:	e776      	b.n	800ff58 <_dtoa_r+0x100>
 801006a:	2301      	movs	r3, #1
 801006c:	e7b7      	b.n	800ffde <_dtoa_r+0x186>
 801006e:	9010      	str	r0, [sp, #64]	@ 0x40
 8010070:	e7b6      	b.n	800ffe0 <_dtoa_r+0x188>
 8010072:	9b00      	ldr	r3, [sp, #0]
 8010074:	1bdb      	subs	r3, r3, r7
 8010076:	9300      	str	r3, [sp, #0]
 8010078:	427b      	negs	r3, r7
 801007a:	9308      	str	r3, [sp, #32]
 801007c:	2300      	movs	r3, #0
 801007e:	930d      	str	r3, [sp, #52]	@ 0x34
 8010080:	e7c3      	b.n	801000a <_dtoa_r+0x1b2>
 8010082:	2301      	movs	r3, #1
 8010084:	9309      	str	r3, [sp, #36]	@ 0x24
 8010086:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010088:	eb07 0b03 	add.w	fp, r7, r3
 801008c:	f10b 0301 	add.w	r3, fp, #1
 8010090:	2b01      	cmp	r3, #1
 8010092:	9303      	str	r3, [sp, #12]
 8010094:	bfb8      	it	lt
 8010096:	2301      	movlt	r3, #1
 8010098:	e006      	b.n	80100a8 <_dtoa_r+0x250>
 801009a:	2301      	movs	r3, #1
 801009c:	9309      	str	r3, [sp, #36]	@ 0x24
 801009e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	dd28      	ble.n	80100f6 <_dtoa_r+0x29e>
 80100a4:	469b      	mov	fp, r3
 80100a6:	9303      	str	r3, [sp, #12]
 80100a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80100ac:	2100      	movs	r1, #0
 80100ae:	2204      	movs	r2, #4
 80100b0:	f102 0514 	add.w	r5, r2, #20
 80100b4:	429d      	cmp	r5, r3
 80100b6:	d926      	bls.n	8010106 <_dtoa_r+0x2ae>
 80100b8:	6041      	str	r1, [r0, #4]
 80100ba:	4648      	mov	r0, r9
 80100bc:	f000 fd9c 	bl	8010bf8 <_Balloc>
 80100c0:	4682      	mov	sl, r0
 80100c2:	2800      	cmp	r0, #0
 80100c4:	d142      	bne.n	801014c <_dtoa_r+0x2f4>
 80100c6:	4b1e      	ldr	r3, [pc, #120]	@ (8010140 <_dtoa_r+0x2e8>)
 80100c8:	4602      	mov	r2, r0
 80100ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80100ce:	e6da      	b.n	800fe86 <_dtoa_r+0x2e>
 80100d0:	2300      	movs	r3, #0
 80100d2:	e7e3      	b.n	801009c <_dtoa_r+0x244>
 80100d4:	2300      	movs	r3, #0
 80100d6:	e7d5      	b.n	8010084 <_dtoa_r+0x22c>
 80100d8:	2401      	movs	r4, #1
 80100da:	2300      	movs	r3, #0
 80100dc:	9307      	str	r3, [sp, #28]
 80100de:	9409      	str	r4, [sp, #36]	@ 0x24
 80100e0:	f04f 3bff 	mov.w	fp, #4294967295
 80100e4:	2200      	movs	r2, #0
 80100e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80100ea:	2312      	movs	r3, #18
 80100ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80100ee:	e7db      	b.n	80100a8 <_dtoa_r+0x250>
 80100f0:	2301      	movs	r3, #1
 80100f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80100f4:	e7f4      	b.n	80100e0 <_dtoa_r+0x288>
 80100f6:	f04f 0b01 	mov.w	fp, #1
 80100fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80100fe:	465b      	mov	r3, fp
 8010100:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010104:	e7d0      	b.n	80100a8 <_dtoa_r+0x250>
 8010106:	3101      	adds	r1, #1
 8010108:	0052      	lsls	r2, r2, #1
 801010a:	e7d1      	b.n	80100b0 <_dtoa_r+0x258>
 801010c:	f3af 8000 	nop.w
 8010110:	636f4361 	.word	0x636f4361
 8010114:	3fd287a7 	.word	0x3fd287a7
 8010118:	8b60c8b3 	.word	0x8b60c8b3
 801011c:	3fc68a28 	.word	0x3fc68a28
 8010120:	509f79fb 	.word	0x509f79fb
 8010124:	3fd34413 	.word	0x3fd34413
 8010128:	0801358d 	.word	0x0801358d
 801012c:	080135a4 	.word	0x080135a4
 8010130:	7ff00000 	.word	0x7ff00000
 8010134:	0801355d 	.word	0x0801355d
 8010138:	3ff80000 	.word	0x3ff80000
 801013c:	080136f8 	.word	0x080136f8
 8010140:	080135fc 	.word	0x080135fc
 8010144:	08013589 	.word	0x08013589
 8010148:	0801355c 	.word	0x0801355c
 801014c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010150:	6018      	str	r0, [r3, #0]
 8010152:	9b03      	ldr	r3, [sp, #12]
 8010154:	2b0e      	cmp	r3, #14
 8010156:	f200 80a1 	bhi.w	801029c <_dtoa_r+0x444>
 801015a:	2c00      	cmp	r4, #0
 801015c:	f000 809e 	beq.w	801029c <_dtoa_r+0x444>
 8010160:	2f00      	cmp	r7, #0
 8010162:	dd33      	ble.n	80101cc <_dtoa_r+0x374>
 8010164:	4b9c      	ldr	r3, [pc, #624]	@ (80103d8 <_dtoa_r+0x580>)
 8010166:	f007 020f 	and.w	r2, r7, #15
 801016a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801016e:	ed93 7b00 	vldr	d7, [r3]
 8010172:	05f8      	lsls	r0, r7, #23
 8010174:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010178:	ea4f 1427 	mov.w	r4, r7, asr #4
 801017c:	d516      	bpl.n	80101ac <_dtoa_r+0x354>
 801017e:	4b97      	ldr	r3, [pc, #604]	@ (80103dc <_dtoa_r+0x584>)
 8010180:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010184:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010188:	f7f0 fb48 	bl	800081c <__aeabi_ddiv>
 801018c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010190:	f004 040f 	and.w	r4, r4, #15
 8010194:	2603      	movs	r6, #3
 8010196:	4d91      	ldr	r5, [pc, #580]	@ (80103dc <_dtoa_r+0x584>)
 8010198:	b954      	cbnz	r4, 80101b0 <_dtoa_r+0x358>
 801019a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801019e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80101a2:	f7f0 fb3b 	bl	800081c <__aeabi_ddiv>
 80101a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80101aa:	e028      	b.n	80101fe <_dtoa_r+0x3a6>
 80101ac:	2602      	movs	r6, #2
 80101ae:	e7f2      	b.n	8010196 <_dtoa_r+0x33e>
 80101b0:	07e1      	lsls	r1, r4, #31
 80101b2:	d508      	bpl.n	80101c6 <_dtoa_r+0x36e>
 80101b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80101b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80101bc:	f7f0 fa04 	bl	80005c8 <__aeabi_dmul>
 80101c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80101c4:	3601      	adds	r6, #1
 80101c6:	1064      	asrs	r4, r4, #1
 80101c8:	3508      	adds	r5, #8
 80101ca:	e7e5      	b.n	8010198 <_dtoa_r+0x340>
 80101cc:	f000 80af 	beq.w	801032e <_dtoa_r+0x4d6>
 80101d0:	427c      	negs	r4, r7
 80101d2:	4b81      	ldr	r3, [pc, #516]	@ (80103d8 <_dtoa_r+0x580>)
 80101d4:	4d81      	ldr	r5, [pc, #516]	@ (80103dc <_dtoa_r+0x584>)
 80101d6:	f004 020f 	and.w	r2, r4, #15
 80101da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80101de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80101e6:	f7f0 f9ef 	bl	80005c8 <__aeabi_dmul>
 80101ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80101ee:	1124      	asrs	r4, r4, #4
 80101f0:	2300      	movs	r3, #0
 80101f2:	2602      	movs	r6, #2
 80101f4:	2c00      	cmp	r4, #0
 80101f6:	f040 808f 	bne.w	8010318 <_dtoa_r+0x4c0>
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d1d3      	bne.n	80101a6 <_dtoa_r+0x34e>
 80101fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010200:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010204:	2b00      	cmp	r3, #0
 8010206:	f000 8094 	beq.w	8010332 <_dtoa_r+0x4da>
 801020a:	4b75      	ldr	r3, [pc, #468]	@ (80103e0 <_dtoa_r+0x588>)
 801020c:	2200      	movs	r2, #0
 801020e:	4620      	mov	r0, r4
 8010210:	4629      	mov	r1, r5
 8010212:	f7f0 fc4b 	bl	8000aac <__aeabi_dcmplt>
 8010216:	2800      	cmp	r0, #0
 8010218:	f000 808b 	beq.w	8010332 <_dtoa_r+0x4da>
 801021c:	9b03      	ldr	r3, [sp, #12]
 801021e:	2b00      	cmp	r3, #0
 8010220:	f000 8087 	beq.w	8010332 <_dtoa_r+0x4da>
 8010224:	f1bb 0f00 	cmp.w	fp, #0
 8010228:	dd34      	ble.n	8010294 <_dtoa_r+0x43c>
 801022a:	4620      	mov	r0, r4
 801022c:	4b6d      	ldr	r3, [pc, #436]	@ (80103e4 <_dtoa_r+0x58c>)
 801022e:	2200      	movs	r2, #0
 8010230:	4629      	mov	r1, r5
 8010232:	f7f0 f9c9 	bl	80005c8 <__aeabi_dmul>
 8010236:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801023a:	f107 38ff 	add.w	r8, r7, #4294967295
 801023e:	3601      	adds	r6, #1
 8010240:	465c      	mov	r4, fp
 8010242:	4630      	mov	r0, r6
 8010244:	f7f0 f956 	bl	80004f4 <__aeabi_i2d>
 8010248:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801024c:	f7f0 f9bc 	bl	80005c8 <__aeabi_dmul>
 8010250:	4b65      	ldr	r3, [pc, #404]	@ (80103e8 <_dtoa_r+0x590>)
 8010252:	2200      	movs	r2, #0
 8010254:	f7f0 f802 	bl	800025c <__adddf3>
 8010258:	4605      	mov	r5, r0
 801025a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801025e:	2c00      	cmp	r4, #0
 8010260:	d16a      	bne.n	8010338 <_dtoa_r+0x4e0>
 8010262:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010266:	4b61      	ldr	r3, [pc, #388]	@ (80103ec <_dtoa_r+0x594>)
 8010268:	2200      	movs	r2, #0
 801026a:	f7ef fff5 	bl	8000258 <__aeabi_dsub>
 801026e:	4602      	mov	r2, r0
 8010270:	460b      	mov	r3, r1
 8010272:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010276:	462a      	mov	r2, r5
 8010278:	4633      	mov	r3, r6
 801027a:	f7f0 fc35 	bl	8000ae8 <__aeabi_dcmpgt>
 801027e:	2800      	cmp	r0, #0
 8010280:	f040 8298 	bne.w	80107b4 <_dtoa_r+0x95c>
 8010284:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010288:	462a      	mov	r2, r5
 801028a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801028e:	f7f0 fc0d 	bl	8000aac <__aeabi_dcmplt>
 8010292:	bb38      	cbnz	r0, 80102e4 <_dtoa_r+0x48c>
 8010294:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010298:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801029c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801029e:	2b00      	cmp	r3, #0
 80102a0:	f2c0 8157 	blt.w	8010552 <_dtoa_r+0x6fa>
 80102a4:	2f0e      	cmp	r7, #14
 80102a6:	f300 8154 	bgt.w	8010552 <_dtoa_r+0x6fa>
 80102aa:	4b4b      	ldr	r3, [pc, #300]	@ (80103d8 <_dtoa_r+0x580>)
 80102ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80102b0:	ed93 7b00 	vldr	d7, [r3]
 80102b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	ed8d 7b00 	vstr	d7, [sp]
 80102bc:	f280 80e5 	bge.w	801048a <_dtoa_r+0x632>
 80102c0:	9b03      	ldr	r3, [sp, #12]
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	f300 80e1 	bgt.w	801048a <_dtoa_r+0x632>
 80102c8:	d10c      	bne.n	80102e4 <_dtoa_r+0x48c>
 80102ca:	4b48      	ldr	r3, [pc, #288]	@ (80103ec <_dtoa_r+0x594>)
 80102cc:	2200      	movs	r2, #0
 80102ce:	ec51 0b17 	vmov	r0, r1, d7
 80102d2:	f7f0 f979 	bl	80005c8 <__aeabi_dmul>
 80102d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80102da:	f7f0 fbfb 	bl	8000ad4 <__aeabi_dcmpge>
 80102de:	2800      	cmp	r0, #0
 80102e0:	f000 8266 	beq.w	80107b0 <_dtoa_r+0x958>
 80102e4:	2400      	movs	r4, #0
 80102e6:	4625      	mov	r5, r4
 80102e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80102ea:	4656      	mov	r6, sl
 80102ec:	ea6f 0803 	mvn.w	r8, r3
 80102f0:	2700      	movs	r7, #0
 80102f2:	4621      	mov	r1, r4
 80102f4:	4648      	mov	r0, r9
 80102f6:	f000 fcbf 	bl	8010c78 <_Bfree>
 80102fa:	2d00      	cmp	r5, #0
 80102fc:	f000 80bd 	beq.w	801047a <_dtoa_r+0x622>
 8010300:	b12f      	cbz	r7, 801030e <_dtoa_r+0x4b6>
 8010302:	42af      	cmp	r7, r5
 8010304:	d003      	beq.n	801030e <_dtoa_r+0x4b6>
 8010306:	4639      	mov	r1, r7
 8010308:	4648      	mov	r0, r9
 801030a:	f000 fcb5 	bl	8010c78 <_Bfree>
 801030e:	4629      	mov	r1, r5
 8010310:	4648      	mov	r0, r9
 8010312:	f000 fcb1 	bl	8010c78 <_Bfree>
 8010316:	e0b0      	b.n	801047a <_dtoa_r+0x622>
 8010318:	07e2      	lsls	r2, r4, #31
 801031a:	d505      	bpl.n	8010328 <_dtoa_r+0x4d0>
 801031c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010320:	f7f0 f952 	bl	80005c8 <__aeabi_dmul>
 8010324:	3601      	adds	r6, #1
 8010326:	2301      	movs	r3, #1
 8010328:	1064      	asrs	r4, r4, #1
 801032a:	3508      	adds	r5, #8
 801032c:	e762      	b.n	80101f4 <_dtoa_r+0x39c>
 801032e:	2602      	movs	r6, #2
 8010330:	e765      	b.n	80101fe <_dtoa_r+0x3a6>
 8010332:	9c03      	ldr	r4, [sp, #12]
 8010334:	46b8      	mov	r8, r7
 8010336:	e784      	b.n	8010242 <_dtoa_r+0x3ea>
 8010338:	4b27      	ldr	r3, [pc, #156]	@ (80103d8 <_dtoa_r+0x580>)
 801033a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801033c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010340:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010344:	4454      	add	r4, sl
 8010346:	2900      	cmp	r1, #0
 8010348:	d054      	beq.n	80103f4 <_dtoa_r+0x59c>
 801034a:	4929      	ldr	r1, [pc, #164]	@ (80103f0 <_dtoa_r+0x598>)
 801034c:	2000      	movs	r0, #0
 801034e:	f7f0 fa65 	bl	800081c <__aeabi_ddiv>
 8010352:	4633      	mov	r3, r6
 8010354:	462a      	mov	r2, r5
 8010356:	f7ef ff7f 	bl	8000258 <__aeabi_dsub>
 801035a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801035e:	4656      	mov	r6, sl
 8010360:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010364:	f7f0 fbe0 	bl	8000b28 <__aeabi_d2iz>
 8010368:	4605      	mov	r5, r0
 801036a:	f7f0 f8c3 	bl	80004f4 <__aeabi_i2d>
 801036e:	4602      	mov	r2, r0
 8010370:	460b      	mov	r3, r1
 8010372:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010376:	f7ef ff6f 	bl	8000258 <__aeabi_dsub>
 801037a:	3530      	adds	r5, #48	@ 0x30
 801037c:	4602      	mov	r2, r0
 801037e:	460b      	mov	r3, r1
 8010380:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010384:	f806 5b01 	strb.w	r5, [r6], #1
 8010388:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801038c:	f7f0 fb8e 	bl	8000aac <__aeabi_dcmplt>
 8010390:	2800      	cmp	r0, #0
 8010392:	d172      	bne.n	801047a <_dtoa_r+0x622>
 8010394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010398:	4911      	ldr	r1, [pc, #68]	@ (80103e0 <_dtoa_r+0x588>)
 801039a:	2000      	movs	r0, #0
 801039c:	f7ef ff5c 	bl	8000258 <__aeabi_dsub>
 80103a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80103a4:	f7f0 fb82 	bl	8000aac <__aeabi_dcmplt>
 80103a8:	2800      	cmp	r0, #0
 80103aa:	f040 80b4 	bne.w	8010516 <_dtoa_r+0x6be>
 80103ae:	42a6      	cmp	r6, r4
 80103b0:	f43f af70 	beq.w	8010294 <_dtoa_r+0x43c>
 80103b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80103b8:	4b0a      	ldr	r3, [pc, #40]	@ (80103e4 <_dtoa_r+0x58c>)
 80103ba:	2200      	movs	r2, #0
 80103bc:	f7f0 f904 	bl	80005c8 <__aeabi_dmul>
 80103c0:	4b08      	ldr	r3, [pc, #32]	@ (80103e4 <_dtoa_r+0x58c>)
 80103c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80103c6:	2200      	movs	r2, #0
 80103c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80103cc:	f7f0 f8fc 	bl	80005c8 <__aeabi_dmul>
 80103d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80103d4:	e7c4      	b.n	8010360 <_dtoa_r+0x508>
 80103d6:	bf00      	nop
 80103d8:	080136f8 	.word	0x080136f8
 80103dc:	080136d0 	.word	0x080136d0
 80103e0:	3ff00000 	.word	0x3ff00000
 80103e4:	40240000 	.word	0x40240000
 80103e8:	401c0000 	.word	0x401c0000
 80103ec:	40140000 	.word	0x40140000
 80103f0:	3fe00000 	.word	0x3fe00000
 80103f4:	4631      	mov	r1, r6
 80103f6:	4628      	mov	r0, r5
 80103f8:	f7f0 f8e6 	bl	80005c8 <__aeabi_dmul>
 80103fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010400:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010402:	4656      	mov	r6, sl
 8010404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010408:	f7f0 fb8e 	bl	8000b28 <__aeabi_d2iz>
 801040c:	4605      	mov	r5, r0
 801040e:	f7f0 f871 	bl	80004f4 <__aeabi_i2d>
 8010412:	4602      	mov	r2, r0
 8010414:	460b      	mov	r3, r1
 8010416:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801041a:	f7ef ff1d 	bl	8000258 <__aeabi_dsub>
 801041e:	3530      	adds	r5, #48	@ 0x30
 8010420:	f806 5b01 	strb.w	r5, [r6], #1
 8010424:	4602      	mov	r2, r0
 8010426:	460b      	mov	r3, r1
 8010428:	42a6      	cmp	r6, r4
 801042a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801042e:	f04f 0200 	mov.w	r2, #0
 8010432:	d124      	bne.n	801047e <_dtoa_r+0x626>
 8010434:	4baf      	ldr	r3, [pc, #700]	@ (80106f4 <_dtoa_r+0x89c>)
 8010436:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801043a:	f7ef ff0f 	bl	800025c <__adddf3>
 801043e:	4602      	mov	r2, r0
 8010440:	460b      	mov	r3, r1
 8010442:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010446:	f7f0 fb4f 	bl	8000ae8 <__aeabi_dcmpgt>
 801044a:	2800      	cmp	r0, #0
 801044c:	d163      	bne.n	8010516 <_dtoa_r+0x6be>
 801044e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010452:	49a8      	ldr	r1, [pc, #672]	@ (80106f4 <_dtoa_r+0x89c>)
 8010454:	2000      	movs	r0, #0
 8010456:	f7ef feff 	bl	8000258 <__aeabi_dsub>
 801045a:	4602      	mov	r2, r0
 801045c:	460b      	mov	r3, r1
 801045e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010462:	f7f0 fb23 	bl	8000aac <__aeabi_dcmplt>
 8010466:	2800      	cmp	r0, #0
 8010468:	f43f af14 	beq.w	8010294 <_dtoa_r+0x43c>
 801046c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801046e:	1e73      	subs	r3, r6, #1
 8010470:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010472:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010476:	2b30      	cmp	r3, #48	@ 0x30
 8010478:	d0f8      	beq.n	801046c <_dtoa_r+0x614>
 801047a:	4647      	mov	r7, r8
 801047c:	e03b      	b.n	80104f6 <_dtoa_r+0x69e>
 801047e:	4b9e      	ldr	r3, [pc, #632]	@ (80106f8 <_dtoa_r+0x8a0>)
 8010480:	f7f0 f8a2 	bl	80005c8 <__aeabi_dmul>
 8010484:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010488:	e7bc      	b.n	8010404 <_dtoa_r+0x5ac>
 801048a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801048e:	4656      	mov	r6, sl
 8010490:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010494:	4620      	mov	r0, r4
 8010496:	4629      	mov	r1, r5
 8010498:	f7f0 f9c0 	bl	800081c <__aeabi_ddiv>
 801049c:	f7f0 fb44 	bl	8000b28 <__aeabi_d2iz>
 80104a0:	4680      	mov	r8, r0
 80104a2:	f7f0 f827 	bl	80004f4 <__aeabi_i2d>
 80104a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104aa:	f7f0 f88d 	bl	80005c8 <__aeabi_dmul>
 80104ae:	4602      	mov	r2, r0
 80104b0:	460b      	mov	r3, r1
 80104b2:	4620      	mov	r0, r4
 80104b4:	4629      	mov	r1, r5
 80104b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80104ba:	f7ef fecd 	bl	8000258 <__aeabi_dsub>
 80104be:	f806 4b01 	strb.w	r4, [r6], #1
 80104c2:	9d03      	ldr	r5, [sp, #12]
 80104c4:	eba6 040a 	sub.w	r4, r6, sl
 80104c8:	42a5      	cmp	r5, r4
 80104ca:	4602      	mov	r2, r0
 80104cc:	460b      	mov	r3, r1
 80104ce:	d133      	bne.n	8010538 <_dtoa_r+0x6e0>
 80104d0:	f7ef fec4 	bl	800025c <__adddf3>
 80104d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104d8:	4604      	mov	r4, r0
 80104da:	460d      	mov	r5, r1
 80104dc:	f7f0 fb04 	bl	8000ae8 <__aeabi_dcmpgt>
 80104e0:	b9c0      	cbnz	r0, 8010514 <_dtoa_r+0x6bc>
 80104e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104e6:	4620      	mov	r0, r4
 80104e8:	4629      	mov	r1, r5
 80104ea:	f7f0 fad5 	bl	8000a98 <__aeabi_dcmpeq>
 80104ee:	b110      	cbz	r0, 80104f6 <_dtoa_r+0x69e>
 80104f0:	f018 0f01 	tst.w	r8, #1
 80104f4:	d10e      	bne.n	8010514 <_dtoa_r+0x6bc>
 80104f6:	9902      	ldr	r1, [sp, #8]
 80104f8:	4648      	mov	r0, r9
 80104fa:	f000 fbbd 	bl	8010c78 <_Bfree>
 80104fe:	2300      	movs	r3, #0
 8010500:	7033      	strb	r3, [r6, #0]
 8010502:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010504:	3701      	adds	r7, #1
 8010506:	601f      	str	r7, [r3, #0]
 8010508:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801050a:	2b00      	cmp	r3, #0
 801050c:	f000 824b 	beq.w	80109a6 <_dtoa_r+0xb4e>
 8010510:	601e      	str	r6, [r3, #0]
 8010512:	e248      	b.n	80109a6 <_dtoa_r+0xb4e>
 8010514:	46b8      	mov	r8, r7
 8010516:	4633      	mov	r3, r6
 8010518:	461e      	mov	r6, r3
 801051a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801051e:	2a39      	cmp	r2, #57	@ 0x39
 8010520:	d106      	bne.n	8010530 <_dtoa_r+0x6d8>
 8010522:	459a      	cmp	sl, r3
 8010524:	d1f8      	bne.n	8010518 <_dtoa_r+0x6c0>
 8010526:	2230      	movs	r2, #48	@ 0x30
 8010528:	f108 0801 	add.w	r8, r8, #1
 801052c:	f88a 2000 	strb.w	r2, [sl]
 8010530:	781a      	ldrb	r2, [r3, #0]
 8010532:	3201      	adds	r2, #1
 8010534:	701a      	strb	r2, [r3, #0]
 8010536:	e7a0      	b.n	801047a <_dtoa_r+0x622>
 8010538:	4b6f      	ldr	r3, [pc, #444]	@ (80106f8 <_dtoa_r+0x8a0>)
 801053a:	2200      	movs	r2, #0
 801053c:	f7f0 f844 	bl	80005c8 <__aeabi_dmul>
 8010540:	2200      	movs	r2, #0
 8010542:	2300      	movs	r3, #0
 8010544:	4604      	mov	r4, r0
 8010546:	460d      	mov	r5, r1
 8010548:	f7f0 faa6 	bl	8000a98 <__aeabi_dcmpeq>
 801054c:	2800      	cmp	r0, #0
 801054e:	d09f      	beq.n	8010490 <_dtoa_r+0x638>
 8010550:	e7d1      	b.n	80104f6 <_dtoa_r+0x69e>
 8010552:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010554:	2a00      	cmp	r2, #0
 8010556:	f000 80ea 	beq.w	801072e <_dtoa_r+0x8d6>
 801055a:	9a07      	ldr	r2, [sp, #28]
 801055c:	2a01      	cmp	r2, #1
 801055e:	f300 80cd 	bgt.w	80106fc <_dtoa_r+0x8a4>
 8010562:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010564:	2a00      	cmp	r2, #0
 8010566:	f000 80c1 	beq.w	80106ec <_dtoa_r+0x894>
 801056a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801056e:	9c08      	ldr	r4, [sp, #32]
 8010570:	9e00      	ldr	r6, [sp, #0]
 8010572:	9a00      	ldr	r2, [sp, #0]
 8010574:	441a      	add	r2, r3
 8010576:	9200      	str	r2, [sp, #0]
 8010578:	9a06      	ldr	r2, [sp, #24]
 801057a:	2101      	movs	r1, #1
 801057c:	441a      	add	r2, r3
 801057e:	4648      	mov	r0, r9
 8010580:	9206      	str	r2, [sp, #24]
 8010582:	f000 fc2d 	bl	8010de0 <__i2b>
 8010586:	4605      	mov	r5, r0
 8010588:	b166      	cbz	r6, 80105a4 <_dtoa_r+0x74c>
 801058a:	9b06      	ldr	r3, [sp, #24]
 801058c:	2b00      	cmp	r3, #0
 801058e:	dd09      	ble.n	80105a4 <_dtoa_r+0x74c>
 8010590:	42b3      	cmp	r3, r6
 8010592:	9a00      	ldr	r2, [sp, #0]
 8010594:	bfa8      	it	ge
 8010596:	4633      	movge	r3, r6
 8010598:	1ad2      	subs	r2, r2, r3
 801059a:	9200      	str	r2, [sp, #0]
 801059c:	9a06      	ldr	r2, [sp, #24]
 801059e:	1af6      	subs	r6, r6, r3
 80105a0:	1ad3      	subs	r3, r2, r3
 80105a2:	9306      	str	r3, [sp, #24]
 80105a4:	9b08      	ldr	r3, [sp, #32]
 80105a6:	b30b      	cbz	r3, 80105ec <_dtoa_r+0x794>
 80105a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	f000 80c6 	beq.w	801073c <_dtoa_r+0x8e4>
 80105b0:	2c00      	cmp	r4, #0
 80105b2:	f000 80c0 	beq.w	8010736 <_dtoa_r+0x8de>
 80105b6:	4629      	mov	r1, r5
 80105b8:	4622      	mov	r2, r4
 80105ba:	4648      	mov	r0, r9
 80105bc:	f000 fcc8 	bl	8010f50 <__pow5mult>
 80105c0:	9a02      	ldr	r2, [sp, #8]
 80105c2:	4601      	mov	r1, r0
 80105c4:	4605      	mov	r5, r0
 80105c6:	4648      	mov	r0, r9
 80105c8:	f000 fc20 	bl	8010e0c <__multiply>
 80105cc:	9902      	ldr	r1, [sp, #8]
 80105ce:	4680      	mov	r8, r0
 80105d0:	4648      	mov	r0, r9
 80105d2:	f000 fb51 	bl	8010c78 <_Bfree>
 80105d6:	9b08      	ldr	r3, [sp, #32]
 80105d8:	1b1b      	subs	r3, r3, r4
 80105da:	9308      	str	r3, [sp, #32]
 80105dc:	f000 80b1 	beq.w	8010742 <_dtoa_r+0x8ea>
 80105e0:	9a08      	ldr	r2, [sp, #32]
 80105e2:	4641      	mov	r1, r8
 80105e4:	4648      	mov	r0, r9
 80105e6:	f000 fcb3 	bl	8010f50 <__pow5mult>
 80105ea:	9002      	str	r0, [sp, #8]
 80105ec:	2101      	movs	r1, #1
 80105ee:	4648      	mov	r0, r9
 80105f0:	f000 fbf6 	bl	8010de0 <__i2b>
 80105f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80105f6:	4604      	mov	r4, r0
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	f000 81d8 	beq.w	80109ae <_dtoa_r+0xb56>
 80105fe:	461a      	mov	r2, r3
 8010600:	4601      	mov	r1, r0
 8010602:	4648      	mov	r0, r9
 8010604:	f000 fca4 	bl	8010f50 <__pow5mult>
 8010608:	9b07      	ldr	r3, [sp, #28]
 801060a:	2b01      	cmp	r3, #1
 801060c:	4604      	mov	r4, r0
 801060e:	f300 809f 	bgt.w	8010750 <_dtoa_r+0x8f8>
 8010612:	9b04      	ldr	r3, [sp, #16]
 8010614:	2b00      	cmp	r3, #0
 8010616:	f040 8097 	bne.w	8010748 <_dtoa_r+0x8f0>
 801061a:	9b05      	ldr	r3, [sp, #20]
 801061c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010620:	2b00      	cmp	r3, #0
 8010622:	f040 8093 	bne.w	801074c <_dtoa_r+0x8f4>
 8010626:	9b05      	ldr	r3, [sp, #20]
 8010628:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801062c:	0d1b      	lsrs	r3, r3, #20
 801062e:	051b      	lsls	r3, r3, #20
 8010630:	b133      	cbz	r3, 8010640 <_dtoa_r+0x7e8>
 8010632:	9b00      	ldr	r3, [sp, #0]
 8010634:	3301      	adds	r3, #1
 8010636:	9300      	str	r3, [sp, #0]
 8010638:	9b06      	ldr	r3, [sp, #24]
 801063a:	3301      	adds	r3, #1
 801063c:	9306      	str	r3, [sp, #24]
 801063e:	2301      	movs	r3, #1
 8010640:	9308      	str	r3, [sp, #32]
 8010642:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010644:	2b00      	cmp	r3, #0
 8010646:	f000 81b8 	beq.w	80109ba <_dtoa_r+0xb62>
 801064a:	6923      	ldr	r3, [r4, #16]
 801064c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010650:	6918      	ldr	r0, [r3, #16]
 8010652:	f000 fb79 	bl	8010d48 <__hi0bits>
 8010656:	f1c0 0020 	rsb	r0, r0, #32
 801065a:	9b06      	ldr	r3, [sp, #24]
 801065c:	4418      	add	r0, r3
 801065e:	f010 001f 	ands.w	r0, r0, #31
 8010662:	f000 8082 	beq.w	801076a <_dtoa_r+0x912>
 8010666:	f1c0 0320 	rsb	r3, r0, #32
 801066a:	2b04      	cmp	r3, #4
 801066c:	dd73      	ble.n	8010756 <_dtoa_r+0x8fe>
 801066e:	9b00      	ldr	r3, [sp, #0]
 8010670:	f1c0 001c 	rsb	r0, r0, #28
 8010674:	4403      	add	r3, r0
 8010676:	9300      	str	r3, [sp, #0]
 8010678:	9b06      	ldr	r3, [sp, #24]
 801067a:	4403      	add	r3, r0
 801067c:	4406      	add	r6, r0
 801067e:	9306      	str	r3, [sp, #24]
 8010680:	9b00      	ldr	r3, [sp, #0]
 8010682:	2b00      	cmp	r3, #0
 8010684:	dd05      	ble.n	8010692 <_dtoa_r+0x83a>
 8010686:	9902      	ldr	r1, [sp, #8]
 8010688:	461a      	mov	r2, r3
 801068a:	4648      	mov	r0, r9
 801068c:	f000 fcba 	bl	8011004 <__lshift>
 8010690:	9002      	str	r0, [sp, #8]
 8010692:	9b06      	ldr	r3, [sp, #24]
 8010694:	2b00      	cmp	r3, #0
 8010696:	dd05      	ble.n	80106a4 <_dtoa_r+0x84c>
 8010698:	4621      	mov	r1, r4
 801069a:	461a      	mov	r2, r3
 801069c:	4648      	mov	r0, r9
 801069e:	f000 fcb1 	bl	8011004 <__lshift>
 80106a2:	4604      	mov	r4, r0
 80106a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d061      	beq.n	801076e <_dtoa_r+0x916>
 80106aa:	9802      	ldr	r0, [sp, #8]
 80106ac:	4621      	mov	r1, r4
 80106ae:	f000 fd15 	bl	80110dc <__mcmp>
 80106b2:	2800      	cmp	r0, #0
 80106b4:	da5b      	bge.n	801076e <_dtoa_r+0x916>
 80106b6:	2300      	movs	r3, #0
 80106b8:	9902      	ldr	r1, [sp, #8]
 80106ba:	220a      	movs	r2, #10
 80106bc:	4648      	mov	r0, r9
 80106be:	f000 fafd 	bl	8010cbc <__multadd>
 80106c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80106c4:	9002      	str	r0, [sp, #8]
 80106c6:	f107 38ff 	add.w	r8, r7, #4294967295
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	f000 8177 	beq.w	80109be <_dtoa_r+0xb66>
 80106d0:	4629      	mov	r1, r5
 80106d2:	2300      	movs	r3, #0
 80106d4:	220a      	movs	r2, #10
 80106d6:	4648      	mov	r0, r9
 80106d8:	f000 faf0 	bl	8010cbc <__multadd>
 80106dc:	f1bb 0f00 	cmp.w	fp, #0
 80106e0:	4605      	mov	r5, r0
 80106e2:	dc6f      	bgt.n	80107c4 <_dtoa_r+0x96c>
 80106e4:	9b07      	ldr	r3, [sp, #28]
 80106e6:	2b02      	cmp	r3, #2
 80106e8:	dc49      	bgt.n	801077e <_dtoa_r+0x926>
 80106ea:	e06b      	b.n	80107c4 <_dtoa_r+0x96c>
 80106ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80106ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80106f2:	e73c      	b.n	801056e <_dtoa_r+0x716>
 80106f4:	3fe00000 	.word	0x3fe00000
 80106f8:	40240000 	.word	0x40240000
 80106fc:	9b03      	ldr	r3, [sp, #12]
 80106fe:	1e5c      	subs	r4, r3, #1
 8010700:	9b08      	ldr	r3, [sp, #32]
 8010702:	42a3      	cmp	r3, r4
 8010704:	db09      	blt.n	801071a <_dtoa_r+0x8c2>
 8010706:	1b1c      	subs	r4, r3, r4
 8010708:	9b03      	ldr	r3, [sp, #12]
 801070a:	2b00      	cmp	r3, #0
 801070c:	f6bf af30 	bge.w	8010570 <_dtoa_r+0x718>
 8010710:	9b00      	ldr	r3, [sp, #0]
 8010712:	9a03      	ldr	r2, [sp, #12]
 8010714:	1a9e      	subs	r6, r3, r2
 8010716:	2300      	movs	r3, #0
 8010718:	e72b      	b.n	8010572 <_dtoa_r+0x71a>
 801071a:	9b08      	ldr	r3, [sp, #32]
 801071c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801071e:	9408      	str	r4, [sp, #32]
 8010720:	1ae3      	subs	r3, r4, r3
 8010722:	441a      	add	r2, r3
 8010724:	9e00      	ldr	r6, [sp, #0]
 8010726:	9b03      	ldr	r3, [sp, #12]
 8010728:	920d      	str	r2, [sp, #52]	@ 0x34
 801072a:	2400      	movs	r4, #0
 801072c:	e721      	b.n	8010572 <_dtoa_r+0x71a>
 801072e:	9c08      	ldr	r4, [sp, #32]
 8010730:	9e00      	ldr	r6, [sp, #0]
 8010732:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8010734:	e728      	b.n	8010588 <_dtoa_r+0x730>
 8010736:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801073a:	e751      	b.n	80105e0 <_dtoa_r+0x788>
 801073c:	9a08      	ldr	r2, [sp, #32]
 801073e:	9902      	ldr	r1, [sp, #8]
 8010740:	e750      	b.n	80105e4 <_dtoa_r+0x78c>
 8010742:	f8cd 8008 	str.w	r8, [sp, #8]
 8010746:	e751      	b.n	80105ec <_dtoa_r+0x794>
 8010748:	2300      	movs	r3, #0
 801074a:	e779      	b.n	8010640 <_dtoa_r+0x7e8>
 801074c:	9b04      	ldr	r3, [sp, #16]
 801074e:	e777      	b.n	8010640 <_dtoa_r+0x7e8>
 8010750:	2300      	movs	r3, #0
 8010752:	9308      	str	r3, [sp, #32]
 8010754:	e779      	b.n	801064a <_dtoa_r+0x7f2>
 8010756:	d093      	beq.n	8010680 <_dtoa_r+0x828>
 8010758:	9a00      	ldr	r2, [sp, #0]
 801075a:	331c      	adds	r3, #28
 801075c:	441a      	add	r2, r3
 801075e:	9200      	str	r2, [sp, #0]
 8010760:	9a06      	ldr	r2, [sp, #24]
 8010762:	441a      	add	r2, r3
 8010764:	441e      	add	r6, r3
 8010766:	9206      	str	r2, [sp, #24]
 8010768:	e78a      	b.n	8010680 <_dtoa_r+0x828>
 801076a:	4603      	mov	r3, r0
 801076c:	e7f4      	b.n	8010758 <_dtoa_r+0x900>
 801076e:	9b03      	ldr	r3, [sp, #12]
 8010770:	2b00      	cmp	r3, #0
 8010772:	46b8      	mov	r8, r7
 8010774:	dc20      	bgt.n	80107b8 <_dtoa_r+0x960>
 8010776:	469b      	mov	fp, r3
 8010778:	9b07      	ldr	r3, [sp, #28]
 801077a:	2b02      	cmp	r3, #2
 801077c:	dd1e      	ble.n	80107bc <_dtoa_r+0x964>
 801077e:	f1bb 0f00 	cmp.w	fp, #0
 8010782:	f47f adb1 	bne.w	80102e8 <_dtoa_r+0x490>
 8010786:	4621      	mov	r1, r4
 8010788:	465b      	mov	r3, fp
 801078a:	2205      	movs	r2, #5
 801078c:	4648      	mov	r0, r9
 801078e:	f000 fa95 	bl	8010cbc <__multadd>
 8010792:	4601      	mov	r1, r0
 8010794:	4604      	mov	r4, r0
 8010796:	9802      	ldr	r0, [sp, #8]
 8010798:	f000 fca0 	bl	80110dc <__mcmp>
 801079c:	2800      	cmp	r0, #0
 801079e:	f77f ada3 	ble.w	80102e8 <_dtoa_r+0x490>
 80107a2:	4656      	mov	r6, sl
 80107a4:	2331      	movs	r3, #49	@ 0x31
 80107a6:	f806 3b01 	strb.w	r3, [r6], #1
 80107aa:	f108 0801 	add.w	r8, r8, #1
 80107ae:	e59f      	b.n	80102f0 <_dtoa_r+0x498>
 80107b0:	9c03      	ldr	r4, [sp, #12]
 80107b2:	46b8      	mov	r8, r7
 80107b4:	4625      	mov	r5, r4
 80107b6:	e7f4      	b.n	80107a2 <_dtoa_r+0x94a>
 80107b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80107bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107be:	2b00      	cmp	r3, #0
 80107c0:	f000 8101 	beq.w	80109c6 <_dtoa_r+0xb6e>
 80107c4:	2e00      	cmp	r6, #0
 80107c6:	dd05      	ble.n	80107d4 <_dtoa_r+0x97c>
 80107c8:	4629      	mov	r1, r5
 80107ca:	4632      	mov	r2, r6
 80107cc:	4648      	mov	r0, r9
 80107ce:	f000 fc19 	bl	8011004 <__lshift>
 80107d2:	4605      	mov	r5, r0
 80107d4:	9b08      	ldr	r3, [sp, #32]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d05c      	beq.n	8010894 <_dtoa_r+0xa3c>
 80107da:	6869      	ldr	r1, [r5, #4]
 80107dc:	4648      	mov	r0, r9
 80107de:	f000 fa0b 	bl	8010bf8 <_Balloc>
 80107e2:	4606      	mov	r6, r0
 80107e4:	b928      	cbnz	r0, 80107f2 <_dtoa_r+0x99a>
 80107e6:	4b82      	ldr	r3, [pc, #520]	@ (80109f0 <_dtoa_r+0xb98>)
 80107e8:	4602      	mov	r2, r0
 80107ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80107ee:	f7ff bb4a 	b.w	800fe86 <_dtoa_r+0x2e>
 80107f2:	692a      	ldr	r2, [r5, #16]
 80107f4:	3202      	adds	r2, #2
 80107f6:	0092      	lsls	r2, r2, #2
 80107f8:	f105 010c 	add.w	r1, r5, #12
 80107fc:	300c      	adds	r0, #12
 80107fe:	f7ff fa92 	bl	800fd26 <memcpy>
 8010802:	2201      	movs	r2, #1
 8010804:	4631      	mov	r1, r6
 8010806:	4648      	mov	r0, r9
 8010808:	f000 fbfc 	bl	8011004 <__lshift>
 801080c:	f10a 0301 	add.w	r3, sl, #1
 8010810:	9300      	str	r3, [sp, #0]
 8010812:	eb0a 030b 	add.w	r3, sl, fp
 8010816:	9308      	str	r3, [sp, #32]
 8010818:	9b04      	ldr	r3, [sp, #16]
 801081a:	f003 0301 	and.w	r3, r3, #1
 801081e:	462f      	mov	r7, r5
 8010820:	9306      	str	r3, [sp, #24]
 8010822:	4605      	mov	r5, r0
 8010824:	9b00      	ldr	r3, [sp, #0]
 8010826:	9802      	ldr	r0, [sp, #8]
 8010828:	4621      	mov	r1, r4
 801082a:	f103 3bff 	add.w	fp, r3, #4294967295
 801082e:	f7ff fa88 	bl	800fd42 <quorem>
 8010832:	4603      	mov	r3, r0
 8010834:	3330      	adds	r3, #48	@ 0x30
 8010836:	9003      	str	r0, [sp, #12]
 8010838:	4639      	mov	r1, r7
 801083a:	9802      	ldr	r0, [sp, #8]
 801083c:	9309      	str	r3, [sp, #36]	@ 0x24
 801083e:	f000 fc4d 	bl	80110dc <__mcmp>
 8010842:	462a      	mov	r2, r5
 8010844:	9004      	str	r0, [sp, #16]
 8010846:	4621      	mov	r1, r4
 8010848:	4648      	mov	r0, r9
 801084a:	f000 fc63 	bl	8011114 <__mdiff>
 801084e:	68c2      	ldr	r2, [r0, #12]
 8010850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010852:	4606      	mov	r6, r0
 8010854:	bb02      	cbnz	r2, 8010898 <_dtoa_r+0xa40>
 8010856:	4601      	mov	r1, r0
 8010858:	9802      	ldr	r0, [sp, #8]
 801085a:	f000 fc3f 	bl	80110dc <__mcmp>
 801085e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010860:	4602      	mov	r2, r0
 8010862:	4631      	mov	r1, r6
 8010864:	4648      	mov	r0, r9
 8010866:	920c      	str	r2, [sp, #48]	@ 0x30
 8010868:	9309      	str	r3, [sp, #36]	@ 0x24
 801086a:	f000 fa05 	bl	8010c78 <_Bfree>
 801086e:	9b07      	ldr	r3, [sp, #28]
 8010870:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010872:	9e00      	ldr	r6, [sp, #0]
 8010874:	ea42 0103 	orr.w	r1, r2, r3
 8010878:	9b06      	ldr	r3, [sp, #24]
 801087a:	4319      	orrs	r1, r3
 801087c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801087e:	d10d      	bne.n	801089c <_dtoa_r+0xa44>
 8010880:	2b39      	cmp	r3, #57	@ 0x39
 8010882:	d027      	beq.n	80108d4 <_dtoa_r+0xa7c>
 8010884:	9a04      	ldr	r2, [sp, #16]
 8010886:	2a00      	cmp	r2, #0
 8010888:	dd01      	ble.n	801088e <_dtoa_r+0xa36>
 801088a:	9b03      	ldr	r3, [sp, #12]
 801088c:	3331      	adds	r3, #49	@ 0x31
 801088e:	f88b 3000 	strb.w	r3, [fp]
 8010892:	e52e      	b.n	80102f2 <_dtoa_r+0x49a>
 8010894:	4628      	mov	r0, r5
 8010896:	e7b9      	b.n	801080c <_dtoa_r+0x9b4>
 8010898:	2201      	movs	r2, #1
 801089a:	e7e2      	b.n	8010862 <_dtoa_r+0xa0a>
 801089c:	9904      	ldr	r1, [sp, #16]
 801089e:	2900      	cmp	r1, #0
 80108a0:	db04      	blt.n	80108ac <_dtoa_r+0xa54>
 80108a2:	9807      	ldr	r0, [sp, #28]
 80108a4:	4301      	orrs	r1, r0
 80108a6:	9806      	ldr	r0, [sp, #24]
 80108a8:	4301      	orrs	r1, r0
 80108aa:	d120      	bne.n	80108ee <_dtoa_r+0xa96>
 80108ac:	2a00      	cmp	r2, #0
 80108ae:	ddee      	ble.n	801088e <_dtoa_r+0xa36>
 80108b0:	9902      	ldr	r1, [sp, #8]
 80108b2:	9300      	str	r3, [sp, #0]
 80108b4:	2201      	movs	r2, #1
 80108b6:	4648      	mov	r0, r9
 80108b8:	f000 fba4 	bl	8011004 <__lshift>
 80108bc:	4621      	mov	r1, r4
 80108be:	9002      	str	r0, [sp, #8]
 80108c0:	f000 fc0c 	bl	80110dc <__mcmp>
 80108c4:	2800      	cmp	r0, #0
 80108c6:	9b00      	ldr	r3, [sp, #0]
 80108c8:	dc02      	bgt.n	80108d0 <_dtoa_r+0xa78>
 80108ca:	d1e0      	bne.n	801088e <_dtoa_r+0xa36>
 80108cc:	07da      	lsls	r2, r3, #31
 80108ce:	d5de      	bpl.n	801088e <_dtoa_r+0xa36>
 80108d0:	2b39      	cmp	r3, #57	@ 0x39
 80108d2:	d1da      	bne.n	801088a <_dtoa_r+0xa32>
 80108d4:	2339      	movs	r3, #57	@ 0x39
 80108d6:	f88b 3000 	strb.w	r3, [fp]
 80108da:	4633      	mov	r3, r6
 80108dc:	461e      	mov	r6, r3
 80108de:	3b01      	subs	r3, #1
 80108e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80108e4:	2a39      	cmp	r2, #57	@ 0x39
 80108e6:	d04e      	beq.n	8010986 <_dtoa_r+0xb2e>
 80108e8:	3201      	adds	r2, #1
 80108ea:	701a      	strb	r2, [r3, #0]
 80108ec:	e501      	b.n	80102f2 <_dtoa_r+0x49a>
 80108ee:	2a00      	cmp	r2, #0
 80108f0:	dd03      	ble.n	80108fa <_dtoa_r+0xaa2>
 80108f2:	2b39      	cmp	r3, #57	@ 0x39
 80108f4:	d0ee      	beq.n	80108d4 <_dtoa_r+0xa7c>
 80108f6:	3301      	adds	r3, #1
 80108f8:	e7c9      	b.n	801088e <_dtoa_r+0xa36>
 80108fa:	9a00      	ldr	r2, [sp, #0]
 80108fc:	9908      	ldr	r1, [sp, #32]
 80108fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010902:	428a      	cmp	r2, r1
 8010904:	d028      	beq.n	8010958 <_dtoa_r+0xb00>
 8010906:	9902      	ldr	r1, [sp, #8]
 8010908:	2300      	movs	r3, #0
 801090a:	220a      	movs	r2, #10
 801090c:	4648      	mov	r0, r9
 801090e:	f000 f9d5 	bl	8010cbc <__multadd>
 8010912:	42af      	cmp	r7, r5
 8010914:	9002      	str	r0, [sp, #8]
 8010916:	f04f 0300 	mov.w	r3, #0
 801091a:	f04f 020a 	mov.w	r2, #10
 801091e:	4639      	mov	r1, r7
 8010920:	4648      	mov	r0, r9
 8010922:	d107      	bne.n	8010934 <_dtoa_r+0xadc>
 8010924:	f000 f9ca 	bl	8010cbc <__multadd>
 8010928:	4607      	mov	r7, r0
 801092a:	4605      	mov	r5, r0
 801092c:	9b00      	ldr	r3, [sp, #0]
 801092e:	3301      	adds	r3, #1
 8010930:	9300      	str	r3, [sp, #0]
 8010932:	e777      	b.n	8010824 <_dtoa_r+0x9cc>
 8010934:	f000 f9c2 	bl	8010cbc <__multadd>
 8010938:	4629      	mov	r1, r5
 801093a:	4607      	mov	r7, r0
 801093c:	2300      	movs	r3, #0
 801093e:	220a      	movs	r2, #10
 8010940:	4648      	mov	r0, r9
 8010942:	f000 f9bb 	bl	8010cbc <__multadd>
 8010946:	4605      	mov	r5, r0
 8010948:	e7f0      	b.n	801092c <_dtoa_r+0xad4>
 801094a:	f1bb 0f00 	cmp.w	fp, #0
 801094e:	bfcc      	ite	gt
 8010950:	465e      	movgt	r6, fp
 8010952:	2601      	movle	r6, #1
 8010954:	4456      	add	r6, sl
 8010956:	2700      	movs	r7, #0
 8010958:	9902      	ldr	r1, [sp, #8]
 801095a:	9300      	str	r3, [sp, #0]
 801095c:	2201      	movs	r2, #1
 801095e:	4648      	mov	r0, r9
 8010960:	f000 fb50 	bl	8011004 <__lshift>
 8010964:	4621      	mov	r1, r4
 8010966:	9002      	str	r0, [sp, #8]
 8010968:	f000 fbb8 	bl	80110dc <__mcmp>
 801096c:	2800      	cmp	r0, #0
 801096e:	dcb4      	bgt.n	80108da <_dtoa_r+0xa82>
 8010970:	d102      	bne.n	8010978 <_dtoa_r+0xb20>
 8010972:	9b00      	ldr	r3, [sp, #0]
 8010974:	07db      	lsls	r3, r3, #31
 8010976:	d4b0      	bmi.n	80108da <_dtoa_r+0xa82>
 8010978:	4633      	mov	r3, r6
 801097a:	461e      	mov	r6, r3
 801097c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010980:	2a30      	cmp	r2, #48	@ 0x30
 8010982:	d0fa      	beq.n	801097a <_dtoa_r+0xb22>
 8010984:	e4b5      	b.n	80102f2 <_dtoa_r+0x49a>
 8010986:	459a      	cmp	sl, r3
 8010988:	d1a8      	bne.n	80108dc <_dtoa_r+0xa84>
 801098a:	2331      	movs	r3, #49	@ 0x31
 801098c:	f108 0801 	add.w	r8, r8, #1
 8010990:	f88a 3000 	strb.w	r3, [sl]
 8010994:	e4ad      	b.n	80102f2 <_dtoa_r+0x49a>
 8010996:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010998:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80109f4 <_dtoa_r+0xb9c>
 801099c:	b11b      	cbz	r3, 80109a6 <_dtoa_r+0xb4e>
 801099e:	f10a 0308 	add.w	r3, sl, #8
 80109a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80109a4:	6013      	str	r3, [r2, #0]
 80109a6:	4650      	mov	r0, sl
 80109a8:	b017      	add	sp, #92	@ 0x5c
 80109aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109ae:	9b07      	ldr	r3, [sp, #28]
 80109b0:	2b01      	cmp	r3, #1
 80109b2:	f77f ae2e 	ble.w	8010612 <_dtoa_r+0x7ba>
 80109b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80109b8:	9308      	str	r3, [sp, #32]
 80109ba:	2001      	movs	r0, #1
 80109bc:	e64d      	b.n	801065a <_dtoa_r+0x802>
 80109be:	f1bb 0f00 	cmp.w	fp, #0
 80109c2:	f77f aed9 	ble.w	8010778 <_dtoa_r+0x920>
 80109c6:	4656      	mov	r6, sl
 80109c8:	9802      	ldr	r0, [sp, #8]
 80109ca:	4621      	mov	r1, r4
 80109cc:	f7ff f9b9 	bl	800fd42 <quorem>
 80109d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80109d4:	f806 3b01 	strb.w	r3, [r6], #1
 80109d8:	eba6 020a 	sub.w	r2, r6, sl
 80109dc:	4593      	cmp	fp, r2
 80109de:	ddb4      	ble.n	801094a <_dtoa_r+0xaf2>
 80109e0:	9902      	ldr	r1, [sp, #8]
 80109e2:	2300      	movs	r3, #0
 80109e4:	220a      	movs	r2, #10
 80109e6:	4648      	mov	r0, r9
 80109e8:	f000 f968 	bl	8010cbc <__multadd>
 80109ec:	9002      	str	r0, [sp, #8]
 80109ee:	e7eb      	b.n	80109c8 <_dtoa_r+0xb70>
 80109f0:	080135fc 	.word	0x080135fc
 80109f4:	08013580 	.word	0x08013580

080109f8 <_free_r>:
 80109f8:	b538      	push	{r3, r4, r5, lr}
 80109fa:	4605      	mov	r5, r0
 80109fc:	2900      	cmp	r1, #0
 80109fe:	d041      	beq.n	8010a84 <_free_r+0x8c>
 8010a00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a04:	1f0c      	subs	r4, r1, #4
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	bfb8      	it	lt
 8010a0a:	18e4      	addlt	r4, r4, r3
 8010a0c:	f000 f8e8 	bl	8010be0 <__malloc_lock>
 8010a10:	4a1d      	ldr	r2, [pc, #116]	@ (8010a88 <_free_r+0x90>)
 8010a12:	6813      	ldr	r3, [r2, #0]
 8010a14:	b933      	cbnz	r3, 8010a24 <_free_r+0x2c>
 8010a16:	6063      	str	r3, [r4, #4]
 8010a18:	6014      	str	r4, [r2, #0]
 8010a1a:	4628      	mov	r0, r5
 8010a1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a20:	f000 b8e4 	b.w	8010bec <__malloc_unlock>
 8010a24:	42a3      	cmp	r3, r4
 8010a26:	d908      	bls.n	8010a3a <_free_r+0x42>
 8010a28:	6820      	ldr	r0, [r4, #0]
 8010a2a:	1821      	adds	r1, r4, r0
 8010a2c:	428b      	cmp	r3, r1
 8010a2e:	bf01      	itttt	eq
 8010a30:	6819      	ldreq	r1, [r3, #0]
 8010a32:	685b      	ldreq	r3, [r3, #4]
 8010a34:	1809      	addeq	r1, r1, r0
 8010a36:	6021      	streq	r1, [r4, #0]
 8010a38:	e7ed      	b.n	8010a16 <_free_r+0x1e>
 8010a3a:	461a      	mov	r2, r3
 8010a3c:	685b      	ldr	r3, [r3, #4]
 8010a3e:	b10b      	cbz	r3, 8010a44 <_free_r+0x4c>
 8010a40:	42a3      	cmp	r3, r4
 8010a42:	d9fa      	bls.n	8010a3a <_free_r+0x42>
 8010a44:	6811      	ldr	r1, [r2, #0]
 8010a46:	1850      	adds	r0, r2, r1
 8010a48:	42a0      	cmp	r0, r4
 8010a4a:	d10b      	bne.n	8010a64 <_free_r+0x6c>
 8010a4c:	6820      	ldr	r0, [r4, #0]
 8010a4e:	4401      	add	r1, r0
 8010a50:	1850      	adds	r0, r2, r1
 8010a52:	4283      	cmp	r3, r0
 8010a54:	6011      	str	r1, [r2, #0]
 8010a56:	d1e0      	bne.n	8010a1a <_free_r+0x22>
 8010a58:	6818      	ldr	r0, [r3, #0]
 8010a5a:	685b      	ldr	r3, [r3, #4]
 8010a5c:	6053      	str	r3, [r2, #4]
 8010a5e:	4408      	add	r0, r1
 8010a60:	6010      	str	r0, [r2, #0]
 8010a62:	e7da      	b.n	8010a1a <_free_r+0x22>
 8010a64:	d902      	bls.n	8010a6c <_free_r+0x74>
 8010a66:	230c      	movs	r3, #12
 8010a68:	602b      	str	r3, [r5, #0]
 8010a6a:	e7d6      	b.n	8010a1a <_free_r+0x22>
 8010a6c:	6820      	ldr	r0, [r4, #0]
 8010a6e:	1821      	adds	r1, r4, r0
 8010a70:	428b      	cmp	r3, r1
 8010a72:	bf04      	itt	eq
 8010a74:	6819      	ldreq	r1, [r3, #0]
 8010a76:	685b      	ldreq	r3, [r3, #4]
 8010a78:	6063      	str	r3, [r4, #4]
 8010a7a:	bf04      	itt	eq
 8010a7c:	1809      	addeq	r1, r1, r0
 8010a7e:	6021      	streq	r1, [r4, #0]
 8010a80:	6054      	str	r4, [r2, #4]
 8010a82:	e7ca      	b.n	8010a1a <_free_r+0x22>
 8010a84:	bd38      	pop	{r3, r4, r5, pc}
 8010a86:	bf00      	nop
 8010a88:	20001aac 	.word	0x20001aac

08010a8c <malloc>:
 8010a8c:	4b02      	ldr	r3, [pc, #8]	@ (8010a98 <malloc+0xc>)
 8010a8e:	4601      	mov	r1, r0
 8010a90:	6818      	ldr	r0, [r3, #0]
 8010a92:	f000 b825 	b.w	8010ae0 <_malloc_r>
 8010a96:	bf00      	nop
 8010a98:	2000005c 	.word	0x2000005c

08010a9c <sbrk_aligned>:
 8010a9c:	b570      	push	{r4, r5, r6, lr}
 8010a9e:	4e0f      	ldr	r6, [pc, #60]	@ (8010adc <sbrk_aligned+0x40>)
 8010aa0:	460c      	mov	r4, r1
 8010aa2:	6831      	ldr	r1, [r6, #0]
 8010aa4:	4605      	mov	r5, r0
 8010aa6:	b911      	cbnz	r1, 8010aae <sbrk_aligned+0x12>
 8010aa8:	f001 f838 	bl	8011b1c <_sbrk_r>
 8010aac:	6030      	str	r0, [r6, #0]
 8010aae:	4621      	mov	r1, r4
 8010ab0:	4628      	mov	r0, r5
 8010ab2:	f001 f833 	bl	8011b1c <_sbrk_r>
 8010ab6:	1c43      	adds	r3, r0, #1
 8010ab8:	d103      	bne.n	8010ac2 <sbrk_aligned+0x26>
 8010aba:	f04f 34ff 	mov.w	r4, #4294967295
 8010abe:	4620      	mov	r0, r4
 8010ac0:	bd70      	pop	{r4, r5, r6, pc}
 8010ac2:	1cc4      	adds	r4, r0, #3
 8010ac4:	f024 0403 	bic.w	r4, r4, #3
 8010ac8:	42a0      	cmp	r0, r4
 8010aca:	d0f8      	beq.n	8010abe <sbrk_aligned+0x22>
 8010acc:	1a21      	subs	r1, r4, r0
 8010ace:	4628      	mov	r0, r5
 8010ad0:	f001 f824 	bl	8011b1c <_sbrk_r>
 8010ad4:	3001      	adds	r0, #1
 8010ad6:	d1f2      	bne.n	8010abe <sbrk_aligned+0x22>
 8010ad8:	e7ef      	b.n	8010aba <sbrk_aligned+0x1e>
 8010ada:	bf00      	nop
 8010adc:	20001aa8 	.word	0x20001aa8

08010ae0 <_malloc_r>:
 8010ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ae4:	1ccd      	adds	r5, r1, #3
 8010ae6:	f025 0503 	bic.w	r5, r5, #3
 8010aea:	3508      	adds	r5, #8
 8010aec:	2d0c      	cmp	r5, #12
 8010aee:	bf38      	it	cc
 8010af0:	250c      	movcc	r5, #12
 8010af2:	2d00      	cmp	r5, #0
 8010af4:	4606      	mov	r6, r0
 8010af6:	db01      	blt.n	8010afc <_malloc_r+0x1c>
 8010af8:	42a9      	cmp	r1, r5
 8010afa:	d904      	bls.n	8010b06 <_malloc_r+0x26>
 8010afc:	230c      	movs	r3, #12
 8010afe:	6033      	str	r3, [r6, #0]
 8010b00:	2000      	movs	r0, #0
 8010b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010b06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010bdc <_malloc_r+0xfc>
 8010b0a:	f000 f869 	bl	8010be0 <__malloc_lock>
 8010b0e:	f8d8 3000 	ldr.w	r3, [r8]
 8010b12:	461c      	mov	r4, r3
 8010b14:	bb44      	cbnz	r4, 8010b68 <_malloc_r+0x88>
 8010b16:	4629      	mov	r1, r5
 8010b18:	4630      	mov	r0, r6
 8010b1a:	f7ff ffbf 	bl	8010a9c <sbrk_aligned>
 8010b1e:	1c43      	adds	r3, r0, #1
 8010b20:	4604      	mov	r4, r0
 8010b22:	d158      	bne.n	8010bd6 <_malloc_r+0xf6>
 8010b24:	f8d8 4000 	ldr.w	r4, [r8]
 8010b28:	4627      	mov	r7, r4
 8010b2a:	2f00      	cmp	r7, #0
 8010b2c:	d143      	bne.n	8010bb6 <_malloc_r+0xd6>
 8010b2e:	2c00      	cmp	r4, #0
 8010b30:	d04b      	beq.n	8010bca <_malloc_r+0xea>
 8010b32:	6823      	ldr	r3, [r4, #0]
 8010b34:	4639      	mov	r1, r7
 8010b36:	4630      	mov	r0, r6
 8010b38:	eb04 0903 	add.w	r9, r4, r3
 8010b3c:	f000 ffee 	bl	8011b1c <_sbrk_r>
 8010b40:	4581      	cmp	r9, r0
 8010b42:	d142      	bne.n	8010bca <_malloc_r+0xea>
 8010b44:	6821      	ldr	r1, [r4, #0]
 8010b46:	1a6d      	subs	r5, r5, r1
 8010b48:	4629      	mov	r1, r5
 8010b4a:	4630      	mov	r0, r6
 8010b4c:	f7ff ffa6 	bl	8010a9c <sbrk_aligned>
 8010b50:	3001      	adds	r0, #1
 8010b52:	d03a      	beq.n	8010bca <_malloc_r+0xea>
 8010b54:	6823      	ldr	r3, [r4, #0]
 8010b56:	442b      	add	r3, r5
 8010b58:	6023      	str	r3, [r4, #0]
 8010b5a:	f8d8 3000 	ldr.w	r3, [r8]
 8010b5e:	685a      	ldr	r2, [r3, #4]
 8010b60:	bb62      	cbnz	r2, 8010bbc <_malloc_r+0xdc>
 8010b62:	f8c8 7000 	str.w	r7, [r8]
 8010b66:	e00f      	b.n	8010b88 <_malloc_r+0xa8>
 8010b68:	6822      	ldr	r2, [r4, #0]
 8010b6a:	1b52      	subs	r2, r2, r5
 8010b6c:	d420      	bmi.n	8010bb0 <_malloc_r+0xd0>
 8010b6e:	2a0b      	cmp	r2, #11
 8010b70:	d917      	bls.n	8010ba2 <_malloc_r+0xc2>
 8010b72:	1961      	adds	r1, r4, r5
 8010b74:	42a3      	cmp	r3, r4
 8010b76:	6025      	str	r5, [r4, #0]
 8010b78:	bf18      	it	ne
 8010b7a:	6059      	strne	r1, [r3, #4]
 8010b7c:	6863      	ldr	r3, [r4, #4]
 8010b7e:	bf08      	it	eq
 8010b80:	f8c8 1000 	streq.w	r1, [r8]
 8010b84:	5162      	str	r2, [r4, r5]
 8010b86:	604b      	str	r3, [r1, #4]
 8010b88:	4630      	mov	r0, r6
 8010b8a:	f000 f82f 	bl	8010bec <__malloc_unlock>
 8010b8e:	f104 000b 	add.w	r0, r4, #11
 8010b92:	1d23      	adds	r3, r4, #4
 8010b94:	f020 0007 	bic.w	r0, r0, #7
 8010b98:	1ac2      	subs	r2, r0, r3
 8010b9a:	bf1c      	itt	ne
 8010b9c:	1a1b      	subne	r3, r3, r0
 8010b9e:	50a3      	strne	r3, [r4, r2]
 8010ba0:	e7af      	b.n	8010b02 <_malloc_r+0x22>
 8010ba2:	6862      	ldr	r2, [r4, #4]
 8010ba4:	42a3      	cmp	r3, r4
 8010ba6:	bf0c      	ite	eq
 8010ba8:	f8c8 2000 	streq.w	r2, [r8]
 8010bac:	605a      	strne	r2, [r3, #4]
 8010bae:	e7eb      	b.n	8010b88 <_malloc_r+0xa8>
 8010bb0:	4623      	mov	r3, r4
 8010bb2:	6864      	ldr	r4, [r4, #4]
 8010bb4:	e7ae      	b.n	8010b14 <_malloc_r+0x34>
 8010bb6:	463c      	mov	r4, r7
 8010bb8:	687f      	ldr	r7, [r7, #4]
 8010bba:	e7b6      	b.n	8010b2a <_malloc_r+0x4a>
 8010bbc:	461a      	mov	r2, r3
 8010bbe:	685b      	ldr	r3, [r3, #4]
 8010bc0:	42a3      	cmp	r3, r4
 8010bc2:	d1fb      	bne.n	8010bbc <_malloc_r+0xdc>
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	6053      	str	r3, [r2, #4]
 8010bc8:	e7de      	b.n	8010b88 <_malloc_r+0xa8>
 8010bca:	230c      	movs	r3, #12
 8010bcc:	6033      	str	r3, [r6, #0]
 8010bce:	4630      	mov	r0, r6
 8010bd0:	f000 f80c 	bl	8010bec <__malloc_unlock>
 8010bd4:	e794      	b.n	8010b00 <_malloc_r+0x20>
 8010bd6:	6005      	str	r5, [r0, #0]
 8010bd8:	e7d6      	b.n	8010b88 <_malloc_r+0xa8>
 8010bda:	bf00      	nop
 8010bdc:	20001aac 	.word	0x20001aac

08010be0 <__malloc_lock>:
 8010be0:	4801      	ldr	r0, [pc, #4]	@ (8010be8 <__malloc_lock+0x8>)
 8010be2:	f7ff b89e 	b.w	800fd22 <__retarget_lock_acquire_recursive>
 8010be6:	bf00      	nop
 8010be8:	20001aa4 	.word	0x20001aa4

08010bec <__malloc_unlock>:
 8010bec:	4801      	ldr	r0, [pc, #4]	@ (8010bf4 <__malloc_unlock+0x8>)
 8010bee:	f7ff b899 	b.w	800fd24 <__retarget_lock_release_recursive>
 8010bf2:	bf00      	nop
 8010bf4:	20001aa4 	.word	0x20001aa4

08010bf8 <_Balloc>:
 8010bf8:	b570      	push	{r4, r5, r6, lr}
 8010bfa:	69c6      	ldr	r6, [r0, #28]
 8010bfc:	4604      	mov	r4, r0
 8010bfe:	460d      	mov	r5, r1
 8010c00:	b976      	cbnz	r6, 8010c20 <_Balloc+0x28>
 8010c02:	2010      	movs	r0, #16
 8010c04:	f7ff ff42 	bl	8010a8c <malloc>
 8010c08:	4602      	mov	r2, r0
 8010c0a:	61e0      	str	r0, [r4, #28]
 8010c0c:	b920      	cbnz	r0, 8010c18 <_Balloc+0x20>
 8010c0e:	4b18      	ldr	r3, [pc, #96]	@ (8010c70 <_Balloc+0x78>)
 8010c10:	4818      	ldr	r0, [pc, #96]	@ (8010c74 <_Balloc+0x7c>)
 8010c12:	216b      	movs	r1, #107	@ 0x6b
 8010c14:	f000 ff92 	bl	8011b3c <__assert_func>
 8010c18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010c1c:	6006      	str	r6, [r0, #0]
 8010c1e:	60c6      	str	r6, [r0, #12]
 8010c20:	69e6      	ldr	r6, [r4, #28]
 8010c22:	68f3      	ldr	r3, [r6, #12]
 8010c24:	b183      	cbz	r3, 8010c48 <_Balloc+0x50>
 8010c26:	69e3      	ldr	r3, [r4, #28]
 8010c28:	68db      	ldr	r3, [r3, #12]
 8010c2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010c2e:	b9b8      	cbnz	r0, 8010c60 <_Balloc+0x68>
 8010c30:	2101      	movs	r1, #1
 8010c32:	fa01 f605 	lsl.w	r6, r1, r5
 8010c36:	1d72      	adds	r2, r6, #5
 8010c38:	0092      	lsls	r2, r2, #2
 8010c3a:	4620      	mov	r0, r4
 8010c3c:	f000 ff9c 	bl	8011b78 <_calloc_r>
 8010c40:	b160      	cbz	r0, 8010c5c <_Balloc+0x64>
 8010c42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010c46:	e00e      	b.n	8010c66 <_Balloc+0x6e>
 8010c48:	2221      	movs	r2, #33	@ 0x21
 8010c4a:	2104      	movs	r1, #4
 8010c4c:	4620      	mov	r0, r4
 8010c4e:	f000 ff93 	bl	8011b78 <_calloc_r>
 8010c52:	69e3      	ldr	r3, [r4, #28]
 8010c54:	60f0      	str	r0, [r6, #12]
 8010c56:	68db      	ldr	r3, [r3, #12]
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d1e4      	bne.n	8010c26 <_Balloc+0x2e>
 8010c5c:	2000      	movs	r0, #0
 8010c5e:	bd70      	pop	{r4, r5, r6, pc}
 8010c60:	6802      	ldr	r2, [r0, #0]
 8010c62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010c66:	2300      	movs	r3, #0
 8010c68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010c6c:	e7f7      	b.n	8010c5e <_Balloc+0x66>
 8010c6e:	bf00      	nop
 8010c70:	0801358d 	.word	0x0801358d
 8010c74:	0801360d 	.word	0x0801360d

08010c78 <_Bfree>:
 8010c78:	b570      	push	{r4, r5, r6, lr}
 8010c7a:	69c6      	ldr	r6, [r0, #28]
 8010c7c:	4605      	mov	r5, r0
 8010c7e:	460c      	mov	r4, r1
 8010c80:	b976      	cbnz	r6, 8010ca0 <_Bfree+0x28>
 8010c82:	2010      	movs	r0, #16
 8010c84:	f7ff ff02 	bl	8010a8c <malloc>
 8010c88:	4602      	mov	r2, r0
 8010c8a:	61e8      	str	r0, [r5, #28]
 8010c8c:	b920      	cbnz	r0, 8010c98 <_Bfree+0x20>
 8010c8e:	4b09      	ldr	r3, [pc, #36]	@ (8010cb4 <_Bfree+0x3c>)
 8010c90:	4809      	ldr	r0, [pc, #36]	@ (8010cb8 <_Bfree+0x40>)
 8010c92:	218f      	movs	r1, #143	@ 0x8f
 8010c94:	f000 ff52 	bl	8011b3c <__assert_func>
 8010c98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010c9c:	6006      	str	r6, [r0, #0]
 8010c9e:	60c6      	str	r6, [r0, #12]
 8010ca0:	b13c      	cbz	r4, 8010cb2 <_Bfree+0x3a>
 8010ca2:	69eb      	ldr	r3, [r5, #28]
 8010ca4:	6862      	ldr	r2, [r4, #4]
 8010ca6:	68db      	ldr	r3, [r3, #12]
 8010ca8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010cac:	6021      	str	r1, [r4, #0]
 8010cae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010cb2:	bd70      	pop	{r4, r5, r6, pc}
 8010cb4:	0801358d 	.word	0x0801358d
 8010cb8:	0801360d 	.word	0x0801360d

08010cbc <__multadd>:
 8010cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cc0:	690d      	ldr	r5, [r1, #16]
 8010cc2:	4607      	mov	r7, r0
 8010cc4:	460c      	mov	r4, r1
 8010cc6:	461e      	mov	r6, r3
 8010cc8:	f101 0c14 	add.w	ip, r1, #20
 8010ccc:	2000      	movs	r0, #0
 8010cce:	f8dc 3000 	ldr.w	r3, [ip]
 8010cd2:	b299      	uxth	r1, r3
 8010cd4:	fb02 6101 	mla	r1, r2, r1, r6
 8010cd8:	0c1e      	lsrs	r6, r3, #16
 8010cda:	0c0b      	lsrs	r3, r1, #16
 8010cdc:	fb02 3306 	mla	r3, r2, r6, r3
 8010ce0:	b289      	uxth	r1, r1
 8010ce2:	3001      	adds	r0, #1
 8010ce4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010ce8:	4285      	cmp	r5, r0
 8010cea:	f84c 1b04 	str.w	r1, [ip], #4
 8010cee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010cf2:	dcec      	bgt.n	8010cce <__multadd+0x12>
 8010cf4:	b30e      	cbz	r6, 8010d3a <__multadd+0x7e>
 8010cf6:	68a3      	ldr	r3, [r4, #8]
 8010cf8:	42ab      	cmp	r3, r5
 8010cfa:	dc19      	bgt.n	8010d30 <__multadd+0x74>
 8010cfc:	6861      	ldr	r1, [r4, #4]
 8010cfe:	4638      	mov	r0, r7
 8010d00:	3101      	adds	r1, #1
 8010d02:	f7ff ff79 	bl	8010bf8 <_Balloc>
 8010d06:	4680      	mov	r8, r0
 8010d08:	b928      	cbnz	r0, 8010d16 <__multadd+0x5a>
 8010d0a:	4602      	mov	r2, r0
 8010d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8010d40 <__multadd+0x84>)
 8010d0e:	480d      	ldr	r0, [pc, #52]	@ (8010d44 <__multadd+0x88>)
 8010d10:	21ba      	movs	r1, #186	@ 0xba
 8010d12:	f000 ff13 	bl	8011b3c <__assert_func>
 8010d16:	6922      	ldr	r2, [r4, #16]
 8010d18:	3202      	adds	r2, #2
 8010d1a:	f104 010c 	add.w	r1, r4, #12
 8010d1e:	0092      	lsls	r2, r2, #2
 8010d20:	300c      	adds	r0, #12
 8010d22:	f7ff f800 	bl	800fd26 <memcpy>
 8010d26:	4621      	mov	r1, r4
 8010d28:	4638      	mov	r0, r7
 8010d2a:	f7ff ffa5 	bl	8010c78 <_Bfree>
 8010d2e:	4644      	mov	r4, r8
 8010d30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010d34:	3501      	adds	r5, #1
 8010d36:	615e      	str	r6, [r3, #20]
 8010d38:	6125      	str	r5, [r4, #16]
 8010d3a:	4620      	mov	r0, r4
 8010d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d40:	080135fc 	.word	0x080135fc
 8010d44:	0801360d 	.word	0x0801360d

08010d48 <__hi0bits>:
 8010d48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010d4c:	4603      	mov	r3, r0
 8010d4e:	bf36      	itet	cc
 8010d50:	0403      	lslcc	r3, r0, #16
 8010d52:	2000      	movcs	r0, #0
 8010d54:	2010      	movcc	r0, #16
 8010d56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010d5a:	bf3c      	itt	cc
 8010d5c:	021b      	lslcc	r3, r3, #8
 8010d5e:	3008      	addcc	r0, #8
 8010d60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010d64:	bf3c      	itt	cc
 8010d66:	011b      	lslcc	r3, r3, #4
 8010d68:	3004      	addcc	r0, #4
 8010d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010d6e:	bf3c      	itt	cc
 8010d70:	009b      	lslcc	r3, r3, #2
 8010d72:	3002      	addcc	r0, #2
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	db05      	blt.n	8010d84 <__hi0bits+0x3c>
 8010d78:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010d7c:	f100 0001 	add.w	r0, r0, #1
 8010d80:	bf08      	it	eq
 8010d82:	2020      	moveq	r0, #32
 8010d84:	4770      	bx	lr

08010d86 <__lo0bits>:
 8010d86:	6803      	ldr	r3, [r0, #0]
 8010d88:	4602      	mov	r2, r0
 8010d8a:	f013 0007 	ands.w	r0, r3, #7
 8010d8e:	d00b      	beq.n	8010da8 <__lo0bits+0x22>
 8010d90:	07d9      	lsls	r1, r3, #31
 8010d92:	d421      	bmi.n	8010dd8 <__lo0bits+0x52>
 8010d94:	0798      	lsls	r0, r3, #30
 8010d96:	bf49      	itett	mi
 8010d98:	085b      	lsrmi	r3, r3, #1
 8010d9a:	089b      	lsrpl	r3, r3, #2
 8010d9c:	2001      	movmi	r0, #1
 8010d9e:	6013      	strmi	r3, [r2, #0]
 8010da0:	bf5c      	itt	pl
 8010da2:	6013      	strpl	r3, [r2, #0]
 8010da4:	2002      	movpl	r0, #2
 8010da6:	4770      	bx	lr
 8010da8:	b299      	uxth	r1, r3
 8010daa:	b909      	cbnz	r1, 8010db0 <__lo0bits+0x2a>
 8010dac:	0c1b      	lsrs	r3, r3, #16
 8010dae:	2010      	movs	r0, #16
 8010db0:	b2d9      	uxtb	r1, r3
 8010db2:	b909      	cbnz	r1, 8010db8 <__lo0bits+0x32>
 8010db4:	3008      	adds	r0, #8
 8010db6:	0a1b      	lsrs	r3, r3, #8
 8010db8:	0719      	lsls	r1, r3, #28
 8010dba:	bf04      	itt	eq
 8010dbc:	091b      	lsreq	r3, r3, #4
 8010dbe:	3004      	addeq	r0, #4
 8010dc0:	0799      	lsls	r1, r3, #30
 8010dc2:	bf04      	itt	eq
 8010dc4:	089b      	lsreq	r3, r3, #2
 8010dc6:	3002      	addeq	r0, #2
 8010dc8:	07d9      	lsls	r1, r3, #31
 8010dca:	d403      	bmi.n	8010dd4 <__lo0bits+0x4e>
 8010dcc:	085b      	lsrs	r3, r3, #1
 8010dce:	f100 0001 	add.w	r0, r0, #1
 8010dd2:	d003      	beq.n	8010ddc <__lo0bits+0x56>
 8010dd4:	6013      	str	r3, [r2, #0]
 8010dd6:	4770      	bx	lr
 8010dd8:	2000      	movs	r0, #0
 8010dda:	4770      	bx	lr
 8010ddc:	2020      	movs	r0, #32
 8010dde:	4770      	bx	lr

08010de0 <__i2b>:
 8010de0:	b510      	push	{r4, lr}
 8010de2:	460c      	mov	r4, r1
 8010de4:	2101      	movs	r1, #1
 8010de6:	f7ff ff07 	bl	8010bf8 <_Balloc>
 8010dea:	4602      	mov	r2, r0
 8010dec:	b928      	cbnz	r0, 8010dfa <__i2b+0x1a>
 8010dee:	4b05      	ldr	r3, [pc, #20]	@ (8010e04 <__i2b+0x24>)
 8010df0:	4805      	ldr	r0, [pc, #20]	@ (8010e08 <__i2b+0x28>)
 8010df2:	f240 1145 	movw	r1, #325	@ 0x145
 8010df6:	f000 fea1 	bl	8011b3c <__assert_func>
 8010dfa:	2301      	movs	r3, #1
 8010dfc:	6144      	str	r4, [r0, #20]
 8010dfe:	6103      	str	r3, [r0, #16]
 8010e00:	bd10      	pop	{r4, pc}
 8010e02:	bf00      	nop
 8010e04:	080135fc 	.word	0x080135fc
 8010e08:	0801360d 	.word	0x0801360d

08010e0c <__multiply>:
 8010e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e10:	4617      	mov	r7, r2
 8010e12:	690a      	ldr	r2, [r1, #16]
 8010e14:	693b      	ldr	r3, [r7, #16]
 8010e16:	429a      	cmp	r2, r3
 8010e18:	bfa8      	it	ge
 8010e1a:	463b      	movge	r3, r7
 8010e1c:	4689      	mov	r9, r1
 8010e1e:	bfa4      	itt	ge
 8010e20:	460f      	movge	r7, r1
 8010e22:	4699      	movge	r9, r3
 8010e24:	693d      	ldr	r5, [r7, #16]
 8010e26:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010e2a:	68bb      	ldr	r3, [r7, #8]
 8010e2c:	6879      	ldr	r1, [r7, #4]
 8010e2e:	eb05 060a 	add.w	r6, r5, sl
 8010e32:	42b3      	cmp	r3, r6
 8010e34:	b085      	sub	sp, #20
 8010e36:	bfb8      	it	lt
 8010e38:	3101      	addlt	r1, #1
 8010e3a:	f7ff fedd 	bl	8010bf8 <_Balloc>
 8010e3e:	b930      	cbnz	r0, 8010e4e <__multiply+0x42>
 8010e40:	4602      	mov	r2, r0
 8010e42:	4b41      	ldr	r3, [pc, #260]	@ (8010f48 <__multiply+0x13c>)
 8010e44:	4841      	ldr	r0, [pc, #260]	@ (8010f4c <__multiply+0x140>)
 8010e46:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010e4a:	f000 fe77 	bl	8011b3c <__assert_func>
 8010e4e:	f100 0414 	add.w	r4, r0, #20
 8010e52:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8010e56:	4623      	mov	r3, r4
 8010e58:	2200      	movs	r2, #0
 8010e5a:	4573      	cmp	r3, lr
 8010e5c:	d320      	bcc.n	8010ea0 <__multiply+0x94>
 8010e5e:	f107 0814 	add.w	r8, r7, #20
 8010e62:	f109 0114 	add.w	r1, r9, #20
 8010e66:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8010e6a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8010e6e:	9302      	str	r3, [sp, #8]
 8010e70:	1beb      	subs	r3, r5, r7
 8010e72:	3b15      	subs	r3, #21
 8010e74:	f023 0303 	bic.w	r3, r3, #3
 8010e78:	3304      	adds	r3, #4
 8010e7a:	3715      	adds	r7, #21
 8010e7c:	42bd      	cmp	r5, r7
 8010e7e:	bf38      	it	cc
 8010e80:	2304      	movcc	r3, #4
 8010e82:	9301      	str	r3, [sp, #4]
 8010e84:	9b02      	ldr	r3, [sp, #8]
 8010e86:	9103      	str	r1, [sp, #12]
 8010e88:	428b      	cmp	r3, r1
 8010e8a:	d80c      	bhi.n	8010ea6 <__multiply+0x9a>
 8010e8c:	2e00      	cmp	r6, #0
 8010e8e:	dd03      	ble.n	8010e98 <__multiply+0x8c>
 8010e90:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d055      	beq.n	8010f44 <__multiply+0x138>
 8010e98:	6106      	str	r6, [r0, #16]
 8010e9a:	b005      	add	sp, #20
 8010e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ea0:	f843 2b04 	str.w	r2, [r3], #4
 8010ea4:	e7d9      	b.n	8010e5a <__multiply+0x4e>
 8010ea6:	f8b1 a000 	ldrh.w	sl, [r1]
 8010eaa:	f1ba 0f00 	cmp.w	sl, #0
 8010eae:	d01f      	beq.n	8010ef0 <__multiply+0xe4>
 8010eb0:	46c4      	mov	ip, r8
 8010eb2:	46a1      	mov	r9, r4
 8010eb4:	2700      	movs	r7, #0
 8010eb6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010eba:	f8d9 3000 	ldr.w	r3, [r9]
 8010ebe:	fa1f fb82 	uxth.w	fp, r2
 8010ec2:	b29b      	uxth	r3, r3
 8010ec4:	fb0a 330b 	mla	r3, sl, fp, r3
 8010ec8:	443b      	add	r3, r7
 8010eca:	f8d9 7000 	ldr.w	r7, [r9]
 8010ece:	0c12      	lsrs	r2, r2, #16
 8010ed0:	0c3f      	lsrs	r7, r7, #16
 8010ed2:	fb0a 7202 	mla	r2, sl, r2, r7
 8010ed6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010eda:	b29b      	uxth	r3, r3
 8010edc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010ee0:	4565      	cmp	r5, ip
 8010ee2:	f849 3b04 	str.w	r3, [r9], #4
 8010ee6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8010eea:	d8e4      	bhi.n	8010eb6 <__multiply+0xaa>
 8010eec:	9b01      	ldr	r3, [sp, #4]
 8010eee:	50e7      	str	r7, [r4, r3]
 8010ef0:	9b03      	ldr	r3, [sp, #12]
 8010ef2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010ef6:	3104      	adds	r1, #4
 8010ef8:	f1b9 0f00 	cmp.w	r9, #0
 8010efc:	d020      	beq.n	8010f40 <__multiply+0x134>
 8010efe:	6823      	ldr	r3, [r4, #0]
 8010f00:	4647      	mov	r7, r8
 8010f02:	46a4      	mov	ip, r4
 8010f04:	f04f 0a00 	mov.w	sl, #0
 8010f08:	f8b7 b000 	ldrh.w	fp, [r7]
 8010f0c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010f10:	fb09 220b 	mla	r2, r9, fp, r2
 8010f14:	4452      	add	r2, sl
 8010f16:	b29b      	uxth	r3, r3
 8010f18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010f1c:	f84c 3b04 	str.w	r3, [ip], #4
 8010f20:	f857 3b04 	ldr.w	r3, [r7], #4
 8010f24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010f28:	f8bc 3000 	ldrh.w	r3, [ip]
 8010f2c:	fb09 330a 	mla	r3, r9, sl, r3
 8010f30:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010f34:	42bd      	cmp	r5, r7
 8010f36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010f3a:	d8e5      	bhi.n	8010f08 <__multiply+0xfc>
 8010f3c:	9a01      	ldr	r2, [sp, #4]
 8010f3e:	50a3      	str	r3, [r4, r2]
 8010f40:	3404      	adds	r4, #4
 8010f42:	e79f      	b.n	8010e84 <__multiply+0x78>
 8010f44:	3e01      	subs	r6, #1
 8010f46:	e7a1      	b.n	8010e8c <__multiply+0x80>
 8010f48:	080135fc 	.word	0x080135fc
 8010f4c:	0801360d 	.word	0x0801360d

08010f50 <__pow5mult>:
 8010f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f54:	4615      	mov	r5, r2
 8010f56:	f012 0203 	ands.w	r2, r2, #3
 8010f5a:	4607      	mov	r7, r0
 8010f5c:	460e      	mov	r6, r1
 8010f5e:	d007      	beq.n	8010f70 <__pow5mult+0x20>
 8010f60:	4c25      	ldr	r4, [pc, #148]	@ (8010ff8 <__pow5mult+0xa8>)
 8010f62:	3a01      	subs	r2, #1
 8010f64:	2300      	movs	r3, #0
 8010f66:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010f6a:	f7ff fea7 	bl	8010cbc <__multadd>
 8010f6e:	4606      	mov	r6, r0
 8010f70:	10ad      	asrs	r5, r5, #2
 8010f72:	d03d      	beq.n	8010ff0 <__pow5mult+0xa0>
 8010f74:	69fc      	ldr	r4, [r7, #28]
 8010f76:	b97c      	cbnz	r4, 8010f98 <__pow5mult+0x48>
 8010f78:	2010      	movs	r0, #16
 8010f7a:	f7ff fd87 	bl	8010a8c <malloc>
 8010f7e:	4602      	mov	r2, r0
 8010f80:	61f8      	str	r0, [r7, #28]
 8010f82:	b928      	cbnz	r0, 8010f90 <__pow5mult+0x40>
 8010f84:	4b1d      	ldr	r3, [pc, #116]	@ (8010ffc <__pow5mult+0xac>)
 8010f86:	481e      	ldr	r0, [pc, #120]	@ (8011000 <__pow5mult+0xb0>)
 8010f88:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010f8c:	f000 fdd6 	bl	8011b3c <__assert_func>
 8010f90:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010f94:	6004      	str	r4, [r0, #0]
 8010f96:	60c4      	str	r4, [r0, #12]
 8010f98:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010f9c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010fa0:	b94c      	cbnz	r4, 8010fb6 <__pow5mult+0x66>
 8010fa2:	f240 2171 	movw	r1, #625	@ 0x271
 8010fa6:	4638      	mov	r0, r7
 8010fa8:	f7ff ff1a 	bl	8010de0 <__i2b>
 8010fac:	2300      	movs	r3, #0
 8010fae:	f8c8 0008 	str.w	r0, [r8, #8]
 8010fb2:	4604      	mov	r4, r0
 8010fb4:	6003      	str	r3, [r0, #0]
 8010fb6:	f04f 0900 	mov.w	r9, #0
 8010fba:	07eb      	lsls	r3, r5, #31
 8010fbc:	d50a      	bpl.n	8010fd4 <__pow5mult+0x84>
 8010fbe:	4631      	mov	r1, r6
 8010fc0:	4622      	mov	r2, r4
 8010fc2:	4638      	mov	r0, r7
 8010fc4:	f7ff ff22 	bl	8010e0c <__multiply>
 8010fc8:	4631      	mov	r1, r6
 8010fca:	4680      	mov	r8, r0
 8010fcc:	4638      	mov	r0, r7
 8010fce:	f7ff fe53 	bl	8010c78 <_Bfree>
 8010fd2:	4646      	mov	r6, r8
 8010fd4:	106d      	asrs	r5, r5, #1
 8010fd6:	d00b      	beq.n	8010ff0 <__pow5mult+0xa0>
 8010fd8:	6820      	ldr	r0, [r4, #0]
 8010fda:	b938      	cbnz	r0, 8010fec <__pow5mult+0x9c>
 8010fdc:	4622      	mov	r2, r4
 8010fde:	4621      	mov	r1, r4
 8010fe0:	4638      	mov	r0, r7
 8010fe2:	f7ff ff13 	bl	8010e0c <__multiply>
 8010fe6:	6020      	str	r0, [r4, #0]
 8010fe8:	f8c0 9000 	str.w	r9, [r0]
 8010fec:	4604      	mov	r4, r0
 8010fee:	e7e4      	b.n	8010fba <__pow5mult+0x6a>
 8010ff0:	4630      	mov	r0, r6
 8010ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010ff6:	bf00      	nop
 8010ff8:	080136c0 	.word	0x080136c0
 8010ffc:	0801358d 	.word	0x0801358d
 8011000:	0801360d 	.word	0x0801360d

08011004 <__lshift>:
 8011004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011008:	460c      	mov	r4, r1
 801100a:	6849      	ldr	r1, [r1, #4]
 801100c:	6923      	ldr	r3, [r4, #16]
 801100e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011012:	68a3      	ldr	r3, [r4, #8]
 8011014:	4607      	mov	r7, r0
 8011016:	4691      	mov	r9, r2
 8011018:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801101c:	f108 0601 	add.w	r6, r8, #1
 8011020:	42b3      	cmp	r3, r6
 8011022:	db0b      	blt.n	801103c <__lshift+0x38>
 8011024:	4638      	mov	r0, r7
 8011026:	f7ff fde7 	bl	8010bf8 <_Balloc>
 801102a:	4605      	mov	r5, r0
 801102c:	b948      	cbnz	r0, 8011042 <__lshift+0x3e>
 801102e:	4602      	mov	r2, r0
 8011030:	4b28      	ldr	r3, [pc, #160]	@ (80110d4 <__lshift+0xd0>)
 8011032:	4829      	ldr	r0, [pc, #164]	@ (80110d8 <__lshift+0xd4>)
 8011034:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011038:	f000 fd80 	bl	8011b3c <__assert_func>
 801103c:	3101      	adds	r1, #1
 801103e:	005b      	lsls	r3, r3, #1
 8011040:	e7ee      	b.n	8011020 <__lshift+0x1c>
 8011042:	2300      	movs	r3, #0
 8011044:	f100 0114 	add.w	r1, r0, #20
 8011048:	f100 0210 	add.w	r2, r0, #16
 801104c:	4618      	mov	r0, r3
 801104e:	4553      	cmp	r3, sl
 8011050:	db33      	blt.n	80110ba <__lshift+0xb6>
 8011052:	6920      	ldr	r0, [r4, #16]
 8011054:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011058:	f104 0314 	add.w	r3, r4, #20
 801105c:	f019 091f 	ands.w	r9, r9, #31
 8011060:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011064:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011068:	d02b      	beq.n	80110c2 <__lshift+0xbe>
 801106a:	f1c9 0e20 	rsb	lr, r9, #32
 801106e:	468a      	mov	sl, r1
 8011070:	2200      	movs	r2, #0
 8011072:	6818      	ldr	r0, [r3, #0]
 8011074:	fa00 f009 	lsl.w	r0, r0, r9
 8011078:	4310      	orrs	r0, r2
 801107a:	f84a 0b04 	str.w	r0, [sl], #4
 801107e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011082:	459c      	cmp	ip, r3
 8011084:	fa22 f20e 	lsr.w	r2, r2, lr
 8011088:	d8f3      	bhi.n	8011072 <__lshift+0x6e>
 801108a:	ebac 0304 	sub.w	r3, ip, r4
 801108e:	3b15      	subs	r3, #21
 8011090:	f023 0303 	bic.w	r3, r3, #3
 8011094:	3304      	adds	r3, #4
 8011096:	f104 0015 	add.w	r0, r4, #21
 801109a:	4560      	cmp	r0, ip
 801109c:	bf88      	it	hi
 801109e:	2304      	movhi	r3, #4
 80110a0:	50ca      	str	r2, [r1, r3]
 80110a2:	b10a      	cbz	r2, 80110a8 <__lshift+0xa4>
 80110a4:	f108 0602 	add.w	r6, r8, #2
 80110a8:	3e01      	subs	r6, #1
 80110aa:	4638      	mov	r0, r7
 80110ac:	612e      	str	r6, [r5, #16]
 80110ae:	4621      	mov	r1, r4
 80110b0:	f7ff fde2 	bl	8010c78 <_Bfree>
 80110b4:	4628      	mov	r0, r5
 80110b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80110be:	3301      	adds	r3, #1
 80110c0:	e7c5      	b.n	801104e <__lshift+0x4a>
 80110c2:	3904      	subs	r1, #4
 80110c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80110c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80110cc:	459c      	cmp	ip, r3
 80110ce:	d8f9      	bhi.n	80110c4 <__lshift+0xc0>
 80110d0:	e7ea      	b.n	80110a8 <__lshift+0xa4>
 80110d2:	bf00      	nop
 80110d4:	080135fc 	.word	0x080135fc
 80110d8:	0801360d 	.word	0x0801360d

080110dc <__mcmp>:
 80110dc:	690a      	ldr	r2, [r1, #16]
 80110de:	4603      	mov	r3, r0
 80110e0:	6900      	ldr	r0, [r0, #16]
 80110e2:	1a80      	subs	r0, r0, r2
 80110e4:	b530      	push	{r4, r5, lr}
 80110e6:	d10e      	bne.n	8011106 <__mcmp+0x2a>
 80110e8:	3314      	adds	r3, #20
 80110ea:	3114      	adds	r1, #20
 80110ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80110f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80110f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80110f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80110fc:	4295      	cmp	r5, r2
 80110fe:	d003      	beq.n	8011108 <__mcmp+0x2c>
 8011100:	d205      	bcs.n	801110e <__mcmp+0x32>
 8011102:	f04f 30ff 	mov.w	r0, #4294967295
 8011106:	bd30      	pop	{r4, r5, pc}
 8011108:	42a3      	cmp	r3, r4
 801110a:	d3f3      	bcc.n	80110f4 <__mcmp+0x18>
 801110c:	e7fb      	b.n	8011106 <__mcmp+0x2a>
 801110e:	2001      	movs	r0, #1
 8011110:	e7f9      	b.n	8011106 <__mcmp+0x2a>
	...

08011114 <__mdiff>:
 8011114:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011118:	4689      	mov	r9, r1
 801111a:	4606      	mov	r6, r0
 801111c:	4611      	mov	r1, r2
 801111e:	4648      	mov	r0, r9
 8011120:	4614      	mov	r4, r2
 8011122:	f7ff ffdb 	bl	80110dc <__mcmp>
 8011126:	1e05      	subs	r5, r0, #0
 8011128:	d112      	bne.n	8011150 <__mdiff+0x3c>
 801112a:	4629      	mov	r1, r5
 801112c:	4630      	mov	r0, r6
 801112e:	f7ff fd63 	bl	8010bf8 <_Balloc>
 8011132:	4602      	mov	r2, r0
 8011134:	b928      	cbnz	r0, 8011142 <__mdiff+0x2e>
 8011136:	4b3f      	ldr	r3, [pc, #252]	@ (8011234 <__mdiff+0x120>)
 8011138:	f240 2137 	movw	r1, #567	@ 0x237
 801113c:	483e      	ldr	r0, [pc, #248]	@ (8011238 <__mdiff+0x124>)
 801113e:	f000 fcfd 	bl	8011b3c <__assert_func>
 8011142:	2301      	movs	r3, #1
 8011144:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011148:	4610      	mov	r0, r2
 801114a:	b003      	add	sp, #12
 801114c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011150:	bfbc      	itt	lt
 8011152:	464b      	movlt	r3, r9
 8011154:	46a1      	movlt	r9, r4
 8011156:	4630      	mov	r0, r6
 8011158:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801115c:	bfba      	itte	lt
 801115e:	461c      	movlt	r4, r3
 8011160:	2501      	movlt	r5, #1
 8011162:	2500      	movge	r5, #0
 8011164:	f7ff fd48 	bl	8010bf8 <_Balloc>
 8011168:	4602      	mov	r2, r0
 801116a:	b918      	cbnz	r0, 8011174 <__mdiff+0x60>
 801116c:	4b31      	ldr	r3, [pc, #196]	@ (8011234 <__mdiff+0x120>)
 801116e:	f240 2145 	movw	r1, #581	@ 0x245
 8011172:	e7e3      	b.n	801113c <__mdiff+0x28>
 8011174:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011178:	6926      	ldr	r6, [r4, #16]
 801117a:	60c5      	str	r5, [r0, #12]
 801117c:	f109 0310 	add.w	r3, r9, #16
 8011180:	f109 0514 	add.w	r5, r9, #20
 8011184:	f104 0e14 	add.w	lr, r4, #20
 8011188:	f100 0b14 	add.w	fp, r0, #20
 801118c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011190:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011194:	9301      	str	r3, [sp, #4]
 8011196:	46d9      	mov	r9, fp
 8011198:	f04f 0c00 	mov.w	ip, #0
 801119c:	9b01      	ldr	r3, [sp, #4]
 801119e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80111a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80111a6:	9301      	str	r3, [sp, #4]
 80111a8:	fa1f f38a 	uxth.w	r3, sl
 80111ac:	4619      	mov	r1, r3
 80111ae:	b283      	uxth	r3, r0
 80111b0:	1acb      	subs	r3, r1, r3
 80111b2:	0c00      	lsrs	r0, r0, #16
 80111b4:	4463      	add	r3, ip
 80111b6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80111ba:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80111be:	b29b      	uxth	r3, r3
 80111c0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80111c4:	4576      	cmp	r6, lr
 80111c6:	f849 3b04 	str.w	r3, [r9], #4
 80111ca:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80111ce:	d8e5      	bhi.n	801119c <__mdiff+0x88>
 80111d0:	1b33      	subs	r3, r6, r4
 80111d2:	3b15      	subs	r3, #21
 80111d4:	f023 0303 	bic.w	r3, r3, #3
 80111d8:	3415      	adds	r4, #21
 80111da:	3304      	adds	r3, #4
 80111dc:	42a6      	cmp	r6, r4
 80111de:	bf38      	it	cc
 80111e0:	2304      	movcc	r3, #4
 80111e2:	441d      	add	r5, r3
 80111e4:	445b      	add	r3, fp
 80111e6:	461e      	mov	r6, r3
 80111e8:	462c      	mov	r4, r5
 80111ea:	4544      	cmp	r4, r8
 80111ec:	d30e      	bcc.n	801120c <__mdiff+0xf8>
 80111ee:	f108 0103 	add.w	r1, r8, #3
 80111f2:	1b49      	subs	r1, r1, r5
 80111f4:	f021 0103 	bic.w	r1, r1, #3
 80111f8:	3d03      	subs	r5, #3
 80111fa:	45a8      	cmp	r8, r5
 80111fc:	bf38      	it	cc
 80111fe:	2100      	movcc	r1, #0
 8011200:	440b      	add	r3, r1
 8011202:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011206:	b191      	cbz	r1, 801122e <__mdiff+0x11a>
 8011208:	6117      	str	r7, [r2, #16]
 801120a:	e79d      	b.n	8011148 <__mdiff+0x34>
 801120c:	f854 1b04 	ldr.w	r1, [r4], #4
 8011210:	46e6      	mov	lr, ip
 8011212:	0c08      	lsrs	r0, r1, #16
 8011214:	fa1c fc81 	uxtah	ip, ip, r1
 8011218:	4471      	add	r1, lr
 801121a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801121e:	b289      	uxth	r1, r1
 8011220:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011224:	f846 1b04 	str.w	r1, [r6], #4
 8011228:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801122c:	e7dd      	b.n	80111ea <__mdiff+0xd6>
 801122e:	3f01      	subs	r7, #1
 8011230:	e7e7      	b.n	8011202 <__mdiff+0xee>
 8011232:	bf00      	nop
 8011234:	080135fc 	.word	0x080135fc
 8011238:	0801360d 	.word	0x0801360d

0801123c <__d2b>:
 801123c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011240:	460f      	mov	r7, r1
 8011242:	2101      	movs	r1, #1
 8011244:	ec59 8b10 	vmov	r8, r9, d0
 8011248:	4616      	mov	r6, r2
 801124a:	f7ff fcd5 	bl	8010bf8 <_Balloc>
 801124e:	4604      	mov	r4, r0
 8011250:	b930      	cbnz	r0, 8011260 <__d2b+0x24>
 8011252:	4602      	mov	r2, r0
 8011254:	4b23      	ldr	r3, [pc, #140]	@ (80112e4 <__d2b+0xa8>)
 8011256:	4824      	ldr	r0, [pc, #144]	@ (80112e8 <__d2b+0xac>)
 8011258:	f240 310f 	movw	r1, #783	@ 0x30f
 801125c:	f000 fc6e 	bl	8011b3c <__assert_func>
 8011260:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011264:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011268:	b10d      	cbz	r5, 801126e <__d2b+0x32>
 801126a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801126e:	9301      	str	r3, [sp, #4]
 8011270:	f1b8 0300 	subs.w	r3, r8, #0
 8011274:	d023      	beq.n	80112be <__d2b+0x82>
 8011276:	4668      	mov	r0, sp
 8011278:	9300      	str	r3, [sp, #0]
 801127a:	f7ff fd84 	bl	8010d86 <__lo0bits>
 801127e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011282:	b1d0      	cbz	r0, 80112ba <__d2b+0x7e>
 8011284:	f1c0 0320 	rsb	r3, r0, #32
 8011288:	fa02 f303 	lsl.w	r3, r2, r3
 801128c:	430b      	orrs	r3, r1
 801128e:	40c2      	lsrs	r2, r0
 8011290:	6163      	str	r3, [r4, #20]
 8011292:	9201      	str	r2, [sp, #4]
 8011294:	9b01      	ldr	r3, [sp, #4]
 8011296:	61a3      	str	r3, [r4, #24]
 8011298:	2b00      	cmp	r3, #0
 801129a:	bf0c      	ite	eq
 801129c:	2201      	moveq	r2, #1
 801129e:	2202      	movne	r2, #2
 80112a0:	6122      	str	r2, [r4, #16]
 80112a2:	b1a5      	cbz	r5, 80112ce <__d2b+0x92>
 80112a4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80112a8:	4405      	add	r5, r0
 80112aa:	603d      	str	r5, [r7, #0]
 80112ac:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80112b0:	6030      	str	r0, [r6, #0]
 80112b2:	4620      	mov	r0, r4
 80112b4:	b003      	add	sp, #12
 80112b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112ba:	6161      	str	r1, [r4, #20]
 80112bc:	e7ea      	b.n	8011294 <__d2b+0x58>
 80112be:	a801      	add	r0, sp, #4
 80112c0:	f7ff fd61 	bl	8010d86 <__lo0bits>
 80112c4:	9b01      	ldr	r3, [sp, #4]
 80112c6:	6163      	str	r3, [r4, #20]
 80112c8:	3020      	adds	r0, #32
 80112ca:	2201      	movs	r2, #1
 80112cc:	e7e8      	b.n	80112a0 <__d2b+0x64>
 80112ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80112d2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80112d6:	6038      	str	r0, [r7, #0]
 80112d8:	6918      	ldr	r0, [r3, #16]
 80112da:	f7ff fd35 	bl	8010d48 <__hi0bits>
 80112de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80112e2:	e7e5      	b.n	80112b0 <__d2b+0x74>
 80112e4:	080135fc 	.word	0x080135fc
 80112e8:	0801360d 	.word	0x0801360d

080112ec <__ssputs_r>:
 80112ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112f0:	688e      	ldr	r6, [r1, #8]
 80112f2:	461f      	mov	r7, r3
 80112f4:	42be      	cmp	r6, r7
 80112f6:	680b      	ldr	r3, [r1, #0]
 80112f8:	4682      	mov	sl, r0
 80112fa:	460c      	mov	r4, r1
 80112fc:	4690      	mov	r8, r2
 80112fe:	d82d      	bhi.n	801135c <__ssputs_r+0x70>
 8011300:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011304:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011308:	d026      	beq.n	8011358 <__ssputs_r+0x6c>
 801130a:	6965      	ldr	r5, [r4, #20]
 801130c:	6909      	ldr	r1, [r1, #16]
 801130e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011312:	eba3 0901 	sub.w	r9, r3, r1
 8011316:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801131a:	1c7b      	adds	r3, r7, #1
 801131c:	444b      	add	r3, r9
 801131e:	106d      	asrs	r5, r5, #1
 8011320:	429d      	cmp	r5, r3
 8011322:	bf38      	it	cc
 8011324:	461d      	movcc	r5, r3
 8011326:	0553      	lsls	r3, r2, #21
 8011328:	d527      	bpl.n	801137a <__ssputs_r+0x8e>
 801132a:	4629      	mov	r1, r5
 801132c:	f7ff fbd8 	bl	8010ae0 <_malloc_r>
 8011330:	4606      	mov	r6, r0
 8011332:	b360      	cbz	r0, 801138e <__ssputs_r+0xa2>
 8011334:	6921      	ldr	r1, [r4, #16]
 8011336:	464a      	mov	r2, r9
 8011338:	f7fe fcf5 	bl	800fd26 <memcpy>
 801133c:	89a3      	ldrh	r3, [r4, #12]
 801133e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011342:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011346:	81a3      	strh	r3, [r4, #12]
 8011348:	6126      	str	r6, [r4, #16]
 801134a:	6165      	str	r5, [r4, #20]
 801134c:	444e      	add	r6, r9
 801134e:	eba5 0509 	sub.w	r5, r5, r9
 8011352:	6026      	str	r6, [r4, #0]
 8011354:	60a5      	str	r5, [r4, #8]
 8011356:	463e      	mov	r6, r7
 8011358:	42be      	cmp	r6, r7
 801135a:	d900      	bls.n	801135e <__ssputs_r+0x72>
 801135c:	463e      	mov	r6, r7
 801135e:	6820      	ldr	r0, [r4, #0]
 8011360:	4632      	mov	r2, r6
 8011362:	4641      	mov	r1, r8
 8011364:	f000 fb9e 	bl	8011aa4 <memmove>
 8011368:	68a3      	ldr	r3, [r4, #8]
 801136a:	1b9b      	subs	r3, r3, r6
 801136c:	60a3      	str	r3, [r4, #8]
 801136e:	6823      	ldr	r3, [r4, #0]
 8011370:	4433      	add	r3, r6
 8011372:	6023      	str	r3, [r4, #0]
 8011374:	2000      	movs	r0, #0
 8011376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801137a:	462a      	mov	r2, r5
 801137c:	f000 fc22 	bl	8011bc4 <_realloc_r>
 8011380:	4606      	mov	r6, r0
 8011382:	2800      	cmp	r0, #0
 8011384:	d1e0      	bne.n	8011348 <__ssputs_r+0x5c>
 8011386:	6921      	ldr	r1, [r4, #16]
 8011388:	4650      	mov	r0, sl
 801138a:	f7ff fb35 	bl	80109f8 <_free_r>
 801138e:	230c      	movs	r3, #12
 8011390:	f8ca 3000 	str.w	r3, [sl]
 8011394:	89a3      	ldrh	r3, [r4, #12]
 8011396:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801139a:	81a3      	strh	r3, [r4, #12]
 801139c:	f04f 30ff 	mov.w	r0, #4294967295
 80113a0:	e7e9      	b.n	8011376 <__ssputs_r+0x8a>
	...

080113a4 <_svfiprintf_r>:
 80113a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113a8:	4698      	mov	r8, r3
 80113aa:	898b      	ldrh	r3, [r1, #12]
 80113ac:	061b      	lsls	r3, r3, #24
 80113ae:	b09d      	sub	sp, #116	@ 0x74
 80113b0:	4607      	mov	r7, r0
 80113b2:	460d      	mov	r5, r1
 80113b4:	4614      	mov	r4, r2
 80113b6:	d510      	bpl.n	80113da <_svfiprintf_r+0x36>
 80113b8:	690b      	ldr	r3, [r1, #16]
 80113ba:	b973      	cbnz	r3, 80113da <_svfiprintf_r+0x36>
 80113bc:	2140      	movs	r1, #64	@ 0x40
 80113be:	f7ff fb8f 	bl	8010ae0 <_malloc_r>
 80113c2:	6028      	str	r0, [r5, #0]
 80113c4:	6128      	str	r0, [r5, #16]
 80113c6:	b930      	cbnz	r0, 80113d6 <_svfiprintf_r+0x32>
 80113c8:	230c      	movs	r3, #12
 80113ca:	603b      	str	r3, [r7, #0]
 80113cc:	f04f 30ff 	mov.w	r0, #4294967295
 80113d0:	b01d      	add	sp, #116	@ 0x74
 80113d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113d6:	2340      	movs	r3, #64	@ 0x40
 80113d8:	616b      	str	r3, [r5, #20]
 80113da:	2300      	movs	r3, #0
 80113dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80113de:	2320      	movs	r3, #32
 80113e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80113e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80113e8:	2330      	movs	r3, #48	@ 0x30
 80113ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011588 <_svfiprintf_r+0x1e4>
 80113ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80113f2:	f04f 0901 	mov.w	r9, #1
 80113f6:	4623      	mov	r3, r4
 80113f8:	469a      	mov	sl, r3
 80113fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80113fe:	b10a      	cbz	r2, 8011404 <_svfiprintf_r+0x60>
 8011400:	2a25      	cmp	r2, #37	@ 0x25
 8011402:	d1f9      	bne.n	80113f8 <_svfiprintf_r+0x54>
 8011404:	ebba 0b04 	subs.w	fp, sl, r4
 8011408:	d00b      	beq.n	8011422 <_svfiprintf_r+0x7e>
 801140a:	465b      	mov	r3, fp
 801140c:	4622      	mov	r2, r4
 801140e:	4629      	mov	r1, r5
 8011410:	4638      	mov	r0, r7
 8011412:	f7ff ff6b 	bl	80112ec <__ssputs_r>
 8011416:	3001      	adds	r0, #1
 8011418:	f000 80a7 	beq.w	801156a <_svfiprintf_r+0x1c6>
 801141c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801141e:	445a      	add	r2, fp
 8011420:	9209      	str	r2, [sp, #36]	@ 0x24
 8011422:	f89a 3000 	ldrb.w	r3, [sl]
 8011426:	2b00      	cmp	r3, #0
 8011428:	f000 809f 	beq.w	801156a <_svfiprintf_r+0x1c6>
 801142c:	2300      	movs	r3, #0
 801142e:	f04f 32ff 	mov.w	r2, #4294967295
 8011432:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011436:	f10a 0a01 	add.w	sl, sl, #1
 801143a:	9304      	str	r3, [sp, #16]
 801143c:	9307      	str	r3, [sp, #28]
 801143e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011442:	931a      	str	r3, [sp, #104]	@ 0x68
 8011444:	4654      	mov	r4, sl
 8011446:	2205      	movs	r2, #5
 8011448:	f814 1b01 	ldrb.w	r1, [r4], #1
 801144c:	484e      	ldr	r0, [pc, #312]	@ (8011588 <_svfiprintf_r+0x1e4>)
 801144e:	f7ee fea7 	bl	80001a0 <memchr>
 8011452:	9a04      	ldr	r2, [sp, #16]
 8011454:	b9d8      	cbnz	r0, 801148e <_svfiprintf_r+0xea>
 8011456:	06d0      	lsls	r0, r2, #27
 8011458:	bf44      	itt	mi
 801145a:	2320      	movmi	r3, #32
 801145c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011460:	0711      	lsls	r1, r2, #28
 8011462:	bf44      	itt	mi
 8011464:	232b      	movmi	r3, #43	@ 0x2b
 8011466:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801146a:	f89a 3000 	ldrb.w	r3, [sl]
 801146e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011470:	d015      	beq.n	801149e <_svfiprintf_r+0xfa>
 8011472:	9a07      	ldr	r2, [sp, #28]
 8011474:	4654      	mov	r4, sl
 8011476:	2000      	movs	r0, #0
 8011478:	f04f 0c0a 	mov.w	ip, #10
 801147c:	4621      	mov	r1, r4
 801147e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011482:	3b30      	subs	r3, #48	@ 0x30
 8011484:	2b09      	cmp	r3, #9
 8011486:	d94b      	bls.n	8011520 <_svfiprintf_r+0x17c>
 8011488:	b1b0      	cbz	r0, 80114b8 <_svfiprintf_r+0x114>
 801148a:	9207      	str	r2, [sp, #28]
 801148c:	e014      	b.n	80114b8 <_svfiprintf_r+0x114>
 801148e:	eba0 0308 	sub.w	r3, r0, r8
 8011492:	fa09 f303 	lsl.w	r3, r9, r3
 8011496:	4313      	orrs	r3, r2
 8011498:	9304      	str	r3, [sp, #16]
 801149a:	46a2      	mov	sl, r4
 801149c:	e7d2      	b.n	8011444 <_svfiprintf_r+0xa0>
 801149e:	9b03      	ldr	r3, [sp, #12]
 80114a0:	1d19      	adds	r1, r3, #4
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	9103      	str	r1, [sp, #12]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	bfbb      	ittet	lt
 80114aa:	425b      	neglt	r3, r3
 80114ac:	f042 0202 	orrlt.w	r2, r2, #2
 80114b0:	9307      	strge	r3, [sp, #28]
 80114b2:	9307      	strlt	r3, [sp, #28]
 80114b4:	bfb8      	it	lt
 80114b6:	9204      	strlt	r2, [sp, #16]
 80114b8:	7823      	ldrb	r3, [r4, #0]
 80114ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80114bc:	d10a      	bne.n	80114d4 <_svfiprintf_r+0x130>
 80114be:	7863      	ldrb	r3, [r4, #1]
 80114c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80114c2:	d132      	bne.n	801152a <_svfiprintf_r+0x186>
 80114c4:	9b03      	ldr	r3, [sp, #12]
 80114c6:	1d1a      	adds	r2, r3, #4
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	9203      	str	r2, [sp, #12]
 80114cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80114d0:	3402      	adds	r4, #2
 80114d2:	9305      	str	r3, [sp, #20]
 80114d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011598 <_svfiprintf_r+0x1f4>
 80114d8:	7821      	ldrb	r1, [r4, #0]
 80114da:	2203      	movs	r2, #3
 80114dc:	4650      	mov	r0, sl
 80114de:	f7ee fe5f 	bl	80001a0 <memchr>
 80114e2:	b138      	cbz	r0, 80114f4 <_svfiprintf_r+0x150>
 80114e4:	9b04      	ldr	r3, [sp, #16]
 80114e6:	eba0 000a 	sub.w	r0, r0, sl
 80114ea:	2240      	movs	r2, #64	@ 0x40
 80114ec:	4082      	lsls	r2, r0
 80114ee:	4313      	orrs	r3, r2
 80114f0:	3401      	adds	r4, #1
 80114f2:	9304      	str	r3, [sp, #16]
 80114f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114f8:	4824      	ldr	r0, [pc, #144]	@ (801158c <_svfiprintf_r+0x1e8>)
 80114fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80114fe:	2206      	movs	r2, #6
 8011500:	f7ee fe4e 	bl	80001a0 <memchr>
 8011504:	2800      	cmp	r0, #0
 8011506:	d036      	beq.n	8011576 <_svfiprintf_r+0x1d2>
 8011508:	4b21      	ldr	r3, [pc, #132]	@ (8011590 <_svfiprintf_r+0x1ec>)
 801150a:	bb1b      	cbnz	r3, 8011554 <_svfiprintf_r+0x1b0>
 801150c:	9b03      	ldr	r3, [sp, #12]
 801150e:	3307      	adds	r3, #7
 8011510:	f023 0307 	bic.w	r3, r3, #7
 8011514:	3308      	adds	r3, #8
 8011516:	9303      	str	r3, [sp, #12]
 8011518:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801151a:	4433      	add	r3, r6
 801151c:	9309      	str	r3, [sp, #36]	@ 0x24
 801151e:	e76a      	b.n	80113f6 <_svfiprintf_r+0x52>
 8011520:	fb0c 3202 	mla	r2, ip, r2, r3
 8011524:	460c      	mov	r4, r1
 8011526:	2001      	movs	r0, #1
 8011528:	e7a8      	b.n	801147c <_svfiprintf_r+0xd8>
 801152a:	2300      	movs	r3, #0
 801152c:	3401      	adds	r4, #1
 801152e:	9305      	str	r3, [sp, #20]
 8011530:	4619      	mov	r1, r3
 8011532:	f04f 0c0a 	mov.w	ip, #10
 8011536:	4620      	mov	r0, r4
 8011538:	f810 2b01 	ldrb.w	r2, [r0], #1
 801153c:	3a30      	subs	r2, #48	@ 0x30
 801153e:	2a09      	cmp	r2, #9
 8011540:	d903      	bls.n	801154a <_svfiprintf_r+0x1a6>
 8011542:	2b00      	cmp	r3, #0
 8011544:	d0c6      	beq.n	80114d4 <_svfiprintf_r+0x130>
 8011546:	9105      	str	r1, [sp, #20]
 8011548:	e7c4      	b.n	80114d4 <_svfiprintf_r+0x130>
 801154a:	fb0c 2101 	mla	r1, ip, r1, r2
 801154e:	4604      	mov	r4, r0
 8011550:	2301      	movs	r3, #1
 8011552:	e7f0      	b.n	8011536 <_svfiprintf_r+0x192>
 8011554:	ab03      	add	r3, sp, #12
 8011556:	9300      	str	r3, [sp, #0]
 8011558:	462a      	mov	r2, r5
 801155a:	4b0e      	ldr	r3, [pc, #56]	@ (8011594 <_svfiprintf_r+0x1f0>)
 801155c:	a904      	add	r1, sp, #16
 801155e:	4638      	mov	r0, r7
 8011560:	f7fd fd64 	bl	800f02c <_printf_float>
 8011564:	1c42      	adds	r2, r0, #1
 8011566:	4606      	mov	r6, r0
 8011568:	d1d6      	bne.n	8011518 <_svfiprintf_r+0x174>
 801156a:	89ab      	ldrh	r3, [r5, #12]
 801156c:	065b      	lsls	r3, r3, #25
 801156e:	f53f af2d 	bmi.w	80113cc <_svfiprintf_r+0x28>
 8011572:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011574:	e72c      	b.n	80113d0 <_svfiprintf_r+0x2c>
 8011576:	ab03      	add	r3, sp, #12
 8011578:	9300      	str	r3, [sp, #0]
 801157a:	462a      	mov	r2, r5
 801157c:	4b05      	ldr	r3, [pc, #20]	@ (8011594 <_svfiprintf_r+0x1f0>)
 801157e:	a904      	add	r1, sp, #16
 8011580:	4638      	mov	r0, r7
 8011582:	f7fd ffeb 	bl	800f55c <_printf_i>
 8011586:	e7ed      	b.n	8011564 <_svfiprintf_r+0x1c0>
 8011588:	08013666 	.word	0x08013666
 801158c:	08013670 	.word	0x08013670
 8011590:	0800f02d 	.word	0x0800f02d
 8011594:	080112ed 	.word	0x080112ed
 8011598:	0801366c 	.word	0x0801366c

0801159c <__sfputc_r>:
 801159c:	6893      	ldr	r3, [r2, #8]
 801159e:	3b01      	subs	r3, #1
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	b410      	push	{r4}
 80115a4:	6093      	str	r3, [r2, #8]
 80115a6:	da08      	bge.n	80115ba <__sfputc_r+0x1e>
 80115a8:	6994      	ldr	r4, [r2, #24]
 80115aa:	42a3      	cmp	r3, r4
 80115ac:	db01      	blt.n	80115b2 <__sfputc_r+0x16>
 80115ae:	290a      	cmp	r1, #10
 80115b0:	d103      	bne.n	80115ba <__sfputc_r+0x1e>
 80115b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115b6:	f7fe baa2 	b.w	800fafe <__swbuf_r>
 80115ba:	6813      	ldr	r3, [r2, #0]
 80115bc:	1c58      	adds	r0, r3, #1
 80115be:	6010      	str	r0, [r2, #0]
 80115c0:	7019      	strb	r1, [r3, #0]
 80115c2:	4608      	mov	r0, r1
 80115c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115c8:	4770      	bx	lr

080115ca <__sfputs_r>:
 80115ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115cc:	4606      	mov	r6, r0
 80115ce:	460f      	mov	r7, r1
 80115d0:	4614      	mov	r4, r2
 80115d2:	18d5      	adds	r5, r2, r3
 80115d4:	42ac      	cmp	r4, r5
 80115d6:	d101      	bne.n	80115dc <__sfputs_r+0x12>
 80115d8:	2000      	movs	r0, #0
 80115da:	e007      	b.n	80115ec <__sfputs_r+0x22>
 80115dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80115e0:	463a      	mov	r2, r7
 80115e2:	4630      	mov	r0, r6
 80115e4:	f7ff ffda 	bl	801159c <__sfputc_r>
 80115e8:	1c43      	adds	r3, r0, #1
 80115ea:	d1f3      	bne.n	80115d4 <__sfputs_r+0xa>
 80115ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080115f0 <_vfiprintf_r>:
 80115f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115f4:	460d      	mov	r5, r1
 80115f6:	b09d      	sub	sp, #116	@ 0x74
 80115f8:	4614      	mov	r4, r2
 80115fa:	4698      	mov	r8, r3
 80115fc:	4606      	mov	r6, r0
 80115fe:	b118      	cbz	r0, 8011608 <_vfiprintf_r+0x18>
 8011600:	6a03      	ldr	r3, [r0, #32]
 8011602:	b90b      	cbnz	r3, 8011608 <_vfiprintf_r+0x18>
 8011604:	f7fe f954 	bl	800f8b0 <__sinit>
 8011608:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801160a:	07d9      	lsls	r1, r3, #31
 801160c:	d405      	bmi.n	801161a <_vfiprintf_r+0x2a>
 801160e:	89ab      	ldrh	r3, [r5, #12]
 8011610:	059a      	lsls	r2, r3, #22
 8011612:	d402      	bmi.n	801161a <_vfiprintf_r+0x2a>
 8011614:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011616:	f7fe fb84 	bl	800fd22 <__retarget_lock_acquire_recursive>
 801161a:	89ab      	ldrh	r3, [r5, #12]
 801161c:	071b      	lsls	r3, r3, #28
 801161e:	d501      	bpl.n	8011624 <_vfiprintf_r+0x34>
 8011620:	692b      	ldr	r3, [r5, #16]
 8011622:	b99b      	cbnz	r3, 801164c <_vfiprintf_r+0x5c>
 8011624:	4629      	mov	r1, r5
 8011626:	4630      	mov	r0, r6
 8011628:	f7fe faa8 	bl	800fb7c <__swsetup_r>
 801162c:	b170      	cbz	r0, 801164c <_vfiprintf_r+0x5c>
 801162e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011630:	07dc      	lsls	r4, r3, #31
 8011632:	d504      	bpl.n	801163e <_vfiprintf_r+0x4e>
 8011634:	f04f 30ff 	mov.w	r0, #4294967295
 8011638:	b01d      	add	sp, #116	@ 0x74
 801163a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801163e:	89ab      	ldrh	r3, [r5, #12]
 8011640:	0598      	lsls	r0, r3, #22
 8011642:	d4f7      	bmi.n	8011634 <_vfiprintf_r+0x44>
 8011644:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011646:	f7fe fb6d 	bl	800fd24 <__retarget_lock_release_recursive>
 801164a:	e7f3      	b.n	8011634 <_vfiprintf_r+0x44>
 801164c:	2300      	movs	r3, #0
 801164e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011650:	2320      	movs	r3, #32
 8011652:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011656:	f8cd 800c 	str.w	r8, [sp, #12]
 801165a:	2330      	movs	r3, #48	@ 0x30
 801165c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801180c <_vfiprintf_r+0x21c>
 8011660:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011664:	f04f 0901 	mov.w	r9, #1
 8011668:	4623      	mov	r3, r4
 801166a:	469a      	mov	sl, r3
 801166c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011670:	b10a      	cbz	r2, 8011676 <_vfiprintf_r+0x86>
 8011672:	2a25      	cmp	r2, #37	@ 0x25
 8011674:	d1f9      	bne.n	801166a <_vfiprintf_r+0x7a>
 8011676:	ebba 0b04 	subs.w	fp, sl, r4
 801167a:	d00b      	beq.n	8011694 <_vfiprintf_r+0xa4>
 801167c:	465b      	mov	r3, fp
 801167e:	4622      	mov	r2, r4
 8011680:	4629      	mov	r1, r5
 8011682:	4630      	mov	r0, r6
 8011684:	f7ff ffa1 	bl	80115ca <__sfputs_r>
 8011688:	3001      	adds	r0, #1
 801168a:	f000 80a7 	beq.w	80117dc <_vfiprintf_r+0x1ec>
 801168e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011690:	445a      	add	r2, fp
 8011692:	9209      	str	r2, [sp, #36]	@ 0x24
 8011694:	f89a 3000 	ldrb.w	r3, [sl]
 8011698:	2b00      	cmp	r3, #0
 801169a:	f000 809f 	beq.w	80117dc <_vfiprintf_r+0x1ec>
 801169e:	2300      	movs	r3, #0
 80116a0:	f04f 32ff 	mov.w	r2, #4294967295
 80116a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80116a8:	f10a 0a01 	add.w	sl, sl, #1
 80116ac:	9304      	str	r3, [sp, #16]
 80116ae:	9307      	str	r3, [sp, #28]
 80116b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80116b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80116b6:	4654      	mov	r4, sl
 80116b8:	2205      	movs	r2, #5
 80116ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116be:	4853      	ldr	r0, [pc, #332]	@ (801180c <_vfiprintf_r+0x21c>)
 80116c0:	f7ee fd6e 	bl	80001a0 <memchr>
 80116c4:	9a04      	ldr	r2, [sp, #16]
 80116c6:	b9d8      	cbnz	r0, 8011700 <_vfiprintf_r+0x110>
 80116c8:	06d1      	lsls	r1, r2, #27
 80116ca:	bf44      	itt	mi
 80116cc:	2320      	movmi	r3, #32
 80116ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80116d2:	0713      	lsls	r3, r2, #28
 80116d4:	bf44      	itt	mi
 80116d6:	232b      	movmi	r3, #43	@ 0x2b
 80116d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80116dc:	f89a 3000 	ldrb.w	r3, [sl]
 80116e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80116e2:	d015      	beq.n	8011710 <_vfiprintf_r+0x120>
 80116e4:	9a07      	ldr	r2, [sp, #28]
 80116e6:	4654      	mov	r4, sl
 80116e8:	2000      	movs	r0, #0
 80116ea:	f04f 0c0a 	mov.w	ip, #10
 80116ee:	4621      	mov	r1, r4
 80116f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80116f4:	3b30      	subs	r3, #48	@ 0x30
 80116f6:	2b09      	cmp	r3, #9
 80116f8:	d94b      	bls.n	8011792 <_vfiprintf_r+0x1a2>
 80116fa:	b1b0      	cbz	r0, 801172a <_vfiprintf_r+0x13a>
 80116fc:	9207      	str	r2, [sp, #28]
 80116fe:	e014      	b.n	801172a <_vfiprintf_r+0x13a>
 8011700:	eba0 0308 	sub.w	r3, r0, r8
 8011704:	fa09 f303 	lsl.w	r3, r9, r3
 8011708:	4313      	orrs	r3, r2
 801170a:	9304      	str	r3, [sp, #16]
 801170c:	46a2      	mov	sl, r4
 801170e:	e7d2      	b.n	80116b6 <_vfiprintf_r+0xc6>
 8011710:	9b03      	ldr	r3, [sp, #12]
 8011712:	1d19      	adds	r1, r3, #4
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	9103      	str	r1, [sp, #12]
 8011718:	2b00      	cmp	r3, #0
 801171a:	bfbb      	ittet	lt
 801171c:	425b      	neglt	r3, r3
 801171e:	f042 0202 	orrlt.w	r2, r2, #2
 8011722:	9307      	strge	r3, [sp, #28]
 8011724:	9307      	strlt	r3, [sp, #28]
 8011726:	bfb8      	it	lt
 8011728:	9204      	strlt	r2, [sp, #16]
 801172a:	7823      	ldrb	r3, [r4, #0]
 801172c:	2b2e      	cmp	r3, #46	@ 0x2e
 801172e:	d10a      	bne.n	8011746 <_vfiprintf_r+0x156>
 8011730:	7863      	ldrb	r3, [r4, #1]
 8011732:	2b2a      	cmp	r3, #42	@ 0x2a
 8011734:	d132      	bne.n	801179c <_vfiprintf_r+0x1ac>
 8011736:	9b03      	ldr	r3, [sp, #12]
 8011738:	1d1a      	adds	r2, r3, #4
 801173a:	681b      	ldr	r3, [r3, #0]
 801173c:	9203      	str	r2, [sp, #12]
 801173e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011742:	3402      	adds	r4, #2
 8011744:	9305      	str	r3, [sp, #20]
 8011746:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801181c <_vfiprintf_r+0x22c>
 801174a:	7821      	ldrb	r1, [r4, #0]
 801174c:	2203      	movs	r2, #3
 801174e:	4650      	mov	r0, sl
 8011750:	f7ee fd26 	bl	80001a0 <memchr>
 8011754:	b138      	cbz	r0, 8011766 <_vfiprintf_r+0x176>
 8011756:	9b04      	ldr	r3, [sp, #16]
 8011758:	eba0 000a 	sub.w	r0, r0, sl
 801175c:	2240      	movs	r2, #64	@ 0x40
 801175e:	4082      	lsls	r2, r0
 8011760:	4313      	orrs	r3, r2
 8011762:	3401      	adds	r4, #1
 8011764:	9304      	str	r3, [sp, #16]
 8011766:	f814 1b01 	ldrb.w	r1, [r4], #1
 801176a:	4829      	ldr	r0, [pc, #164]	@ (8011810 <_vfiprintf_r+0x220>)
 801176c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011770:	2206      	movs	r2, #6
 8011772:	f7ee fd15 	bl	80001a0 <memchr>
 8011776:	2800      	cmp	r0, #0
 8011778:	d03f      	beq.n	80117fa <_vfiprintf_r+0x20a>
 801177a:	4b26      	ldr	r3, [pc, #152]	@ (8011814 <_vfiprintf_r+0x224>)
 801177c:	bb1b      	cbnz	r3, 80117c6 <_vfiprintf_r+0x1d6>
 801177e:	9b03      	ldr	r3, [sp, #12]
 8011780:	3307      	adds	r3, #7
 8011782:	f023 0307 	bic.w	r3, r3, #7
 8011786:	3308      	adds	r3, #8
 8011788:	9303      	str	r3, [sp, #12]
 801178a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801178c:	443b      	add	r3, r7
 801178e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011790:	e76a      	b.n	8011668 <_vfiprintf_r+0x78>
 8011792:	fb0c 3202 	mla	r2, ip, r2, r3
 8011796:	460c      	mov	r4, r1
 8011798:	2001      	movs	r0, #1
 801179a:	e7a8      	b.n	80116ee <_vfiprintf_r+0xfe>
 801179c:	2300      	movs	r3, #0
 801179e:	3401      	adds	r4, #1
 80117a0:	9305      	str	r3, [sp, #20]
 80117a2:	4619      	mov	r1, r3
 80117a4:	f04f 0c0a 	mov.w	ip, #10
 80117a8:	4620      	mov	r0, r4
 80117aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80117ae:	3a30      	subs	r2, #48	@ 0x30
 80117b0:	2a09      	cmp	r2, #9
 80117b2:	d903      	bls.n	80117bc <_vfiprintf_r+0x1cc>
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d0c6      	beq.n	8011746 <_vfiprintf_r+0x156>
 80117b8:	9105      	str	r1, [sp, #20]
 80117ba:	e7c4      	b.n	8011746 <_vfiprintf_r+0x156>
 80117bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80117c0:	4604      	mov	r4, r0
 80117c2:	2301      	movs	r3, #1
 80117c4:	e7f0      	b.n	80117a8 <_vfiprintf_r+0x1b8>
 80117c6:	ab03      	add	r3, sp, #12
 80117c8:	9300      	str	r3, [sp, #0]
 80117ca:	462a      	mov	r2, r5
 80117cc:	4b12      	ldr	r3, [pc, #72]	@ (8011818 <_vfiprintf_r+0x228>)
 80117ce:	a904      	add	r1, sp, #16
 80117d0:	4630      	mov	r0, r6
 80117d2:	f7fd fc2b 	bl	800f02c <_printf_float>
 80117d6:	4607      	mov	r7, r0
 80117d8:	1c78      	adds	r0, r7, #1
 80117da:	d1d6      	bne.n	801178a <_vfiprintf_r+0x19a>
 80117dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80117de:	07d9      	lsls	r1, r3, #31
 80117e0:	d405      	bmi.n	80117ee <_vfiprintf_r+0x1fe>
 80117e2:	89ab      	ldrh	r3, [r5, #12]
 80117e4:	059a      	lsls	r2, r3, #22
 80117e6:	d402      	bmi.n	80117ee <_vfiprintf_r+0x1fe>
 80117e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80117ea:	f7fe fa9b 	bl	800fd24 <__retarget_lock_release_recursive>
 80117ee:	89ab      	ldrh	r3, [r5, #12]
 80117f0:	065b      	lsls	r3, r3, #25
 80117f2:	f53f af1f 	bmi.w	8011634 <_vfiprintf_r+0x44>
 80117f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80117f8:	e71e      	b.n	8011638 <_vfiprintf_r+0x48>
 80117fa:	ab03      	add	r3, sp, #12
 80117fc:	9300      	str	r3, [sp, #0]
 80117fe:	462a      	mov	r2, r5
 8011800:	4b05      	ldr	r3, [pc, #20]	@ (8011818 <_vfiprintf_r+0x228>)
 8011802:	a904      	add	r1, sp, #16
 8011804:	4630      	mov	r0, r6
 8011806:	f7fd fea9 	bl	800f55c <_printf_i>
 801180a:	e7e4      	b.n	80117d6 <_vfiprintf_r+0x1e6>
 801180c:	08013666 	.word	0x08013666
 8011810:	08013670 	.word	0x08013670
 8011814:	0800f02d 	.word	0x0800f02d
 8011818:	080115cb 	.word	0x080115cb
 801181c:	0801366c 	.word	0x0801366c

08011820 <__sflush_r>:
 8011820:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011828:	0716      	lsls	r6, r2, #28
 801182a:	4605      	mov	r5, r0
 801182c:	460c      	mov	r4, r1
 801182e:	d454      	bmi.n	80118da <__sflush_r+0xba>
 8011830:	684b      	ldr	r3, [r1, #4]
 8011832:	2b00      	cmp	r3, #0
 8011834:	dc02      	bgt.n	801183c <__sflush_r+0x1c>
 8011836:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011838:	2b00      	cmp	r3, #0
 801183a:	dd48      	ble.n	80118ce <__sflush_r+0xae>
 801183c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801183e:	2e00      	cmp	r6, #0
 8011840:	d045      	beq.n	80118ce <__sflush_r+0xae>
 8011842:	2300      	movs	r3, #0
 8011844:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011848:	682f      	ldr	r7, [r5, #0]
 801184a:	6a21      	ldr	r1, [r4, #32]
 801184c:	602b      	str	r3, [r5, #0]
 801184e:	d030      	beq.n	80118b2 <__sflush_r+0x92>
 8011850:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011852:	89a3      	ldrh	r3, [r4, #12]
 8011854:	0759      	lsls	r1, r3, #29
 8011856:	d505      	bpl.n	8011864 <__sflush_r+0x44>
 8011858:	6863      	ldr	r3, [r4, #4]
 801185a:	1ad2      	subs	r2, r2, r3
 801185c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801185e:	b10b      	cbz	r3, 8011864 <__sflush_r+0x44>
 8011860:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011862:	1ad2      	subs	r2, r2, r3
 8011864:	2300      	movs	r3, #0
 8011866:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011868:	6a21      	ldr	r1, [r4, #32]
 801186a:	4628      	mov	r0, r5
 801186c:	47b0      	blx	r6
 801186e:	1c43      	adds	r3, r0, #1
 8011870:	89a3      	ldrh	r3, [r4, #12]
 8011872:	d106      	bne.n	8011882 <__sflush_r+0x62>
 8011874:	6829      	ldr	r1, [r5, #0]
 8011876:	291d      	cmp	r1, #29
 8011878:	d82b      	bhi.n	80118d2 <__sflush_r+0xb2>
 801187a:	4a2a      	ldr	r2, [pc, #168]	@ (8011924 <__sflush_r+0x104>)
 801187c:	40ca      	lsrs	r2, r1
 801187e:	07d6      	lsls	r6, r2, #31
 8011880:	d527      	bpl.n	80118d2 <__sflush_r+0xb2>
 8011882:	2200      	movs	r2, #0
 8011884:	6062      	str	r2, [r4, #4]
 8011886:	04d9      	lsls	r1, r3, #19
 8011888:	6922      	ldr	r2, [r4, #16]
 801188a:	6022      	str	r2, [r4, #0]
 801188c:	d504      	bpl.n	8011898 <__sflush_r+0x78>
 801188e:	1c42      	adds	r2, r0, #1
 8011890:	d101      	bne.n	8011896 <__sflush_r+0x76>
 8011892:	682b      	ldr	r3, [r5, #0]
 8011894:	b903      	cbnz	r3, 8011898 <__sflush_r+0x78>
 8011896:	6560      	str	r0, [r4, #84]	@ 0x54
 8011898:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801189a:	602f      	str	r7, [r5, #0]
 801189c:	b1b9      	cbz	r1, 80118ce <__sflush_r+0xae>
 801189e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80118a2:	4299      	cmp	r1, r3
 80118a4:	d002      	beq.n	80118ac <__sflush_r+0x8c>
 80118a6:	4628      	mov	r0, r5
 80118a8:	f7ff f8a6 	bl	80109f8 <_free_r>
 80118ac:	2300      	movs	r3, #0
 80118ae:	6363      	str	r3, [r4, #52]	@ 0x34
 80118b0:	e00d      	b.n	80118ce <__sflush_r+0xae>
 80118b2:	2301      	movs	r3, #1
 80118b4:	4628      	mov	r0, r5
 80118b6:	47b0      	blx	r6
 80118b8:	4602      	mov	r2, r0
 80118ba:	1c50      	adds	r0, r2, #1
 80118bc:	d1c9      	bne.n	8011852 <__sflush_r+0x32>
 80118be:	682b      	ldr	r3, [r5, #0]
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d0c6      	beq.n	8011852 <__sflush_r+0x32>
 80118c4:	2b1d      	cmp	r3, #29
 80118c6:	d001      	beq.n	80118cc <__sflush_r+0xac>
 80118c8:	2b16      	cmp	r3, #22
 80118ca:	d11e      	bne.n	801190a <__sflush_r+0xea>
 80118cc:	602f      	str	r7, [r5, #0]
 80118ce:	2000      	movs	r0, #0
 80118d0:	e022      	b.n	8011918 <__sflush_r+0xf8>
 80118d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80118d6:	b21b      	sxth	r3, r3
 80118d8:	e01b      	b.n	8011912 <__sflush_r+0xf2>
 80118da:	690f      	ldr	r7, [r1, #16]
 80118dc:	2f00      	cmp	r7, #0
 80118de:	d0f6      	beq.n	80118ce <__sflush_r+0xae>
 80118e0:	0793      	lsls	r3, r2, #30
 80118e2:	680e      	ldr	r6, [r1, #0]
 80118e4:	bf08      	it	eq
 80118e6:	694b      	ldreq	r3, [r1, #20]
 80118e8:	600f      	str	r7, [r1, #0]
 80118ea:	bf18      	it	ne
 80118ec:	2300      	movne	r3, #0
 80118ee:	eba6 0807 	sub.w	r8, r6, r7
 80118f2:	608b      	str	r3, [r1, #8]
 80118f4:	f1b8 0f00 	cmp.w	r8, #0
 80118f8:	dde9      	ble.n	80118ce <__sflush_r+0xae>
 80118fa:	6a21      	ldr	r1, [r4, #32]
 80118fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80118fe:	4643      	mov	r3, r8
 8011900:	463a      	mov	r2, r7
 8011902:	4628      	mov	r0, r5
 8011904:	47b0      	blx	r6
 8011906:	2800      	cmp	r0, #0
 8011908:	dc08      	bgt.n	801191c <__sflush_r+0xfc>
 801190a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801190e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011912:	81a3      	strh	r3, [r4, #12]
 8011914:	f04f 30ff 	mov.w	r0, #4294967295
 8011918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801191c:	4407      	add	r7, r0
 801191e:	eba8 0800 	sub.w	r8, r8, r0
 8011922:	e7e7      	b.n	80118f4 <__sflush_r+0xd4>
 8011924:	20400001 	.word	0x20400001

08011928 <_fflush_r>:
 8011928:	b538      	push	{r3, r4, r5, lr}
 801192a:	690b      	ldr	r3, [r1, #16]
 801192c:	4605      	mov	r5, r0
 801192e:	460c      	mov	r4, r1
 8011930:	b913      	cbnz	r3, 8011938 <_fflush_r+0x10>
 8011932:	2500      	movs	r5, #0
 8011934:	4628      	mov	r0, r5
 8011936:	bd38      	pop	{r3, r4, r5, pc}
 8011938:	b118      	cbz	r0, 8011942 <_fflush_r+0x1a>
 801193a:	6a03      	ldr	r3, [r0, #32]
 801193c:	b90b      	cbnz	r3, 8011942 <_fflush_r+0x1a>
 801193e:	f7fd ffb7 	bl	800f8b0 <__sinit>
 8011942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011946:	2b00      	cmp	r3, #0
 8011948:	d0f3      	beq.n	8011932 <_fflush_r+0xa>
 801194a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801194c:	07d0      	lsls	r0, r2, #31
 801194e:	d404      	bmi.n	801195a <_fflush_r+0x32>
 8011950:	0599      	lsls	r1, r3, #22
 8011952:	d402      	bmi.n	801195a <_fflush_r+0x32>
 8011954:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011956:	f7fe f9e4 	bl	800fd22 <__retarget_lock_acquire_recursive>
 801195a:	4628      	mov	r0, r5
 801195c:	4621      	mov	r1, r4
 801195e:	f7ff ff5f 	bl	8011820 <__sflush_r>
 8011962:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011964:	07da      	lsls	r2, r3, #31
 8011966:	4605      	mov	r5, r0
 8011968:	d4e4      	bmi.n	8011934 <_fflush_r+0xc>
 801196a:	89a3      	ldrh	r3, [r4, #12]
 801196c:	059b      	lsls	r3, r3, #22
 801196e:	d4e1      	bmi.n	8011934 <_fflush_r+0xc>
 8011970:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011972:	f7fe f9d7 	bl	800fd24 <__retarget_lock_release_recursive>
 8011976:	e7dd      	b.n	8011934 <_fflush_r+0xc>

08011978 <__swhatbuf_r>:
 8011978:	b570      	push	{r4, r5, r6, lr}
 801197a:	460c      	mov	r4, r1
 801197c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011980:	2900      	cmp	r1, #0
 8011982:	b096      	sub	sp, #88	@ 0x58
 8011984:	4615      	mov	r5, r2
 8011986:	461e      	mov	r6, r3
 8011988:	da0d      	bge.n	80119a6 <__swhatbuf_r+0x2e>
 801198a:	89a3      	ldrh	r3, [r4, #12]
 801198c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011990:	f04f 0100 	mov.w	r1, #0
 8011994:	bf14      	ite	ne
 8011996:	2340      	movne	r3, #64	@ 0x40
 8011998:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801199c:	2000      	movs	r0, #0
 801199e:	6031      	str	r1, [r6, #0]
 80119a0:	602b      	str	r3, [r5, #0]
 80119a2:	b016      	add	sp, #88	@ 0x58
 80119a4:	bd70      	pop	{r4, r5, r6, pc}
 80119a6:	466a      	mov	r2, sp
 80119a8:	f000 f896 	bl	8011ad8 <_fstat_r>
 80119ac:	2800      	cmp	r0, #0
 80119ae:	dbec      	blt.n	801198a <__swhatbuf_r+0x12>
 80119b0:	9901      	ldr	r1, [sp, #4]
 80119b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80119b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80119ba:	4259      	negs	r1, r3
 80119bc:	4159      	adcs	r1, r3
 80119be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80119c2:	e7eb      	b.n	801199c <__swhatbuf_r+0x24>

080119c4 <__smakebuf_r>:
 80119c4:	898b      	ldrh	r3, [r1, #12]
 80119c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80119c8:	079d      	lsls	r5, r3, #30
 80119ca:	4606      	mov	r6, r0
 80119cc:	460c      	mov	r4, r1
 80119ce:	d507      	bpl.n	80119e0 <__smakebuf_r+0x1c>
 80119d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80119d4:	6023      	str	r3, [r4, #0]
 80119d6:	6123      	str	r3, [r4, #16]
 80119d8:	2301      	movs	r3, #1
 80119da:	6163      	str	r3, [r4, #20]
 80119dc:	b003      	add	sp, #12
 80119de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80119e0:	ab01      	add	r3, sp, #4
 80119e2:	466a      	mov	r2, sp
 80119e4:	f7ff ffc8 	bl	8011978 <__swhatbuf_r>
 80119e8:	9f00      	ldr	r7, [sp, #0]
 80119ea:	4605      	mov	r5, r0
 80119ec:	4639      	mov	r1, r7
 80119ee:	4630      	mov	r0, r6
 80119f0:	f7ff f876 	bl	8010ae0 <_malloc_r>
 80119f4:	b948      	cbnz	r0, 8011a0a <__smakebuf_r+0x46>
 80119f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80119fa:	059a      	lsls	r2, r3, #22
 80119fc:	d4ee      	bmi.n	80119dc <__smakebuf_r+0x18>
 80119fe:	f023 0303 	bic.w	r3, r3, #3
 8011a02:	f043 0302 	orr.w	r3, r3, #2
 8011a06:	81a3      	strh	r3, [r4, #12]
 8011a08:	e7e2      	b.n	80119d0 <__smakebuf_r+0xc>
 8011a0a:	89a3      	ldrh	r3, [r4, #12]
 8011a0c:	6020      	str	r0, [r4, #0]
 8011a0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a12:	81a3      	strh	r3, [r4, #12]
 8011a14:	9b01      	ldr	r3, [sp, #4]
 8011a16:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011a1a:	b15b      	cbz	r3, 8011a34 <__smakebuf_r+0x70>
 8011a1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011a20:	4630      	mov	r0, r6
 8011a22:	f000 f86b 	bl	8011afc <_isatty_r>
 8011a26:	b128      	cbz	r0, 8011a34 <__smakebuf_r+0x70>
 8011a28:	89a3      	ldrh	r3, [r4, #12]
 8011a2a:	f023 0303 	bic.w	r3, r3, #3
 8011a2e:	f043 0301 	orr.w	r3, r3, #1
 8011a32:	81a3      	strh	r3, [r4, #12]
 8011a34:	89a3      	ldrh	r3, [r4, #12]
 8011a36:	431d      	orrs	r5, r3
 8011a38:	81a5      	strh	r5, [r4, #12]
 8011a3a:	e7cf      	b.n	80119dc <__smakebuf_r+0x18>

08011a3c <_putc_r>:
 8011a3c:	b570      	push	{r4, r5, r6, lr}
 8011a3e:	460d      	mov	r5, r1
 8011a40:	4614      	mov	r4, r2
 8011a42:	4606      	mov	r6, r0
 8011a44:	b118      	cbz	r0, 8011a4e <_putc_r+0x12>
 8011a46:	6a03      	ldr	r3, [r0, #32]
 8011a48:	b90b      	cbnz	r3, 8011a4e <_putc_r+0x12>
 8011a4a:	f7fd ff31 	bl	800f8b0 <__sinit>
 8011a4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011a50:	07d8      	lsls	r0, r3, #31
 8011a52:	d405      	bmi.n	8011a60 <_putc_r+0x24>
 8011a54:	89a3      	ldrh	r3, [r4, #12]
 8011a56:	0599      	lsls	r1, r3, #22
 8011a58:	d402      	bmi.n	8011a60 <_putc_r+0x24>
 8011a5a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011a5c:	f7fe f961 	bl	800fd22 <__retarget_lock_acquire_recursive>
 8011a60:	68a3      	ldr	r3, [r4, #8]
 8011a62:	3b01      	subs	r3, #1
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	60a3      	str	r3, [r4, #8]
 8011a68:	da05      	bge.n	8011a76 <_putc_r+0x3a>
 8011a6a:	69a2      	ldr	r2, [r4, #24]
 8011a6c:	4293      	cmp	r3, r2
 8011a6e:	db12      	blt.n	8011a96 <_putc_r+0x5a>
 8011a70:	b2eb      	uxtb	r3, r5
 8011a72:	2b0a      	cmp	r3, #10
 8011a74:	d00f      	beq.n	8011a96 <_putc_r+0x5a>
 8011a76:	6823      	ldr	r3, [r4, #0]
 8011a78:	1c5a      	adds	r2, r3, #1
 8011a7a:	6022      	str	r2, [r4, #0]
 8011a7c:	701d      	strb	r5, [r3, #0]
 8011a7e:	b2ed      	uxtb	r5, r5
 8011a80:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011a82:	07da      	lsls	r2, r3, #31
 8011a84:	d405      	bmi.n	8011a92 <_putc_r+0x56>
 8011a86:	89a3      	ldrh	r3, [r4, #12]
 8011a88:	059b      	lsls	r3, r3, #22
 8011a8a:	d402      	bmi.n	8011a92 <_putc_r+0x56>
 8011a8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011a8e:	f7fe f949 	bl	800fd24 <__retarget_lock_release_recursive>
 8011a92:	4628      	mov	r0, r5
 8011a94:	bd70      	pop	{r4, r5, r6, pc}
 8011a96:	4629      	mov	r1, r5
 8011a98:	4622      	mov	r2, r4
 8011a9a:	4630      	mov	r0, r6
 8011a9c:	f7fe f82f 	bl	800fafe <__swbuf_r>
 8011aa0:	4605      	mov	r5, r0
 8011aa2:	e7ed      	b.n	8011a80 <_putc_r+0x44>

08011aa4 <memmove>:
 8011aa4:	4288      	cmp	r0, r1
 8011aa6:	b510      	push	{r4, lr}
 8011aa8:	eb01 0402 	add.w	r4, r1, r2
 8011aac:	d902      	bls.n	8011ab4 <memmove+0x10>
 8011aae:	4284      	cmp	r4, r0
 8011ab0:	4623      	mov	r3, r4
 8011ab2:	d807      	bhi.n	8011ac4 <memmove+0x20>
 8011ab4:	1e43      	subs	r3, r0, #1
 8011ab6:	42a1      	cmp	r1, r4
 8011ab8:	d008      	beq.n	8011acc <memmove+0x28>
 8011aba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011abe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011ac2:	e7f8      	b.n	8011ab6 <memmove+0x12>
 8011ac4:	4402      	add	r2, r0
 8011ac6:	4601      	mov	r1, r0
 8011ac8:	428a      	cmp	r2, r1
 8011aca:	d100      	bne.n	8011ace <memmove+0x2a>
 8011acc:	bd10      	pop	{r4, pc}
 8011ace:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011ad2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011ad6:	e7f7      	b.n	8011ac8 <memmove+0x24>

08011ad8 <_fstat_r>:
 8011ad8:	b538      	push	{r3, r4, r5, lr}
 8011ada:	4d07      	ldr	r5, [pc, #28]	@ (8011af8 <_fstat_r+0x20>)
 8011adc:	2300      	movs	r3, #0
 8011ade:	4604      	mov	r4, r0
 8011ae0:	4608      	mov	r0, r1
 8011ae2:	4611      	mov	r1, r2
 8011ae4:	602b      	str	r3, [r5, #0]
 8011ae6:	f7f2 f9de 	bl	8003ea6 <_fstat>
 8011aea:	1c43      	adds	r3, r0, #1
 8011aec:	d102      	bne.n	8011af4 <_fstat_r+0x1c>
 8011aee:	682b      	ldr	r3, [r5, #0]
 8011af0:	b103      	cbz	r3, 8011af4 <_fstat_r+0x1c>
 8011af2:	6023      	str	r3, [r4, #0]
 8011af4:	bd38      	pop	{r3, r4, r5, pc}
 8011af6:	bf00      	nop
 8011af8:	20001aa0 	.word	0x20001aa0

08011afc <_isatty_r>:
 8011afc:	b538      	push	{r3, r4, r5, lr}
 8011afe:	4d06      	ldr	r5, [pc, #24]	@ (8011b18 <_isatty_r+0x1c>)
 8011b00:	2300      	movs	r3, #0
 8011b02:	4604      	mov	r4, r0
 8011b04:	4608      	mov	r0, r1
 8011b06:	602b      	str	r3, [r5, #0]
 8011b08:	f7f2 f9dd 	bl	8003ec6 <_isatty>
 8011b0c:	1c43      	adds	r3, r0, #1
 8011b0e:	d102      	bne.n	8011b16 <_isatty_r+0x1a>
 8011b10:	682b      	ldr	r3, [r5, #0]
 8011b12:	b103      	cbz	r3, 8011b16 <_isatty_r+0x1a>
 8011b14:	6023      	str	r3, [r4, #0]
 8011b16:	bd38      	pop	{r3, r4, r5, pc}
 8011b18:	20001aa0 	.word	0x20001aa0

08011b1c <_sbrk_r>:
 8011b1c:	b538      	push	{r3, r4, r5, lr}
 8011b1e:	4d06      	ldr	r5, [pc, #24]	@ (8011b38 <_sbrk_r+0x1c>)
 8011b20:	2300      	movs	r3, #0
 8011b22:	4604      	mov	r4, r0
 8011b24:	4608      	mov	r0, r1
 8011b26:	602b      	str	r3, [r5, #0]
 8011b28:	f7f2 f9e6 	bl	8003ef8 <_sbrk>
 8011b2c:	1c43      	adds	r3, r0, #1
 8011b2e:	d102      	bne.n	8011b36 <_sbrk_r+0x1a>
 8011b30:	682b      	ldr	r3, [r5, #0]
 8011b32:	b103      	cbz	r3, 8011b36 <_sbrk_r+0x1a>
 8011b34:	6023      	str	r3, [r4, #0]
 8011b36:	bd38      	pop	{r3, r4, r5, pc}
 8011b38:	20001aa0 	.word	0x20001aa0

08011b3c <__assert_func>:
 8011b3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011b3e:	4614      	mov	r4, r2
 8011b40:	461a      	mov	r2, r3
 8011b42:	4b09      	ldr	r3, [pc, #36]	@ (8011b68 <__assert_func+0x2c>)
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	4605      	mov	r5, r0
 8011b48:	68d8      	ldr	r0, [r3, #12]
 8011b4a:	b14c      	cbz	r4, 8011b60 <__assert_func+0x24>
 8011b4c:	4b07      	ldr	r3, [pc, #28]	@ (8011b6c <__assert_func+0x30>)
 8011b4e:	9100      	str	r1, [sp, #0]
 8011b50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011b54:	4906      	ldr	r1, [pc, #24]	@ (8011b70 <__assert_func+0x34>)
 8011b56:	462b      	mov	r3, r5
 8011b58:	f000 f870 	bl	8011c3c <fiprintf>
 8011b5c:	f000 f880 	bl	8011c60 <abort>
 8011b60:	4b04      	ldr	r3, [pc, #16]	@ (8011b74 <__assert_func+0x38>)
 8011b62:	461c      	mov	r4, r3
 8011b64:	e7f3      	b.n	8011b4e <__assert_func+0x12>
 8011b66:	bf00      	nop
 8011b68:	2000005c 	.word	0x2000005c
 8011b6c:	08013681 	.word	0x08013681
 8011b70:	0801368e 	.word	0x0801368e
 8011b74:	080136bc 	.word	0x080136bc

08011b78 <_calloc_r>:
 8011b78:	b570      	push	{r4, r5, r6, lr}
 8011b7a:	fba1 5402 	umull	r5, r4, r1, r2
 8011b7e:	b934      	cbnz	r4, 8011b8e <_calloc_r+0x16>
 8011b80:	4629      	mov	r1, r5
 8011b82:	f7fe ffad 	bl	8010ae0 <_malloc_r>
 8011b86:	4606      	mov	r6, r0
 8011b88:	b928      	cbnz	r0, 8011b96 <_calloc_r+0x1e>
 8011b8a:	4630      	mov	r0, r6
 8011b8c:	bd70      	pop	{r4, r5, r6, pc}
 8011b8e:	220c      	movs	r2, #12
 8011b90:	6002      	str	r2, [r0, #0]
 8011b92:	2600      	movs	r6, #0
 8011b94:	e7f9      	b.n	8011b8a <_calloc_r+0x12>
 8011b96:	462a      	mov	r2, r5
 8011b98:	4621      	mov	r1, r4
 8011b9a:	f7fe f845 	bl	800fc28 <memset>
 8011b9e:	e7f4      	b.n	8011b8a <_calloc_r+0x12>

08011ba0 <__ascii_mbtowc>:
 8011ba0:	b082      	sub	sp, #8
 8011ba2:	b901      	cbnz	r1, 8011ba6 <__ascii_mbtowc+0x6>
 8011ba4:	a901      	add	r1, sp, #4
 8011ba6:	b142      	cbz	r2, 8011bba <__ascii_mbtowc+0x1a>
 8011ba8:	b14b      	cbz	r3, 8011bbe <__ascii_mbtowc+0x1e>
 8011baa:	7813      	ldrb	r3, [r2, #0]
 8011bac:	600b      	str	r3, [r1, #0]
 8011bae:	7812      	ldrb	r2, [r2, #0]
 8011bb0:	1e10      	subs	r0, r2, #0
 8011bb2:	bf18      	it	ne
 8011bb4:	2001      	movne	r0, #1
 8011bb6:	b002      	add	sp, #8
 8011bb8:	4770      	bx	lr
 8011bba:	4610      	mov	r0, r2
 8011bbc:	e7fb      	b.n	8011bb6 <__ascii_mbtowc+0x16>
 8011bbe:	f06f 0001 	mvn.w	r0, #1
 8011bc2:	e7f8      	b.n	8011bb6 <__ascii_mbtowc+0x16>

08011bc4 <_realloc_r>:
 8011bc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bc8:	4607      	mov	r7, r0
 8011bca:	4614      	mov	r4, r2
 8011bcc:	460d      	mov	r5, r1
 8011bce:	b921      	cbnz	r1, 8011bda <_realloc_r+0x16>
 8011bd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011bd4:	4611      	mov	r1, r2
 8011bd6:	f7fe bf83 	b.w	8010ae0 <_malloc_r>
 8011bda:	b92a      	cbnz	r2, 8011be8 <_realloc_r+0x24>
 8011bdc:	f7fe ff0c 	bl	80109f8 <_free_r>
 8011be0:	4625      	mov	r5, r4
 8011be2:	4628      	mov	r0, r5
 8011be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011be8:	f000 f841 	bl	8011c6e <_malloc_usable_size_r>
 8011bec:	4284      	cmp	r4, r0
 8011bee:	4606      	mov	r6, r0
 8011bf0:	d802      	bhi.n	8011bf8 <_realloc_r+0x34>
 8011bf2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011bf6:	d8f4      	bhi.n	8011be2 <_realloc_r+0x1e>
 8011bf8:	4621      	mov	r1, r4
 8011bfa:	4638      	mov	r0, r7
 8011bfc:	f7fe ff70 	bl	8010ae0 <_malloc_r>
 8011c00:	4680      	mov	r8, r0
 8011c02:	b908      	cbnz	r0, 8011c08 <_realloc_r+0x44>
 8011c04:	4645      	mov	r5, r8
 8011c06:	e7ec      	b.n	8011be2 <_realloc_r+0x1e>
 8011c08:	42b4      	cmp	r4, r6
 8011c0a:	4622      	mov	r2, r4
 8011c0c:	4629      	mov	r1, r5
 8011c0e:	bf28      	it	cs
 8011c10:	4632      	movcs	r2, r6
 8011c12:	f7fe f888 	bl	800fd26 <memcpy>
 8011c16:	4629      	mov	r1, r5
 8011c18:	4638      	mov	r0, r7
 8011c1a:	f7fe feed 	bl	80109f8 <_free_r>
 8011c1e:	e7f1      	b.n	8011c04 <_realloc_r+0x40>

08011c20 <__ascii_wctomb>:
 8011c20:	4603      	mov	r3, r0
 8011c22:	4608      	mov	r0, r1
 8011c24:	b141      	cbz	r1, 8011c38 <__ascii_wctomb+0x18>
 8011c26:	2aff      	cmp	r2, #255	@ 0xff
 8011c28:	d904      	bls.n	8011c34 <__ascii_wctomb+0x14>
 8011c2a:	228a      	movs	r2, #138	@ 0x8a
 8011c2c:	601a      	str	r2, [r3, #0]
 8011c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8011c32:	4770      	bx	lr
 8011c34:	700a      	strb	r2, [r1, #0]
 8011c36:	2001      	movs	r0, #1
 8011c38:	4770      	bx	lr
	...

08011c3c <fiprintf>:
 8011c3c:	b40e      	push	{r1, r2, r3}
 8011c3e:	b503      	push	{r0, r1, lr}
 8011c40:	4601      	mov	r1, r0
 8011c42:	ab03      	add	r3, sp, #12
 8011c44:	4805      	ldr	r0, [pc, #20]	@ (8011c5c <fiprintf+0x20>)
 8011c46:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c4a:	6800      	ldr	r0, [r0, #0]
 8011c4c:	9301      	str	r3, [sp, #4]
 8011c4e:	f7ff fccf 	bl	80115f0 <_vfiprintf_r>
 8011c52:	b002      	add	sp, #8
 8011c54:	f85d eb04 	ldr.w	lr, [sp], #4
 8011c58:	b003      	add	sp, #12
 8011c5a:	4770      	bx	lr
 8011c5c:	2000005c 	.word	0x2000005c

08011c60 <abort>:
 8011c60:	b508      	push	{r3, lr}
 8011c62:	2006      	movs	r0, #6
 8011c64:	f000 f834 	bl	8011cd0 <raise>
 8011c68:	2001      	movs	r0, #1
 8011c6a:	f7f2 f8e8 	bl	8003e3e <_exit>

08011c6e <_malloc_usable_size_r>:
 8011c6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011c72:	1f18      	subs	r0, r3, #4
 8011c74:	2b00      	cmp	r3, #0
 8011c76:	bfbc      	itt	lt
 8011c78:	580b      	ldrlt	r3, [r1, r0]
 8011c7a:	18c0      	addlt	r0, r0, r3
 8011c7c:	4770      	bx	lr

08011c7e <_raise_r>:
 8011c7e:	291f      	cmp	r1, #31
 8011c80:	b538      	push	{r3, r4, r5, lr}
 8011c82:	4605      	mov	r5, r0
 8011c84:	460c      	mov	r4, r1
 8011c86:	d904      	bls.n	8011c92 <_raise_r+0x14>
 8011c88:	2316      	movs	r3, #22
 8011c8a:	6003      	str	r3, [r0, #0]
 8011c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8011c90:	bd38      	pop	{r3, r4, r5, pc}
 8011c92:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011c94:	b112      	cbz	r2, 8011c9c <_raise_r+0x1e>
 8011c96:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011c9a:	b94b      	cbnz	r3, 8011cb0 <_raise_r+0x32>
 8011c9c:	4628      	mov	r0, r5
 8011c9e:	f000 f831 	bl	8011d04 <_getpid_r>
 8011ca2:	4622      	mov	r2, r4
 8011ca4:	4601      	mov	r1, r0
 8011ca6:	4628      	mov	r0, r5
 8011ca8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011cac:	f000 b818 	b.w	8011ce0 <_kill_r>
 8011cb0:	2b01      	cmp	r3, #1
 8011cb2:	d00a      	beq.n	8011cca <_raise_r+0x4c>
 8011cb4:	1c59      	adds	r1, r3, #1
 8011cb6:	d103      	bne.n	8011cc0 <_raise_r+0x42>
 8011cb8:	2316      	movs	r3, #22
 8011cba:	6003      	str	r3, [r0, #0]
 8011cbc:	2001      	movs	r0, #1
 8011cbe:	e7e7      	b.n	8011c90 <_raise_r+0x12>
 8011cc0:	2100      	movs	r1, #0
 8011cc2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011cc6:	4620      	mov	r0, r4
 8011cc8:	4798      	blx	r3
 8011cca:	2000      	movs	r0, #0
 8011ccc:	e7e0      	b.n	8011c90 <_raise_r+0x12>
	...

08011cd0 <raise>:
 8011cd0:	4b02      	ldr	r3, [pc, #8]	@ (8011cdc <raise+0xc>)
 8011cd2:	4601      	mov	r1, r0
 8011cd4:	6818      	ldr	r0, [r3, #0]
 8011cd6:	f7ff bfd2 	b.w	8011c7e <_raise_r>
 8011cda:	bf00      	nop
 8011cdc:	2000005c 	.word	0x2000005c

08011ce0 <_kill_r>:
 8011ce0:	b538      	push	{r3, r4, r5, lr}
 8011ce2:	4d07      	ldr	r5, [pc, #28]	@ (8011d00 <_kill_r+0x20>)
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	4604      	mov	r4, r0
 8011ce8:	4608      	mov	r0, r1
 8011cea:	4611      	mov	r1, r2
 8011cec:	602b      	str	r3, [r5, #0]
 8011cee:	f7f2 f896 	bl	8003e1e <_kill>
 8011cf2:	1c43      	adds	r3, r0, #1
 8011cf4:	d102      	bne.n	8011cfc <_kill_r+0x1c>
 8011cf6:	682b      	ldr	r3, [r5, #0]
 8011cf8:	b103      	cbz	r3, 8011cfc <_kill_r+0x1c>
 8011cfa:	6023      	str	r3, [r4, #0]
 8011cfc:	bd38      	pop	{r3, r4, r5, pc}
 8011cfe:	bf00      	nop
 8011d00:	20001aa0 	.word	0x20001aa0

08011d04 <_getpid_r>:
 8011d04:	f7f2 b883 	b.w	8003e0e <_getpid>

08011d08 <_init>:
 8011d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d0a:	bf00      	nop
 8011d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d0e:	bc08      	pop	{r3}
 8011d10:	469e      	mov	lr, r3
 8011d12:	4770      	bx	lr

08011d14 <_fini>:
 8011d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d16:	bf00      	nop
 8011d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d1a:	bc08      	pop	{r3}
 8011d1c:	469e      	mov	lr, r3
 8011d1e:	4770      	bx	lr
