/// Auto-generated register definitions for PM
/// Device: ATSAMD21G18A
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::samd21::atsamd21g18a::pm {

// ============================================================================
// PM - Power Manager
// Base Address: 0x40000400
// ============================================================================

/// PM Register Structure
struct PM_Registers {

    /// Control
    /// Offset: 0x0000
    volatile uint8_t CTRL;

    /// Sleep Mode
    /// Offset: 0x0001
    volatile uint8_t SLEEP;
    uint8_t RESERVED_0002[6]; ///< Reserved

    /// CPU Clock Select
    /// Offset: 0x0008
    volatile uint8_t CPUSEL;

    /// APBA Clock Select
    /// Offset: 0x0009
    volatile uint8_t APBASEL;

    /// APBB Clock Select
    /// Offset: 0x000A
    volatile uint8_t APBBSEL;

    /// APBC Clock Select
    /// Offset: 0x000B
    volatile uint8_t APBCSEL;
    uint8_t RESERVED_000C[8]; ///< Reserved

    /// AHB Mask
    /// Offset: 0x0014
    /// Reset value: 0x0000007F
    volatile uint32_t AHBMASK;

    /// APBA Mask
    /// Offset: 0x0018
    /// Reset value: 0x0000007F
    volatile uint32_t APBAMASK;

    /// APBB Mask
    /// Offset: 0x001C
    /// Reset value: 0x0000007F
    volatile uint32_t APBBMASK;

    /// APBC Mask
    /// Offset: 0x0020
    /// Reset value: 0x00010000
    volatile uint32_t APBCMASK;
    uint8_t RESERVED_0024[16]; ///< Reserved

    /// Interrupt Enable Clear
    /// Offset: 0x0034
    volatile uint8_t INTENCLR;

    /// Interrupt Enable Set
    /// Offset: 0x0035
    volatile uint8_t INTENSET;

    /// Interrupt Flag Status and Clear
    /// Offset: 0x0036
    volatile uint8_t INTFLAG;
    uint8_t RESERVED_0037[1]; ///< Reserved

    /// Reset Cause
    /// Offset: 0x0038
    /// Reset value: 0x00000001
    /// Access: read-only
    volatile uint8_t RCAUSE;
};

static_assert(sizeof(PM_Registers) >= 57, "PM_Registers size mismatch");

/// PM peripheral instance
inline PM_Registers* PM() {
    return reinterpret_cast<PM_Registers*>(0x40000400);
}

}  // namespace alloy::hal::atmel::samd21::atsamd21g18a::pm
