INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/thishakyabb/Documents/skill_surf/mini_processor/work_proj/project_1.srcs/sources_1/new/MiniRiscV_withRam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniRiscV_withRam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/thishakyabb/Documents/skill_surf/mini_processor/work_proj/project_1.srcs/sim_1/new/MiniRiscV_withRam_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MiniRiscV
