<pre>
<h3>
<a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a>
</h3>
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v.html" target="file-frame">third_party/tests/utd-sv/ctu_clsp_clkgn_ssiclk.v</a>


module ctu_clsp_clkgn_ssiclk (
	ctu_jbi_ssiclk,
	io_pwron_rst_l,
	jbus_clk,
	ssiclk_enable
);
	input io_pwron_rst_l;
	input jbus_clk;
	input ssiclk_enable;
	output ctu_jbi_ssiclk;
	wire jbus_clk_stage1_nxt;
	wire jbus_clk_stage1;
	wire ctu_jbi_ssiclk;
	assign jbus_clk_stage1_nxt = ((jbus_clk_stage1 | ctu_jbi_ssiclk) ? (~ ctu_jbi_ssiclk) : ((~ ctu_jbi_ssiclk) & ssiclk_enable));
	dffrl_async_ns u_ctu_jbi_ssiclk_d1(
		.din(jbus_clk_stage1_nxt),
		.clk(jbus_clk),
		.rst_l(io_pwron_rst_l),
		.q(jbus_clk_stage1)
	);
	dffrl_async_ns u_ctu_jbi_ssiclk_d2(
		.din(jbus_clk_stage1),
		.clk(jbus_clk),
		.rst_l(io_pwron_rst_l),
		.q(ctu_jbi_ssiclk)
	);
endmodule


</pre>