Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/work/Projects/labs_vhdl/lab4/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to D:/work/Projects/labs_vhdl/lab4/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: blinkenlights.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "blinkenlights.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "blinkenlights"
Output Format                      : NGC
Target Device                      : xc2s200-5-fg256

---- Source Options
Top Module Name                    : blinkenlights
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : blinkenlights.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/work/Projects/labs_vhdl/lab2/jkff.vhd" in Library work.
Entity <jkff> compiled.
Entity <jkff> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/work/Projects/labs_vhdl/lab2/dff.vhd" in Library work.
Entity <dff> compiled.
Entity <dff> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/work/Projects/labs_vhdl/lab2/shiftreg_channel.vhd" in Library work.
Entity <shiftreg_channel> compiled.
Entity <shiftreg_channel> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/work/Projects/labs_vhdl/lab4/frekvensdeler.vhd" in Library work.
Entity <frekvensdeler> compiled.
Entity <frekvensdeler> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/work/Projects/labs_vhdl/lab4/shiftreg.vhd" in Library work.
Entity <shiftreg> compiled.
Entity <shiftreg> (Architecture <Behavioral>) compiled.
Compiling vhdl file "D:/work/Projects/labs_vhdl/lab4/blinkenlights.vhd" in Library work.
Entity <blinkenlights> compiled.
Entity <blinkenlights> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <blinkenlights> in library <work> (architecture <Behavioral>) with generics.
	divider_ratio = 2

Analyzing hierarchy for entity <frekvensdeler> in library <work> (architecture <Behavioral>) with generics.
	ratio = 2

Analyzing hierarchy for entity <shiftreg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <shiftreg_channel> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <dff> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <jkff> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <blinkenlights> in library <work> (Architecture <Behavioral>).
	divider_ratio = 2
WARNING:Xst:753 - "D:/work/Projects/labs_vhdl/lab4/blinkenlights.vhd" line 62: Unconnected output port 'Qa' of component 'shiftreg'.
WARNING:Xst:753 - "D:/work/Projects/labs_vhdl/lab4/blinkenlights.vhd" line 62: Unconnected output port 'Qh' of component 'shiftreg'.
Entity <blinkenlights> analyzed. Unit <blinkenlights> generated.

Analyzing generic Entity <frekvensdeler> in library <work> (Architecture <Behavioral>).
	ratio = 2
Entity <frekvensdeler> analyzed. Unit <frekvensdeler> generated.

Analyzing Entity <shiftreg> in library <work> (Architecture <Behavioral>).
Entity <shiftreg> analyzed. Unit <shiftreg> generated.

Analyzing Entity <shiftreg_channel> in library <work> (Architecture <Behavioral>).
Entity <shiftreg_channel> analyzed. Unit <shiftreg_channel> generated.

Analyzing Entity <dff> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "D:/work/Projects/labs_vhdl/lab2/dff.vhd" line 46: Unconnected output port 'invQ' of component 'jkff'.
Entity <dff> analyzed. Unit <dff> generated.

Analyzing Entity <jkff> in library <work> (Architecture <Behavioral>).
Entity <jkff> analyzed. Unit <jkff> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <frekvensdeler>.
    Related source file is "D:/work/Projects/labs_vhdl/lab4/frekvensdeler.vhd".
    Found 1-bit register for signal <clock_signal>.
    Found 1-bit register for signal <count<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <frekvensdeler> synthesized.


Synthesizing Unit <jkff>.
    Related source file is "D:/work/Projects/labs_vhdl/lab2/jkff.vhd".
    Found 1-bit register for signal <t>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <jkff> synthesized.


Synthesizing Unit <dff>.
    Related source file is "D:/work/Projects/labs_vhdl/lab2/dff.vhd".
Unit <dff> synthesized.


Synthesizing Unit <shiftreg_channel>.
    Related source file is "D:/work/Projects/labs_vhdl/lab2/shiftreg_channel.vhd".
    Found 1-bit tristate buffer for signal <Q>.
    Summary:
	inferred   1 Tristate(s).
Unit <shiftreg_channel> synthesized.


Synthesizing Unit <shiftreg>.
    Related source file is "D:/work/Projects/labs_vhdl/lab4/shiftreg.vhd".
Unit <shiftreg> synthesized.


Synthesizing Unit <blinkenlights>.
    Related source file is "D:/work/Projects/labs_vhdl/lab4/blinkenlights.vhd".
    Found 6-bit tristate buffer for signal <lights>.
    Found 8-bit tristate buffer for signal <data>.
    Summary:
	inferred  14 Tristate(s).
Unit <blinkenlights> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 10
 1-bit register                                        : 10
# Tristates                                            : 10
 1-bit tristate buffer                                 : 8
 6-bit tristate buffer                                 : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file 'v200.nph' in environment D:\work\soft\Xilinx\10.1\ISE.
INFO:Xst:2261 - The FF/Latch <count_0> in Unit <frekvensdeler> is equivalent to the following FF/Latch, which will be removed : <clock_signal> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2040 - Unit blinkenlights: 8 multi-source signals are replaced by logic (pull-up yes): data<0>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>.

Optimizing unit <blinkenlights> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blinkenlights, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : blinkenlights.ngr
Top Level Output File Name         : blinkenlights
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 53
#      GND                         : 1
#      INV                         : 6
#      LUT2                        : 11
#      LUT4                        : 24
#      LUT4_D                      : 2
#      MUXF5                       : 8
#      VCC                         : 1
# FlipFlops/Latches                : 9
#      FDR                         : 1
#      FDSE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 8
#      OBUFT                       : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s200fg256-5 

 Number of Slices:                       21  out of   2352     0%  
 Number of Slice Flip Flops:              9  out of   4704     0%  
 Number of 4 input LUTs:                 43  out of   4704     0%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    176     8%  
 Number of GCLKs:                         1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
clk                                | BUFGP                     | 1     |
divider_internal/count_0           | NONE(reg/chA/trigger/jk/t)| 8     |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.320ns (Maximum Frequency: 96.899MHz)
   Minimum input arrival time before clock: 13.485ns
   Maximum output required time after clock: 10.692ns
   Maximum combinational path delay: 13.857ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.195ns (frequency: 238.379MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.195ns (Levels of Logic = 0)
  Source:            divider_internal/count_0 (FF)
  Destination:       divider_internal/count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: divider_internal/count_0 to divider_internal/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   1.292   2.120  divider_internal/count_0 (divider_internal/count_0)
     FDR:R                     0.783          divider_internal/count_0
    ----------------------------------------
    Total                      4.195ns (2.075ns logic, 2.120ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider_internal/count_0'
  Clock period: 10.320ns (frequency: 96.899MHz)
  Total number of paths / destination ports: 92 / 24
-------------------------------------------------------------------------
Delay:               10.320ns (Levels of Logic = 4)
  Source:            reg/LINES[2].chX/trigger/jk/t (FF)
  Destination:       reg/LINES[2].chX/trigger/jk/t (FF)
  Source Clock:      divider_internal/count_0 rising
  Destination Clock: divider_internal/count_0 rising

  Data Path: reg/LINES[2].chX/trigger/jk/t to reg/LINES[2].chX/trigger/jk/t
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             6   1.292   1.850  reg/LINES[2].chX/trigger/jk/t (reg/LINES[2].chX/trigger/jk/t)
     LUT4:I2->O            2   0.653   1.340  data<2>LogicTrst1 (data<2>)
     LUT4:I3->O            1   0.653   0.000  reg/LINES[2].chX/dff_in1 (reg/LINES[2].chX/dff_in1)
     MUXF5:I1->O           3   0.363   1.480  reg/LINES[2].chX/dff_in_f5 (reg/LINES[2].chX/dff_in)
     INV:I->O              1   0.653   1.150  reg/LINES[2].chX/trigger/jk/t_not00011_INV_0 (reg/LINES[2].chX/trigger/jk/t_not0001)
     FDSE:CE                   0.886          reg/LINES[2].chX/trigger/jk/t
    ----------------------------------------
    Total                     10.320ns (4.500ns logic, 5.820ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'divider_internal/count_0'
  Total number of paths / destination ports: 201 / 24
-------------------------------------------------------------------------
Offset:              13.485ns (Levels of Logic = 6)
  Source:            s0 (PAD)
  Destination:       reg/LINES[1].chX/trigger/jk/t (FF)
  Destination Clock: divider_internal/count_0 rising

  Data Path: s0 to reg/LINES[1].chX/trigger/jk/t
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.924   3.250  s0_IBUF (s0_IBUF)
     LUT2:I0->O            3   0.653   1.480  data_and0000_inv1 (data_and0000_inv)
     LUT4:I0->O            2   0.653   1.340  data<2>LogicTrst1 (data<2>)
     LUT4:I3->O            1   0.653   0.000  reg/LINES[2].chX/dff_in1 (reg/LINES[2].chX/dff_in1)
     MUXF5:I1->O           3   0.363   1.480  reg/LINES[2].chX/dff_in_f5 (reg/LINES[2].chX/dff_in)
     INV:I->O              1   0.653   1.150  reg/LINES[2].chX/trigger/jk/t_not00011_INV_0 (reg/LINES[2].chX/trigger/jk/t_not0001)
     FDSE:CE                   0.886          reg/LINES[2].chX/trigger/jk/t
    ----------------------------------------
    Total                     13.485ns (4.785ns logic, 8.700ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'divider_internal/count_0'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              10.692ns (Levels of Logic = 2)
  Source:            reg/LINES[5].chX/trigger/jk/t (FF)
  Destination:       lights<3> (PAD)
  Source Clock:      divider_internal/count_0 rising

  Data Path: reg/LINES[5].chX/trigger/jk/t to lights<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             6   1.292   1.850  reg/LINES[5].chX/trigger/jk/t (reg/LINES[5].chX/trigger/jk/t)
     LUT4:I3->O            2   0.653   1.340  data<5>LogicTrst1 (data<5>)
     OBUFT:I->O                5.557          lights_3_OBUFT (lights<3>)
    ----------------------------------------
    Total                     10.692ns (7.502ns logic, 3.190ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 27 / 6
-------------------------------------------------------------------------
Delay:               13.857ns (Levels of Logic = 4)
  Source:            s0 (PAD)
  Destination:       lights<2> (PAD)

  Data Path: s0 to lights<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.924   3.250  s0_IBUF (s0_IBUF)
     LUT2:I0->O            3   0.653   1.480  data_and0000_inv1 (data_and0000_inv)
     LUT4:I0->O            2   0.653   1.340  data<2>LogicTrst1 (data<2>)
     OBUFT:I->O                5.557          lights_2_OBUFT (lights<2>)
    ----------------------------------------
    Total                     13.857ns (7.787ns logic, 6.070ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.67 secs
 
--> 

Total memory usage is 171588 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

