<stg><name>yolo_conv_top</name>


<trans_list>

<trans id="501" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:0 %fold_win_area_read = read i3 @_ssdm_op_Read.s_axilite.i3, i3 %fold_win_area

]]></Node>
<StgValue><ssdm name="fold_win_area_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1 %real_input_h_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %real_input_h

]]></Node>
<StgValue><ssdm name="real_input_h_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2 %input_w_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %input_w

]]></Node>
<StgValue><ssdm name="input_w_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3 %input_h_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %input_h

]]></Node>
<StgValue><ssdm name="input_h_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:4 %fold_input_ch_read = read i4 @_ssdm_op_Read.s_axilite.i4, i4 %fold_input_ch

]]></Node>
<StgValue><ssdm name="fold_input_ch_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:5 %fold_output_ch_read = read i4 @_ssdm_op_Read.s_axilite.i4, i4 %fold_output_ch

]]></Node>
<StgValue><ssdm name="fold_output_ch_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:6 %input_ch_read = read i6 @_ssdm_op_Read.s_axilite.i6, i6 %input_ch

]]></Node>
<StgValue><ssdm name="input_ch_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:7 %output_ch_read = read i6 @_ssdm_op_Read.s_axilite.i6, i6 %output_ch

]]></Node>
<StgValue><ssdm name="output_ch_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="64">
<![CDATA[
entry:8 %curr_input_dest_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="curr_input_dest_V_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="64">
<![CDATA[
entry:9 %curr_input_id_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="curr_input_id_V_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="64">
<![CDATA[
entry:10 %curr_input_user_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="curr_input_user_V_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
entry:11 %curr_input_strb_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="curr_input_strb_V_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
entry:12 %curr_input_keep_V_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="curr_input_keep_V_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
entry:55 %out_stream_group_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
entry:58 %out_stream_group_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
entry:61 %out_stream_group_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
entry:64 %out_stream_group_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
entry:67 %out_stream_group_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
entry:70 %out_stream_group_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
entry:73 %out_stream_group_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
entry:76 %out_stream_group_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
entry:79 %out_stream_group_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
entry:82 %out_stream_group_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
entry:85 %out_stream_group_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_10"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
entry:88 %out_stream_group_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_11"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
entry:91 %out_stream_group_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_12"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="64">
<![CDATA[
entry:94 %out_stream_group_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_13"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="64">
<![CDATA[
entry:97 %out_stream_group_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_14"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="64">
<![CDATA[
entry:100 %out_stream_group_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_15"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="64">
<![CDATA[
entry:103 %out_stream_group_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_16"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="64">
<![CDATA[
entry:106 %out_stream_group_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_17"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="64">
<![CDATA[
entry:109 %out_stream_group_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_18"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="64">
<![CDATA[
entry:112 %out_stream_group_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_19"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="64">
<![CDATA[
entry:115 %out_stream_group_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_20"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="64">
<![CDATA[
entry:118 %out_stream_group_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_21"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="64">
<![CDATA[
entry:121 %out_stream_group_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_22"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
entry:124 %out_stream_group_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_23"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="64">
<![CDATA[
entry:127 %out_stream_group_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_24"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="64">
<![CDATA[
entry:130 %out_stream_group_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_25"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="64">
<![CDATA[
entry:133 %out_stream_group_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_26"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="64">
<![CDATA[
entry:136 %out_stream_group_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_27"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="64">
<![CDATA[
entry:139 %out_stream_group_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_28"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="64">
<![CDATA[
entry:142 %out_stream_group_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_29"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
entry:145 %out_stream_group_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_30"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="64">
<![CDATA[
entry:148 %out_stream_group_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_stream_group_31"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="64">
<![CDATA[
entry:151 %line_buff_group_0_val_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="64">
<![CDATA[
entry:159 %line_buff_group_0_val_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="64">
<![CDATA[
entry:167 %line_buff_group_0_val_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="64">
<![CDATA[
entry:175 %line_buff_group_1_val_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="64">
<![CDATA[
entry:183 %line_buff_group_1_val_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="64">
<![CDATA[
entry:191 %line_buff_group_1_val_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="64">
<![CDATA[
entry:199 %line_buff_group_2_val_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="64">
<![CDATA[
entry:207 %line_buff_group_2_val_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="64">
<![CDATA[
entry:215 %line_buff_group_2_val_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="64">
<![CDATA[
entry:223 %line_buff_group_3_val_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="64">
<![CDATA[
entry:231 %line_buff_group_3_val_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="64">
<![CDATA[
entry:239 %line_buff_group_3_val_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="64">
<![CDATA[
entry:247 %local_mem_group_data_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="64">
<![CDATA[
entry:248 %local_mem_group_data_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="64">
<![CDATA[
entry:249 %local_mem_group_data_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="64">
<![CDATA[
entry:250 %local_mem_group_data_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="64">
<![CDATA[
entry:251 %local_mem_group_data_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_4"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="64">
<![CDATA[
entry:252 %local_mem_group_data_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_5"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="64">
<![CDATA[
entry:253 %local_mem_group_data_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_6"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="64">
<![CDATA[
entry:254 %local_mem_group_data_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_7"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="64">
<![CDATA[
entry:255 %local_mem_group_data_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_8"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="64">
<![CDATA[
entry:256 %local_mem_group_data_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_9"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="64">
<![CDATA[
entry:257 %local_mem_group_data_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_10"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="64">
<![CDATA[
entry:258 %local_mem_group_data_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_11"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="64">
<![CDATA[
entry:259 %local_mem_group_data_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_12"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="64">
<![CDATA[
entry:260 %local_mem_group_data_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_13"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="64">
<![CDATA[
entry:261 %local_mem_group_data_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_14"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="64">
<![CDATA[
entry:262 %local_mem_group_data_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_15"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="64">
<![CDATA[
entry:263 %local_mem_group_data_V_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_16"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="64">
<![CDATA[
entry:264 %local_mem_group_data_V_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_17"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="64">
<![CDATA[
entry:265 %local_mem_group_data_V_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_18"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="64">
<![CDATA[
entry:266 %local_mem_group_data_V_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_19"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="64">
<![CDATA[
entry:267 %local_mem_group_data_V_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_20"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="64">
<![CDATA[
entry:268 %local_mem_group_data_V_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_21"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="64">
<![CDATA[
entry:269 %local_mem_group_data_V_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_22"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="64">
<![CDATA[
entry:270 %local_mem_group_data_V_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_23"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="64">
<![CDATA[
entry:271 %local_mem_group_data_V_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_24"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="64">
<![CDATA[
entry:272 %local_mem_group_data_V_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_25"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="64">
<![CDATA[
entry:273 %local_mem_group_data_V_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_26"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="64">
<![CDATA[
entry:274 %local_mem_group_data_V_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_27"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="64">
<![CDATA[
entry:275 %local_mem_group_data_V_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_28"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="64">
<![CDATA[
entry:276 %local_mem_group_data_V_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_29"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="64">
<![CDATA[
entry:277 %local_mem_group_data_V_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_30"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="64">
<![CDATA[
entry:278 %local_mem_group_data_V_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_31"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="64">
<![CDATA[
entry:279 %local_mem_group_data_V_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_32"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="64">
<![CDATA[
entry:280 %local_mem_group_data_V_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_33"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="64">
<![CDATA[
entry:281 %local_mem_group_data_V_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_34"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="64">
<![CDATA[
entry:282 %local_mem_group_data_V_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_35"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="64">
<![CDATA[
entry:283 %local_mem_group_data_V_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_36"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="64">
<![CDATA[
entry:284 %local_mem_group_data_V_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_37"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="64">
<![CDATA[
entry:285 %local_mem_group_data_V_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_38"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="64">
<![CDATA[
entry:286 %local_mem_group_data_V_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_39"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="64">
<![CDATA[
entry:287 %local_mem_group_data_V_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_40"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="64">
<![CDATA[
entry:288 %local_mem_group_data_V_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_41"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="64">
<![CDATA[
entry:289 %local_mem_group_data_V_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_42"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="64">
<![CDATA[
entry:290 %local_mem_group_data_V_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_43"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="64">
<![CDATA[
entry:291 %local_mem_group_data_V_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_44"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="64">
<![CDATA[
entry:292 %local_mem_group_data_V_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_45"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="64">
<![CDATA[
entry:293 %local_mem_group_data_V_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_46"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="64">
<![CDATA[
entry:294 %local_mem_group_data_V_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_47"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="64">
<![CDATA[
entry:295 %local_mem_group_data_V_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_48"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="64">
<![CDATA[
entry:296 %local_mem_group_data_V_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_49"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="64">
<![CDATA[
entry:297 %local_mem_group_data_V_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_50"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="64">
<![CDATA[
entry:298 %local_mem_group_data_V_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_51"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="64">
<![CDATA[
entry:299 %local_mem_group_data_V_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_52"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="64">
<![CDATA[
entry:300 %local_mem_group_data_V_53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_53"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="64">
<![CDATA[
entry:301 %local_mem_group_data_V_54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_54"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="64">
<![CDATA[
entry:302 %local_mem_group_data_V_55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_55"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="64">
<![CDATA[
entry:303 %local_mem_group_data_V_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_56"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="64">
<![CDATA[
entry:304 %local_mem_group_data_V_57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_57"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="64">
<![CDATA[
entry:305 %local_mem_group_data_V_58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_58"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="64">
<![CDATA[
entry:306 %local_mem_group_data_V_59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_59"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="64">
<![CDATA[
entry:307 %local_mem_group_data_V_60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_60"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="64">
<![CDATA[
entry:308 %local_mem_group_data_V_61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_61"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="64">
<![CDATA[
entry:309 %local_mem_group_data_V_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_62"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="64">
<![CDATA[
entry:310 %local_mem_group_data_V_63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_63"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="64">
<![CDATA[
entry:311 %local_mem_group_data_V_64 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_64"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="64">
<![CDATA[
entry:312 %local_mem_group_data_V_65 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_65"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="64">
<![CDATA[
entry:313 %local_mem_group_data_V_66 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_66"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="64">
<![CDATA[
entry:314 %local_mem_group_data_V_67 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_67"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="64">
<![CDATA[
entry:315 %local_mem_group_data_V_68 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_68"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="64">
<![CDATA[
entry:316 %local_mem_group_data_V_69 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_69"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="64">
<![CDATA[
entry:317 %local_mem_group_data_V_70 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_70"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="64">
<![CDATA[
entry:318 %local_mem_group_data_V_71 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem_group_data_V_71"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="6">
<![CDATA[
entry:418 %zext_ln4 = zext i6 %input_ch_read

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="3">
<![CDATA[
entry:419 %zext_ln4_1 = zext i3 %fold_win_area_read

]]></Node>
<StgValue><ssdm name="zext_ln4_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:420 %mul_ln4 = mul i9 %zext_ln4, i9 %zext_ln4_1

]]></Node>
<StgValue><ssdm name="mul_ln4"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:440 %cmp_i_i147 = icmp_eq  i6 %input_ch_read, i6 3

]]></Node>
<StgValue><ssdm name="cmp_i_i147"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:441 %tmp = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %output_ch_read, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:442 %icmp = icmp_ne  i5 %tmp, i5 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:444 %tmp_232 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %output_ch_read, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:445 %icmp277 = icmp_ne  i4 %tmp_232, i4 0

]]></Node>
<StgValue><ssdm name="icmp277"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:449 %tmp_233 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %output_ch_read, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:450 %icmp280 = icmp_ne  i3 %tmp_233, i3 0

]]></Node>
<StgValue><ssdm name="icmp280"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:458 %tmp_234 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %output_ch_read, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:459 %icmp283 = icmp_ne  i2 %tmp_234, i2 0

]]></Node>
<StgValue><ssdm name="icmp283"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
entry:475 %tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %output_ch_read, i32 5

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="15" op_0_bw="6">
<![CDATA[
entry:421 %zext_ln4_2 = zext i6 %output_ch_read

]]></Node>
<StgValue><ssdm name="zext_ln4_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="15" op_0_bw="9">
<![CDATA[
entry:422 %zext_ln4_3 = zext i9 %mul_ln4

]]></Node>
<StgValue><ssdm name="zext_ln4_3"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:423 %mul_ln4_1 = mul i15 %zext_ln4_2, i15 %zext_ln4_3

]]></Node>
<StgValue><ssdm name="mul_ln4_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:424 %icmp_ln1027_1 = icmp_eq  i3 %fold_win_area_read, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1027_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:425 %empty_76 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="9" op_3_bw="3" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="64" op_78_bw="8" op_79_bw="8" op_80_bw="2" op_81_bw="1" op_82_bw="5" op_83_bw="6" op_84_bw="8" op_85_bw="8" op_86_bw="2" op_87_bw="5" op_88_bw="6" op_89_bw="0">
<![CDATA[
entry:426 %call_ln4 = call void @yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3, i15 %mul_ln4_1, i9 %mul_ln4, i3 %fold_win_area_read, i1 %icmp_ln1027_1, i16 %local_mem_group_data_V, i16 %local_mem_group_data_V_1, i16 %local_mem_group_data_V_2, i16 %local_mem_group_data_V_3, i16 %local_mem_group_data_V_4, i16 %local_mem_group_data_V_5, i16 %local_mem_group_data_V_6, i16 %local_mem_group_data_V_7, i16 %local_mem_group_data_V_8, i16 %local_mem_group_data_V_9, i16 %local_mem_group_data_V_10, i16 %local_mem_group_data_V_11, i16 %local_mem_group_data_V_12, i16 %local_mem_group_data_V_13, i16 %local_mem_group_data_V_14, i16 %local_mem_group_data_V_15, i16 %local_mem_group_data_V_16, i16 %local_mem_group_data_V_17, i16 %local_mem_group_data_V_18, i16 %local_mem_group_data_V_19, i16 %local_mem_group_data_V_20, i16 %local_mem_group_data_V_21, i16 %local_mem_group_data_V_22, i16 %local_mem_group_data_V_23, i16 %local_mem_group_data_V_24, i16 %local_mem_group_data_V_25, i16 %local_mem_group_data_V_26, i16 %local_mem_group_data_V_27, i16 %local_mem_group_data_V_28, i16 %local_mem_group_data_V_29, i16 %local_mem_group_data_V_30, i16 %local_mem_group_data_V_31, i16 %local_mem_group_data_V_32, i16 %local_mem_group_data_V_33, i16 %local_mem_group_data_V_34, i16 %local_mem_group_data_V_35, i16 %local_mem_group_data_V_36, i16 %local_mem_group_data_V_37, i16 %local_mem_group_data_V_38, i16 %local_mem_group_data_V_39, i16 %local_mem_group_data_V_40, i16 %local_mem_group_data_V_41, i16 %local_mem_group_data_V_42, i16 %local_mem_group_data_V_43, i16 %local_mem_group_data_V_44, i16 %local_mem_group_data_V_45, i16 %local_mem_group_data_V_46, i16 %local_mem_group_data_V_47, i16 %local_mem_group_data_V_48, i16 %local_mem_group_data_V_49, i16 %local_mem_group_data_V_50, i16 %local_mem_group_data_V_51, i16 %local_mem_group_data_V_52, i16 %local_mem_group_data_V_53, i16 %local_mem_group_data_V_54, i16 %local_mem_group_data_V_55, i16 %local_mem_group_data_V_56, i16 %local_mem_group_data_V_57, i16 %local_mem_group_data_V_58, i16 %local_mem_group_data_V_59, i16 %local_mem_group_data_V_60, i16 %local_mem_group_data_V_61, i16 %local_mem_group_data_V_62, i16 %local_mem_group_data_V_63, i16 %local_mem_group_data_V_64, i16 %local_mem_group_data_V_65, i16 %local_mem_group_data_V_66, i16 %local_mem_group_data_V_67, i16 %local_mem_group_data_V_68, i16 %local_mem_group_data_V_69, i16 %local_mem_group_data_V_70, i16 %local_mem_group_data_V_71, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i8 %curr_input_keep_V_loc, i8 %curr_input_strb_V_loc, i2 %curr_input_user_V_loc, i5 %curr_input_id_V_loc, i6 %curr_input_dest_V_loc

]]></Node>
<StgValue><ssdm name="call_ln4"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="9">
<![CDATA[
entry:433 %input_h_cast34 = zext i9 %input_h_read

]]></Node>
<StgValue><ssdm name="input_h_cast34"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:476 %add_ln84 = add i10 %input_h_cast34, i10 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="13" op_0_bw="9">
<![CDATA[
entry:477 %cast98 = zext i9 %input_w_read

]]></Node>
<StgValue><ssdm name="cast98"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="13" op_0_bw="4">
<![CDATA[
entry:478 %cast99 = zext i4 %fold_input_ch_read

]]></Node>
<StgValue><ssdm name="cast99"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:479 %bound100 = mul i13 %cast98, i13 %cast99

]]></Node>
<StgValue><ssdm name="bound100"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="22" op_0_bw="10">
<![CDATA[
entry:480 %zext_ln1027 = zext i10 %add_ln84

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="22" op_0_bw="13">
<![CDATA[
entry:481 %zext_ln1027_2 = zext i13 %bound100

]]></Node>
<StgValue><ssdm name="zext_ln1027_2"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:482 %mul_ln1027 = mul i22 %zext_ln1027, i22 %zext_ln1027_2

]]></Node>
<StgValue><ssdm name="mul_ln1027"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="165" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="9" op_3_bw="3" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="64" op_78_bw="8" op_79_bw="8" op_80_bw="2" op_81_bw="1" op_82_bw="5" op_83_bw="6" op_84_bw="8" op_85_bw="8" op_86_bw="2" op_87_bw="5" op_88_bw="6" op_89_bw="0">
<![CDATA[
entry:426 %call_ln4 = call void @yolo_conv_top_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_VITIS_LOOP_55_3, i15 %mul_ln4_1, i9 %mul_ln4, i3 %fold_win_area_read, i1 %icmp_ln1027_1, i16 %local_mem_group_data_V, i16 %local_mem_group_data_V_1, i16 %local_mem_group_data_V_2, i16 %local_mem_group_data_V_3, i16 %local_mem_group_data_V_4, i16 %local_mem_group_data_V_5, i16 %local_mem_group_data_V_6, i16 %local_mem_group_data_V_7, i16 %local_mem_group_data_V_8, i16 %local_mem_group_data_V_9, i16 %local_mem_group_data_V_10, i16 %local_mem_group_data_V_11, i16 %local_mem_group_data_V_12, i16 %local_mem_group_data_V_13, i16 %local_mem_group_data_V_14, i16 %local_mem_group_data_V_15, i16 %local_mem_group_data_V_16, i16 %local_mem_group_data_V_17, i16 %local_mem_group_data_V_18, i16 %local_mem_group_data_V_19, i16 %local_mem_group_data_V_20, i16 %local_mem_group_data_V_21, i16 %local_mem_group_data_V_22, i16 %local_mem_group_data_V_23, i16 %local_mem_group_data_V_24, i16 %local_mem_group_data_V_25, i16 %local_mem_group_data_V_26, i16 %local_mem_group_data_V_27, i16 %local_mem_group_data_V_28, i16 %local_mem_group_data_V_29, i16 %local_mem_group_data_V_30, i16 %local_mem_group_data_V_31, i16 %local_mem_group_data_V_32, i16 %local_mem_group_data_V_33, i16 %local_mem_group_data_V_34, i16 %local_mem_group_data_V_35, i16 %local_mem_group_data_V_36, i16 %local_mem_group_data_V_37, i16 %local_mem_group_data_V_38, i16 %local_mem_group_data_V_39, i16 %local_mem_group_data_V_40, i16 %local_mem_group_data_V_41, i16 %local_mem_group_data_V_42, i16 %local_mem_group_data_V_43, i16 %local_mem_group_data_V_44, i16 %local_mem_group_data_V_45, i16 %local_mem_group_data_V_46, i16 %local_mem_group_data_V_47, i16 %local_mem_group_data_V_48, i16 %local_mem_group_data_V_49, i16 %local_mem_group_data_V_50, i16 %local_mem_group_data_V_51, i16 %local_mem_group_data_V_52, i16 %local_mem_group_data_V_53, i16 %local_mem_group_data_V_54, i16 %local_mem_group_data_V_55, i16 %local_mem_group_data_V_56, i16 %local_mem_group_data_V_57, i16 %local_mem_group_data_V_58, i16 %local_mem_group_data_V_59, i16 %local_mem_group_data_V_60, i16 %local_mem_group_data_V_61, i16 %local_mem_group_data_V_62, i16 %local_mem_group_data_V_63, i16 %local_mem_group_data_V_64, i16 %local_mem_group_data_V_65, i16 %local_mem_group_data_V_66, i16 %local_mem_group_data_V_67, i16 %local_mem_group_data_V_68, i16 %local_mem_group_data_V_69, i16 %local_mem_group_data_V_70, i16 %local_mem_group_data_V_71, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i8 %curr_input_keep_V_loc, i8 %curr_input_strb_V_loc, i2 %curr_input_user_V_loc, i5 %curr_input_id_V_loc, i6 %curr_input_dest_V_loc

]]></Node>
<StgValue><ssdm name="call_ln4"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:482 %mul_ln1027 = mul i22 %zext_ln1027, i22 %zext_ln1027_2

]]></Node>
<StgValue><ssdm name="mul_ln1027"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:432 %empty_77 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:482 %mul_ln1027 = mul i22 %zext_ln1027, i22 %zext_ln1027_2

]]></Node>
<StgValue><ssdm name="mul_ln1027"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="169" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
entry:482 %mul_ln1027 = mul i22 %zext_ln1027, i22 %zext_ln1027_2

]]></Node>
<StgValue><ssdm name="mul_ln1027"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:484 %empty_78 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="171" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:415 %icmp_ln1027 = icmp_eq  i6 %output_ch_read, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:427 %curr_input_keep_V_loc_load = load i8 %curr_input_keep_V_loc

]]></Node>
<StgValue><ssdm name="curr_input_keep_V_loc_load"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:428 %curr_input_strb_V_loc_load = load i8 %curr_input_strb_V_loc

]]></Node>
<StgValue><ssdm name="curr_input_strb_V_loc_load"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:429 %curr_input_user_V_loc_load = load i2 %curr_input_user_V_loc

]]></Node>
<StgValue><ssdm name="curr_input_user_V_loc_load"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:430 %curr_input_id_V_loc_load = load i5 %curr_input_id_V_loc

]]></Node>
<StgValue><ssdm name="curr_input_id_V_loc_load"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
entry:431 %curr_input_dest_V_loc_load = load i6 %curr_input_dest_V_loc

]]></Node>
<StgValue><ssdm name="curr_input_dest_V_loc_load"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="9">
<![CDATA[
entry:434 %real_input_h_cast = zext i9 %real_input_h_read

]]></Node>
<StgValue><ssdm name="real_input_h_cast"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:435 %sub_i_i281 = add i10 %real_input_h_cast, i10 1023

]]></Node>
<StgValue><ssdm name="sub_i_i281"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="4">
<![CDATA[
entry:436 %fold_input_ch_cast = zext i4 %fold_input_ch_read

]]></Node>
<StgValue><ssdm name="fold_input_ch_cast"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:437 %sub_i_i = add i5 %fold_input_ch_cast, i5 31

]]></Node>
<StgValue><ssdm name="sub_i_i"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="9">
<![CDATA[
entry:438 %input_w_cast = zext i9 %input_w_read

]]></Node>
<StgValue><ssdm name="input_w_cast"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:439 %sub_i_i395 = add i10 %input_w_cast, i10 1023

]]></Node>
<StgValue><ssdm name="sub_i_i395"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:443 %cmp_i_i76_2 = icmp_ugt  i6 %output_ch_read, i6 2

]]></Node>
<StgValue><ssdm name="cmp_i_i76_2"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:446 %cmp_i_i76_4 = icmp_ugt  i6 %output_ch_read, i6 4

]]></Node>
<StgValue><ssdm name="cmp_i_i76_4"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:447 %cmp_i_i76_5 = icmp_ugt  i6 %output_ch_read, i6 5

]]></Node>
<StgValue><ssdm name="cmp_i_i76_5"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:448 %cmp_i_i76_6 = icmp_ugt  i6 %output_ch_read, i6 6

]]></Node>
<StgValue><ssdm name="cmp_i_i76_6"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:451 %cmp_i_i76_8 = icmp_ugt  i6 %output_ch_read, i6 8

]]></Node>
<StgValue><ssdm name="cmp_i_i76_8"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:452 %cmp_i_i76_9 = icmp_ugt  i6 %output_ch_read, i6 9

]]></Node>
<StgValue><ssdm name="cmp_i_i76_9"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:453 %cmp_i_i76_10 = icmp_ugt  i6 %output_ch_read, i6 10

]]></Node>
<StgValue><ssdm name="cmp_i_i76_10"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:454 %cmp_i_i76_11 = icmp_ugt  i6 %output_ch_read, i6 11

]]></Node>
<StgValue><ssdm name="cmp_i_i76_11"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:455 %cmp_i_i76_12 = icmp_ugt  i6 %output_ch_read, i6 12

]]></Node>
<StgValue><ssdm name="cmp_i_i76_12"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:456 %cmp_i_i76_13 = icmp_ugt  i6 %output_ch_read, i6 13

]]></Node>
<StgValue><ssdm name="cmp_i_i76_13"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:457 %cmp_i_i76_14 = icmp_ugt  i6 %output_ch_read, i6 14

]]></Node>
<StgValue><ssdm name="cmp_i_i76_14"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:460 %cmp_i_i76_16 = icmp_ugt  i6 %output_ch_read, i6 16

]]></Node>
<StgValue><ssdm name="cmp_i_i76_16"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:461 %cmp_i_i76_17 = icmp_ugt  i6 %output_ch_read, i6 17

]]></Node>
<StgValue><ssdm name="cmp_i_i76_17"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:462 %cmp_i_i76_18 = icmp_ugt  i6 %output_ch_read, i6 18

]]></Node>
<StgValue><ssdm name="cmp_i_i76_18"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:463 %cmp_i_i76_19 = icmp_ugt  i6 %output_ch_read, i6 19

]]></Node>
<StgValue><ssdm name="cmp_i_i76_19"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:464 %cmp_i_i76_20 = icmp_ugt  i6 %output_ch_read, i6 20

]]></Node>
<StgValue><ssdm name="cmp_i_i76_20"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:465 %cmp_i_i76_21 = icmp_ugt  i6 %output_ch_read, i6 21

]]></Node>
<StgValue><ssdm name="cmp_i_i76_21"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:466 %cmp_i_i76_22 = icmp_ugt  i6 %output_ch_read, i6 22

]]></Node>
<StgValue><ssdm name="cmp_i_i76_22"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:467 %cmp_i_i76_23 = icmp_ugt  i6 %output_ch_read, i6 23

]]></Node>
<StgValue><ssdm name="cmp_i_i76_23"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:468 %cmp_i_i76_24 = icmp_ugt  i6 %output_ch_read, i6 24

]]></Node>
<StgValue><ssdm name="cmp_i_i76_24"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:469 %cmp_i_i76_25 = icmp_ugt  i6 %output_ch_read, i6 25

]]></Node>
<StgValue><ssdm name="cmp_i_i76_25"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:470 %cmp_i_i76_26 = icmp_ugt  i6 %output_ch_read, i6 26

]]></Node>
<StgValue><ssdm name="cmp_i_i76_26"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:471 %cmp_i_i76_27 = icmp_ugt  i6 %output_ch_read, i6 27

]]></Node>
<StgValue><ssdm name="cmp_i_i76_27"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:472 %cmp_i_i76_28 = icmp_ugt  i6 %output_ch_read, i6 28

]]></Node>
<StgValue><ssdm name="cmp_i_i76_28"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:473 %cmp_i_i76_29 = icmp_ugt  i6 %output_ch_read, i6 29

]]></Node>
<StgValue><ssdm name="cmp_i_i76_29"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:474 %cmp_i_i76_30 = icmp_ugt  i6 %output_ch_read, i6 30

]]></Node>
<StgValue><ssdm name="cmp_i_i76_30"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:483 %icmp_ln1027_5 = icmp_eq  i4 %fold_input_ch_read, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1027_5"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="2" op_4_bw="8" op_5_bw="8" op_6_bw="9" op_7_bw="10" op_8_bw="10" op_9_bw="22" op_10_bw="13" op_11_bw="4" op_12_bw="1" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="64" op_26_bw="8" op_27_bw="8" op_28_bw="2" op_29_bw="1" op_30_bw="5" op_31_bw="6" op_32_bw="1" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="5" op_106_bw="1" op_107_bw="16" op_108_bw="1" op_109_bw="16" op_110_bw="1" op_111_bw="16" op_112_bw="1" op_113_bw="16" op_114_bw="1" op_115_bw="16" op_116_bw="1" op_117_bw="16" op_118_bw="1" op_119_bw="16" op_120_bw="1" op_121_bw="16" op_122_bw="1" op_123_bw="16" op_124_bw="1" op_125_bw="16" op_126_bw="1" op_127_bw="16" op_128_bw="1" op_129_bw="16" op_130_bw="1" op_131_bw="16" op_132_bw="1" op_133_bw="16" op_134_bw="1" op_135_bw="16" op_136_bw="1" op_137_bw="16" op_138_bw="1" op_139_bw="16" op_140_bw="1" op_141_bw="16" op_142_bw="1" op_143_bw="16" op_144_bw="1" op_145_bw="16" op_146_bw="1" op_147_bw="16" op_148_bw="1" op_149_bw="16" op_150_bw="1" op_151_bw="16" op_152_bw="1" op_153_bw="16" op_154_bw="1" op_155_bw="16" op_156_bw="1" op_157_bw="16" op_158_bw="1" op_159_bw="16" op_160_bw="1" op_161_bw="16" op_162_bw="1" op_163_bw="16" op_164_bw="1" op_165_bw="16" op_166_bw="1" op_167_bw="16" op_168_bw="1" op_169_bw="16" op_170_bw="64" op_171_bw="8" op_172_bw="8" op_173_bw="2" op_174_bw="1" op_175_bw="5" op_176_bw="6" op_177_bw="4" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0">
<![CDATA[
entry:485 %call_ln1027 = call void @yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6, i6 %curr_input_dest_V_loc_load, i5 %curr_input_id_V_loc_load, i2 %curr_input_user_V_loc_load, i8 %curr_input_strb_V_loc_load, i8 %curr_input_keep_V_loc_load, i9 %input_h_read, i10 %sub_i_i281, i10 %sub_i_i395, i22 %mul_ln1027, i13 %bound100, i4 %fold_input_ch_read, i1 %icmp_ln1027_5, i16 %line_buff_group_0_val_V, i16 %line_buff_group_0_val_V_1, i16 %line_buff_group_0_val_V_2, i16 %line_buff_group_1_val_V, i16 %line_buff_group_1_val_V_1, i16 %line_buff_group_1_val_V_2, i16 %line_buff_group_2_val_V, i16 %line_buff_group_2_val_V_1, i16 %line_buff_group_2_val_V_2, i16 %line_buff_group_3_val_V, i16 %line_buff_group_3_val_V_1, i16 %line_buff_group_3_val_V_2, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i1 %cmp_i_i147, i16 %local_mem_group_data_V, i16 %local_mem_group_data_V_1, i16 %local_mem_group_data_V_2, i16 %local_mem_group_data_V_3, i16 %local_mem_group_data_V_4, i16 %local_mem_group_data_V_5, i16 %local_mem_group_data_V_6, i16 %local_mem_group_data_V_7, i16 %local_mem_group_data_V_8, i16 %local_mem_group_data_V_9, i16 %local_mem_group_data_V_10, i16 %local_mem_group_data_V_11, i16 %local_mem_group_data_V_12, i16 %local_mem_group_data_V_13, i16 %local_mem_group_data_V_14, i16 %local_mem_group_data_V_15, i16 %local_mem_group_data_V_16, i16 %local_mem_group_data_V_17, i16 %local_mem_group_data_V_18, i16 %local_mem_group_data_V_19, i16 %local_mem_group_data_V_20, i16 %local_mem_group_data_V_21, i16 %local_mem_group_data_V_22, i16 %local_mem_group_data_V_23, i16 %local_mem_group_data_V_24, i16 %local_mem_group_data_V_25, i16 %local_mem_group_data_V_26, i16 %local_mem_group_data_V_27, i16 %local_mem_group_data_V_28, i16 %local_mem_group_data_V_29, i16 %local_mem_group_data_V_30, i16 %local_mem_group_data_V_31, i16 %local_mem_group_data_V_32, i16 %local_mem_group_data_V_33, i16 %local_mem_group_data_V_34, i16 %local_mem_group_data_V_35, i16 %local_mem_group_data_V_36, i16 %local_mem_group_data_V_37, i16 %local_mem_group_data_V_38, i16 %local_mem_group_data_V_39, i16 %local_mem_group_data_V_40, i16 %local_mem_group_data_V_41, i16 %local_mem_group_data_V_42, i16 %local_mem_group_data_V_43, i16 %local_mem_group_data_V_44, i16 %local_mem_group_data_V_45, i16 %local_mem_group_data_V_46, i16 %local_mem_group_data_V_47, i16 %local_mem_group_data_V_48, i16 %local_mem_group_data_V_49, i16 %local_mem_group_data_V_50, i16 %local_mem_group_data_V_51, i16 %local_mem_group_data_V_52, i16 %local_mem_group_data_V_53, i16 %local_mem_group_data_V_54, i16 %local_mem_group_data_V_55, i16 %local_mem_group_data_V_56, i16 %local_mem_group_data_V_57, i16 %local_mem_group_data_V_58, i16 %local_mem_group_data_V_59, i16 %local_mem_group_data_V_60, i16 %local_mem_group_data_V_61, i16 %local_mem_group_data_V_62, i16 %local_mem_group_data_V_63, i16 %local_mem_group_data_V_64, i16 %local_mem_group_data_V_65, i16 %local_mem_group_data_V_66, i16 %local_mem_group_data_V_67, i16 %local_mem_group_data_V_68, i16 %local_mem_group_data_V_69, i16 %local_mem_group_data_V_70, i16 %local_mem_group_data_V_71, i5 %sub_i_i, i1 %icmp_ln1027, i16 %out_stream_group_0, i1 %icmp, i16 %out_stream_group_1, i1 %cmp_i_i76_2, i16 %out_stream_group_2, i1 %icmp277, i16 %out_stream_group_3, i1 %cmp_i_i76_4, i16 %out_stream_group_4, i1 %cmp_i_i76_5, i16 %out_stream_group_5, i1 %cmp_i_i76_6, i16 %out_stream_group_6, i1 %icmp280, i16 %out_stream_group_7, i1 %cmp_i_i76_8, i16 %out_stream_group_8, i1 %cmp_i_i76_9, i16 %out_stream_group_9, i1 %cmp_i_i76_10, i16 %out_stream_group_10, i1 %cmp_i_i76_11, i16 %out_stream_group_11, i1 %cmp_i_i76_12, i16 %out_stream_group_12, i1 %cmp_i_i76_13, i16 %out_stream_group_13, i1 %cmp_i_i76_14, i16 %out_stream_group_14, i1 %icmp283, i16 %out_stream_group_15, i1 %cmp_i_i76_16, i16 %out_stream_group_16, i1 %cmp_i_i76_17, i16 %out_stream_group_17, i1 %cmp_i_i76_18, i16 %out_stream_group_18, i1 %cmp_i_i76_19, i16 %out_stream_group_19, i1 %cmp_i_i76_20, i16 %out_stream_group_20, i1 %cmp_i_i76_21, i16 %out_stream_group_21, i1 %cmp_i_i76_22, i16 %out_stream_group_22, i1 %cmp_i_i76_23, i16 %out_stream_group_23, i1 %cmp_i_i76_24, i16 %out_stream_group_24, i1 %cmp_i_i76_25, i16 %out_stream_group_25, i1 %cmp_i_i76_26, i16 %out_stream_group_26, i1 %cmp_i_i76_27, i16 %out_stream_group_27, i1 %cmp_i_i76_28, i16 %out_stream_group_28, i1 %cmp_i_i76_29, i16 %out_stream_group_29, i1 %cmp_i_i76_30, i16 %out_stream_group_30, i1 %tmp_235, i16 %out_stream_group_31, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i4 %fold_output_ch_read

]]></Node>
<StgValue><ssdm name="call_ln1027"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="211" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="2" op_4_bw="8" op_5_bw="8" op_6_bw="9" op_7_bw="10" op_8_bw="10" op_9_bw="22" op_10_bw="13" op_11_bw="4" op_12_bw="1" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="64" op_26_bw="8" op_27_bw="8" op_28_bw="2" op_29_bw="1" op_30_bw="5" op_31_bw="6" op_32_bw="1" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="5" op_106_bw="1" op_107_bw="16" op_108_bw="1" op_109_bw="16" op_110_bw="1" op_111_bw="16" op_112_bw="1" op_113_bw="16" op_114_bw="1" op_115_bw="16" op_116_bw="1" op_117_bw="16" op_118_bw="1" op_119_bw="16" op_120_bw="1" op_121_bw="16" op_122_bw="1" op_123_bw="16" op_124_bw="1" op_125_bw="16" op_126_bw="1" op_127_bw="16" op_128_bw="1" op_129_bw="16" op_130_bw="1" op_131_bw="16" op_132_bw="1" op_133_bw="16" op_134_bw="1" op_135_bw="16" op_136_bw="1" op_137_bw="16" op_138_bw="1" op_139_bw="16" op_140_bw="1" op_141_bw="16" op_142_bw="1" op_143_bw="16" op_144_bw="1" op_145_bw="16" op_146_bw="1" op_147_bw="16" op_148_bw="1" op_149_bw="16" op_150_bw="1" op_151_bw="16" op_152_bw="1" op_153_bw="16" op_154_bw="1" op_155_bw="16" op_156_bw="1" op_157_bw="16" op_158_bw="1" op_159_bw="16" op_160_bw="1" op_161_bw="16" op_162_bw="1" op_163_bw="16" op_164_bw="1" op_165_bw="16" op_166_bw="1" op_167_bw="16" op_168_bw="1" op_169_bw="16" op_170_bw="64" op_171_bw="8" op_172_bw="8" op_173_bw="2" op_174_bw="1" op_175_bw="5" op_176_bw="6" op_177_bw="4" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0">
<![CDATA[
entry:485 %call_ln1027 = call void @yolo_conv_top_Pipeline_VITIS_LOOP_84_4_VITIS_LOOP_88_5_VITIS_LOOP_91_6, i6 %curr_input_dest_V_loc_load, i5 %curr_input_id_V_loc_load, i2 %curr_input_user_V_loc_load, i8 %curr_input_strb_V_loc_load, i8 %curr_input_keep_V_loc_load, i9 %input_h_read, i10 %sub_i_i281, i10 %sub_i_i395, i22 %mul_ln1027, i13 %bound100, i4 %fold_input_ch_read, i1 %icmp_ln1027_5, i16 %line_buff_group_0_val_V, i16 %line_buff_group_0_val_V_1, i16 %line_buff_group_0_val_V_2, i16 %line_buff_group_1_val_V, i16 %line_buff_group_1_val_V_1, i16 %line_buff_group_1_val_V_2, i16 %line_buff_group_2_val_V, i16 %line_buff_group_2_val_V_1, i16 %line_buff_group_2_val_V_2, i16 %line_buff_group_3_val_V, i16 %line_buff_group_3_val_V_1, i16 %line_buff_group_3_val_V_2, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i1 %cmp_i_i147, i16 %local_mem_group_data_V, i16 %local_mem_group_data_V_1, i16 %local_mem_group_data_V_2, i16 %local_mem_group_data_V_3, i16 %local_mem_group_data_V_4, i16 %local_mem_group_data_V_5, i16 %local_mem_group_data_V_6, i16 %local_mem_group_data_V_7, i16 %local_mem_group_data_V_8, i16 %local_mem_group_data_V_9, i16 %local_mem_group_data_V_10, i16 %local_mem_group_data_V_11, i16 %local_mem_group_data_V_12, i16 %local_mem_group_data_V_13, i16 %local_mem_group_data_V_14, i16 %local_mem_group_data_V_15, i16 %local_mem_group_data_V_16, i16 %local_mem_group_data_V_17, i16 %local_mem_group_data_V_18, i16 %local_mem_group_data_V_19, i16 %local_mem_group_data_V_20, i16 %local_mem_group_data_V_21, i16 %local_mem_group_data_V_22, i16 %local_mem_group_data_V_23, i16 %local_mem_group_data_V_24, i16 %local_mem_group_data_V_25, i16 %local_mem_group_data_V_26, i16 %local_mem_group_data_V_27, i16 %local_mem_group_data_V_28, i16 %local_mem_group_data_V_29, i16 %local_mem_group_data_V_30, i16 %local_mem_group_data_V_31, i16 %local_mem_group_data_V_32, i16 %local_mem_group_data_V_33, i16 %local_mem_group_data_V_34, i16 %local_mem_group_data_V_35, i16 %local_mem_group_data_V_36, i16 %local_mem_group_data_V_37, i16 %local_mem_group_data_V_38, i16 %local_mem_group_data_V_39, i16 %local_mem_group_data_V_40, i16 %local_mem_group_data_V_41, i16 %local_mem_group_data_V_42, i16 %local_mem_group_data_V_43, i16 %local_mem_group_data_V_44, i16 %local_mem_group_data_V_45, i16 %local_mem_group_data_V_46, i16 %local_mem_group_data_V_47, i16 %local_mem_group_data_V_48, i16 %local_mem_group_data_V_49, i16 %local_mem_group_data_V_50, i16 %local_mem_group_data_V_51, i16 %local_mem_group_data_V_52, i16 %local_mem_group_data_V_53, i16 %local_mem_group_data_V_54, i16 %local_mem_group_data_V_55, i16 %local_mem_group_data_V_56, i16 %local_mem_group_data_V_57, i16 %local_mem_group_data_V_58, i16 %local_mem_group_data_V_59, i16 %local_mem_group_data_V_60, i16 %local_mem_group_data_V_61, i16 %local_mem_group_data_V_62, i16 %local_mem_group_data_V_63, i16 %local_mem_group_data_V_64, i16 %local_mem_group_data_V_65, i16 %local_mem_group_data_V_66, i16 %local_mem_group_data_V_67, i16 %local_mem_group_data_V_68, i16 %local_mem_group_data_V_69, i16 %local_mem_group_data_V_70, i16 %local_mem_group_data_V_71, i5 %sub_i_i, i1 %icmp_ln1027, i16 %out_stream_group_0, i1 %icmp, i16 %out_stream_group_1, i1 %cmp_i_i76_2, i16 %out_stream_group_2, i1 %icmp277, i16 %out_stream_group_3, i1 %cmp_i_i76_4, i16 %out_stream_group_4, i1 %cmp_i_i76_5, i16 %out_stream_group_5, i1 %cmp_i_i76_6, i16 %out_stream_group_6, i1 %icmp280, i16 %out_stream_group_7, i1 %cmp_i_i76_8, i16 %out_stream_group_8, i1 %cmp_i_i76_9, i16 %out_stream_group_9, i1 %cmp_i_i76_10, i16 %out_stream_group_10, i1 %cmp_i_i76_11, i16 %out_stream_group_11, i1 %cmp_i_i76_12, i16 %out_stream_group_12, i1 %cmp_i_i76_13, i16 %out_stream_group_13, i1 %cmp_i_i76_14, i16 %out_stream_group_14, i1 %icmp283, i16 %out_stream_group_15, i1 %cmp_i_i76_16, i16 %out_stream_group_16, i1 %cmp_i_i76_17, i16 %out_stream_group_17, i1 %cmp_i_i76_18, i16 %out_stream_group_18, i1 %cmp_i_i76_19, i16 %out_stream_group_19, i1 %cmp_i_i76_20, i16 %out_stream_group_20, i1 %cmp_i_i76_21, i16 %out_stream_group_21, i1 %cmp_i_i76_22, i16 %out_stream_group_22, i1 %cmp_i_i76_23, i16 %out_stream_group_23, i1 %cmp_i_i76_24, i16 %out_stream_group_24, i1 %cmp_i_i76_25, i16 %out_stream_group_25, i1 %cmp_i_i76_26, i16 %out_stream_group_26, i1 %cmp_i_i76_27, i16 %out_stream_group_27, i1 %cmp_i_i76_28, i16 %out_stream_group_28, i1 %cmp_i_i76_29, i16 %out_stream_group_29, i1 %cmp_i_i76_30, i16 %out_stream_group_30, i1 %tmp_235, i16 %out_stream_group_31, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i4 %fold_output_ch_read

]]></Node>
<StgValue><ssdm name="call_ln1027"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:13 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_17, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inStream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_17, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outStream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %outStream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %outStream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %outStream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_ch

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %output_ch, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_8, void @empty_7, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %output_ch, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_ch

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_ch, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_8, void @empty_12, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %input_ch, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %fold_output_ch

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %fold_output_ch, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_8, void @empty_13, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %fold_output_ch, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %fold_input_ch

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %fold_input_ch, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %fold_input_ch, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %input_h

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_h, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_8, void @empty_15, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_h, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %input_w

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_w, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_8, void @empty_16, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_w, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %real_input_h

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %real_input_h, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_8, void @empty_11, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %real_input_h, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
entry:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %fold_win_area

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %fold_win_area, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_8, void @empty, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %fold_win_area, void @empty_4, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_8, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:56 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_0, i16 %out_stream_group_0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_0, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:59 %empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_1, i16 %out_stream_group_1

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_1, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:62 %empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_2, i16 %out_stream_group_2

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_2, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:65 %empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_3, i16 %out_stream_group_3

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_3, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:68 %empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_4_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_4, i16 %out_stream_group_4

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_4, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:71 %empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_5_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_5, i16 %out_stream_group_5

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_5, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:74 %empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_6_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_6, i16 %out_stream_group_6

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_6, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:77 %empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_7_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_7, i16 %out_stream_group_7

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_7, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:80 %empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_8_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_8, i16 %out_stream_group_8

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_8, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:83 %empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_9_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_9, i16 %out_stream_group_9

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_9, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:86 %empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_10_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_10, i16 %out_stream_group_10

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_10, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:89 %empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_11_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_11, i16 %out_stream_group_11

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_11, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:92 %empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_12_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_12, i16 %out_stream_group_12

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_12, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:95 %empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_13_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_13, i16 %out_stream_group_13

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_13, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:98 %empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_14_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_14, i16 %out_stream_group_14

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_14, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:101 %empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_15_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_15, i16 %out_stream_group_15

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_15, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:104 %empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_16_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_16, i16 %out_stream_group_16

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_16, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:107 %empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_17_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_17, i16 %out_stream_group_17

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_17, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:110 %empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_18_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_18, i16 %out_stream_group_18

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:111 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_18, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:113 %empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_19_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_19, i16 %out_stream_group_19

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:114 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_19, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:116 %empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_20_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_20, i16 %out_stream_group_20

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:117 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_20, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:119 %empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_21_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_21, i16 %out_stream_group_21

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:120 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_21, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:122 %empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_22_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_22, i16 %out_stream_group_22

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:123 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_22, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:125 %empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_23_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_23, i16 %out_stream_group_23

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:126 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_23, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:128 %empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_24_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_24, i16 %out_stream_group_24

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_24, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:131 %empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_25_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_25, i16 %out_stream_group_25

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:132 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_25, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:134 %empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_26_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_26, i16 %out_stream_group_26

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:135 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_26, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:137 %empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_27_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_27, i16 %out_stream_group_27

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_27, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:140 %empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_28_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_28, i16 %out_stream_group_28

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:141 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_28, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:143 %empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_29_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_29, i16 %out_stream_group_29

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:144 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_29, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:146 %empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_30_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_30, i16 %out_stream_group_30

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:147 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_30, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
entry:149 %empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_group_31_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i16 %out_stream_group_31, i16 %out_stream_group_31

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_stream_group_31, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:152 %line_buff_group_0_val_V_addr = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %line_buff_group_0_val_V_addr_1 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:154 %line_buff_group_0_val_V_addr_2 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_2"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %line_buff_group_0_val_V_addr_3 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_3"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156 %line_buff_group_0_val_V_addr_4 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_4"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:157 %line_buff_group_0_val_V_addr_5 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_5"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:158 %line_buff_group_0_val_V_addr_6 = getelementptr i16 %line_buff_group_0_val_V, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_addr_6"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:160 %line_buff_group_0_val_V_1_addr = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_1_addr"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %line_buff_group_0_val_V_1_addr_1 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_1_addr_1"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:162 %line_buff_group_0_val_V_1_addr_2 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_1_addr_2"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:163 %line_buff_group_0_val_V_1_addr_3 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_1_addr_3"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:164 %line_buff_group_0_val_V_1_addr_4 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_1_addr_4"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:165 %line_buff_group_0_val_V_1_addr_5 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_1_addr_5"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166 %line_buff_group_0_val_V_1_addr_6 = getelementptr i16 %line_buff_group_0_val_V_1, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_1_addr_6"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:168 %line_buff_group_0_val_V_2_addr = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_addr"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:169 %line_buff_group_0_val_V_2_addr_1 = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_addr_1"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:170 %line_buff_group_0_val_V_2_addr_2 = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_addr_2"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:171 %line_buff_group_0_val_V_2_addr_3 = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_addr_3"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:172 %line_buff_group_0_val_V_2_addr_4 = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_addr_4"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:173 %line_buff_group_0_val_V_2_addr_5 = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_addr_5"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:174 %line_buff_group_0_val_V_2_addr_6 = getelementptr i16 %line_buff_group_0_val_V_2, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_0_val_V_2_addr_6"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:176 %line_buff_group_1_val_V_addr = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:177 %line_buff_group_1_val_V_addr_1 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_1"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %line_buff_group_1_val_V_addr_2 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_2"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:179 %line_buff_group_1_val_V_addr_3 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_3"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:180 %line_buff_group_1_val_V_addr_4 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_4"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %line_buff_group_1_val_V_addr_5 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_5"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:182 %line_buff_group_1_val_V_addr_6 = getelementptr i16 %line_buff_group_1_val_V, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_addr_6"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:184 %line_buff_group_1_val_V_1_addr = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_1_addr"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:185 %line_buff_group_1_val_V_1_addr_1 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_1_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:186 %line_buff_group_1_val_V_1_addr_2 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_1_addr_2"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:187 %line_buff_group_1_val_V_1_addr_3 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_1_addr_3"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:188 %line_buff_group_1_val_V_1_addr_4 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_1_addr_4"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:189 %line_buff_group_1_val_V_1_addr_5 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_1_addr_5"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:190 %line_buff_group_1_val_V_1_addr_6 = getelementptr i16 %line_buff_group_1_val_V_1, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_1_addr_6"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:192 %line_buff_group_1_val_V_2_addr = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_addr"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:193 %line_buff_group_1_val_V_2_addr_1 = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_addr_1"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:194 %line_buff_group_1_val_V_2_addr_2 = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_addr_2"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:195 %line_buff_group_1_val_V_2_addr_3 = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_addr_3"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:196 %line_buff_group_1_val_V_2_addr_4 = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_addr_4"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:197 %line_buff_group_1_val_V_2_addr_5 = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_addr_5"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:198 %line_buff_group_1_val_V_2_addr_6 = getelementptr i16 %line_buff_group_1_val_V_2, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_1_val_V_2_addr_6"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:200 %line_buff_group_2_val_V_addr = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:201 %line_buff_group_2_val_V_addr_1 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:202 %line_buff_group_2_val_V_addr_2 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_2"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %line_buff_group_2_val_V_addr_3 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_3"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:204 %line_buff_group_2_val_V_addr_4 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_4"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:205 %line_buff_group_2_val_V_addr_5 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_5"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:206 %line_buff_group_2_val_V_addr_6 = getelementptr i16 %line_buff_group_2_val_V, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_addr_6"/></StgValue>
</operation>

<operation id="367" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:208 %line_buff_group_2_val_V_1_addr = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_1_addr"/></StgValue>
</operation>

<operation id="368" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:209 %line_buff_group_2_val_V_1_addr_1 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_1_addr_1"/></StgValue>
</operation>

<operation id="369" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:210 %line_buff_group_2_val_V_1_addr_2 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_1_addr_2"/></StgValue>
</operation>

<operation id="370" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:211 %line_buff_group_2_val_V_1_addr_3 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_1_addr_3"/></StgValue>
</operation>

<operation id="371" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:212 %line_buff_group_2_val_V_1_addr_4 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_1_addr_4"/></StgValue>
</operation>

<operation id="372" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:213 %line_buff_group_2_val_V_1_addr_5 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_1_addr_5"/></StgValue>
</operation>

<operation id="373" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:214 %line_buff_group_2_val_V_1_addr_6 = getelementptr i16 %line_buff_group_2_val_V_1, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_1_addr_6"/></StgValue>
</operation>

<operation id="374" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:216 %line_buff_group_2_val_V_2_addr = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_addr"/></StgValue>
</operation>

<operation id="375" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:217 %line_buff_group_2_val_V_2_addr_1 = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_addr_1"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:218 %line_buff_group_2_val_V_2_addr_2 = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_addr_2"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:219 %line_buff_group_2_val_V_2_addr_3 = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_addr_3"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:220 %line_buff_group_2_val_V_2_addr_4 = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_addr_4"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:221 %line_buff_group_2_val_V_2_addr_5 = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_addr_5"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:222 %line_buff_group_2_val_V_2_addr_6 = getelementptr i16 %line_buff_group_2_val_V_2, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_2_val_V_2_addr_6"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:224 %line_buff_group_3_val_V_addr = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:225 %line_buff_group_3_val_V_addr_1 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_1"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:226 %line_buff_group_3_val_V_addr_2 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_2"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:227 %line_buff_group_3_val_V_addr_3 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_3"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:228 %line_buff_group_3_val_V_addr_4 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_4"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:229 %line_buff_group_3_val_V_addr_5 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_5"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:230 %line_buff_group_3_val_V_addr_6 = getelementptr i16 %line_buff_group_3_val_V, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_addr_6"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:232 %line_buff_group_3_val_V_1_addr = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_1_addr"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:233 %line_buff_group_3_val_V_1_addr_1 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_1_addr_1"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:234 %line_buff_group_3_val_V_1_addr_2 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_1_addr_2"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:235 %line_buff_group_3_val_V_1_addr_3 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_1_addr_3"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:236 %line_buff_group_3_val_V_1_addr_4 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_1_addr_4"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:237 %line_buff_group_3_val_V_1_addr_5 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_1_addr_5"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:238 %line_buff_group_3_val_V_1_addr_6 = getelementptr i16 %line_buff_group_3_val_V_1, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_1_addr_6"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:240 %line_buff_group_3_val_V_2_addr = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 418

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_addr"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:241 %line_buff_group_3_val_V_2_addr_1 = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 836

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_addr_1"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:242 %line_buff_group_3_val_V_2_addr_2 = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 1254

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_addr_2"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:243 %line_buff_group_3_val_V_2_addr_3 = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 1672

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_addr_3"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:244 %line_buff_group_3_val_V_2_addr_4 = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 2090

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_addr_4"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:245 %line_buff_group_3_val_V_2_addr_5 = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 2508

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_addr_5"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:246 %line_buff_group_3_val_V_2_addr_6 = getelementptr i16 %line_buff_group_3_val_V_2, i64 0, i64 2926

]]></Node>
<StgValue><ssdm name="line_buff_group_3_val_V_2_addr_6"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:319 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:320 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:321 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_0_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:322 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:323 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_1_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:324 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:325 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:326 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_1_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:327 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:328 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:329 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_1_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:330 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:331 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:332 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_1_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:333 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:334 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:335 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_1_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:336 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:337 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:338 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_1_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:339 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:340 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:341 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_1_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:342 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_0_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:343 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:344 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:345 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_1_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:346 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:347 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_1_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:348 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:349 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:350 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_1_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:351 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:352 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:353 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_1_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:354 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:355 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:356 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_1_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:357 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:358 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:359 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_1_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:360 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:361 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:362 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_1_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:363 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:364 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:365 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_1_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:366 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_1_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:367 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:368 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:369 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_2_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:370 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:371 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_1_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:372 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:373 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:374 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_1_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:375 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:376 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:377 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_1_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:378 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:379 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:380 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_1_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:381 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:382 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:383 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_1_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="467" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:384 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="468" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:385 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="469" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:386 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_1_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="470" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:387 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="471" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:388 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="472" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:389 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_1_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:390 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_2_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:391 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="475" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:392 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="476" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:393 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buff_group_3_val_V, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="477" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:394 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="478" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:395 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_1_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="479" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:396 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="480" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:397 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:398 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_1_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:399 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:400 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:401 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_1_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:402 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:403 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:404 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_1_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:405 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:406 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:407 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_1_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:408 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:409 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:410 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_1_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:411 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:412 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_2_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:413 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_1_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:414 %specmemcore_ln731 = specmemcore void @_ssdm_op_SpecMemCore, i12 %line_buff_group_3_val_V_addr_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln731"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:416 %specaxissidechannel_ln49 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_1

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln49"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:417 %specaxissidechannel_ln49 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_V_data_V, i8 %inStream_V_keep_V, i8 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_2

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln49"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0">
<![CDATA[
entry:486 %ret_ln208 = ret

]]></Node>
<StgValue><ssdm name="ret_ln208"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
