
finalProjectJusticeLead.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009990  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a0  08009b30  08009b30  00019b30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0d0  0800a0d0  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a0d0  0800a0d0  0001a0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0d8  0800a0d8  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0d8  0800a0d8  0001a0d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a0dc  0800a0dc  0001a0dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800a0e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d8c  200001f4  0800a2d4  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f80  0800a2d4  00020f80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010428  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002351  00000000  00000000  0003064c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f00  00000000  00000000  000329a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e28  00000000  00000000  000338a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000184f4  00000000  00000000  000346c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001093c  00000000  00000000  0004cbbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b778  00000000  00000000  0005d4f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f8c70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005520  00000000  00000000  000f8cc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009b18 	.word	0x08009b18

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	08009b18 	.word	0x08009b18

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <setMoistureBound>:
int mDry = 300; // high value = dry
int mWet = 200; // low value = wet

int lightOperate = 500;

void setMoistureBound(int wet, int dry){
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
	mDry = dry;
 8001012:	4a06      	ldr	r2, [pc, #24]	; (800102c <setMoistureBound+0x24>)
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	6013      	str	r3, [r2, #0]
	mWet = wet;
 8001018:	4a05      	ldr	r2, [pc, #20]	; (8001030 <setMoistureBound+0x28>)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6013      	str	r3, [r2, #0]
}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	20000008 	.word	0x20000008
 8001030:	2000000c 	.word	0x2000000c

08001034 <setTempBound>:

void setTempBound(float cold , float hot){
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	ed87 0a01 	vstr	s0, [r7, #4]
 800103e:	edc7 0a00 	vstr	s1, [r7]
	TempHot = hot;
 8001042:	4a06      	ldr	r2, [pc, #24]	; (800105c <setTempBound+0x28>)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	6013      	str	r3, [r2, #0]
	TempCold = cold;
 8001048:	4a05      	ldr	r2, [pc, #20]	; (8001060 <setTempBound+0x2c>)
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6013      	str	r3, [r2, #0]
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000000 	.word	0x20000000
 8001060:	20000004 	.word	0x20000004

08001064 <setLightOperate>:

void setLightOperate(int bound){
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]

	lightOperate = bound;
 800106c:	4a04      	ldr	r2, [pc, #16]	; (8001080 <setLightOperate+0x1c>)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6013      	str	r3, [r2, #0]
}
 8001072:	bf00      	nop
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	20000010 	.word	0x20000010

08001084 <getTemp>:

//==============================================================

float getTemp(){
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
	return Temperature;
 8001088:	4b04      	ldr	r3, [pc, #16]	; (800109c <getTemp+0x18>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	ee07 3a90 	vmov	s15, r3
}
 8001090:	eeb0 0a67 	vmov.f32	s0, s15
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	20000f60 	.word	0x20000f60

080010a0 <getMoist>:
int getMoist(){
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
	return (int)(advcal[1]/10);
 80010a4:	4b05      	ldr	r3, [pc, #20]	; (80010bc <getMoist+0x1c>)
 80010a6:	885b      	ldrh	r3, [r3, #2]
 80010a8:	4a05      	ldr	r2, [pc, #20]	; (80010c0 <getMoist+0x20>)
 80010aa:	fba2 2303 	umull	r2, r3, r2, r3
 80010ae:	08db      	lsrs	r3, r3, #3
 80010b0:	b29b      	uxth	r3, r3
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	20000774 	.word	0x20000774
 80010c0:	cccccccd 	.word	0xcccccccd

080010c4 <getLight>:
int getLight(){
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
	return (int)advcal[0];
 80010c8:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <getLight+0x14>)
 80010ca:	881b      	ldrh	r3, [r3, #0]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	20000774 	.word	0x20000774

080010dc <Set_Pin_Output>:




void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e8:	f107 030c 	add.w	r3, r7, #12
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80010f8:	887b      	ldrh	r3, [r7, #2]
 80010fa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fc:	2301      	movs	r3, #1
 80010fe:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	4619      	mov	r1, r3
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f002 f9c6 	bl	800349c <HAL_GPIO_Init>
}
 8001110:	bf00      	nop
 8001112:	3720      	adds	r7, #32
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b088      	sub	sp, #32
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	460b      	mov	r3, r1
 8001122:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001124:	f107 030c 	add.w	r3, r7, #12
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	60da      	str	r2, [r3, #12]
 8001132:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001134:	887b      	ldrh	r3, [r7, #2]
 8001136:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001138:	2300      	movs	r3, #0
 800113a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800113c:	2301      	movs	r3, #1
 800113e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001140:	f107 030c 	add.w	r3, r7, #12
 8001144:	4619      	mov	r1, r3
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f002 f9a8 	bl	800349c <HAL_GPIO_Init>
}
 800114c:	bf00      	nop
 800114e:	3720      	adds	r7, #32
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <delay>:

void delay (uint16_t time)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	80fb      	strh	r3, [r7, #6]
	/* change your code here for the delay in microseconds */
	//HAL_UART_Transmit(&huart2, xx, sizeof(xx), 10);
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800115e:	4b09      	ldr	r3, [pc, #36]	; (8001184 <delay+0x30>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2200      	movs	r2, #0
 8001164:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim3))<time);
 8001166:	bf00      	nop
 8001168:	4b06      	ldr	r3, [pc, #24]	; (8001184 <delay+0x30>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800116e:	88fb      	ldrh	r3, [r7, #6]
 8001170:	429a      	cmp	r2, r3
 8001172:	d3f9      	bcc.n	8001168 <delay+0x14>
}
 8001174:	bf00      	nop
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	200002b8 	.word	0x200002b8

08001188 <DS18B20_Start>:

#define DS18B20_PORT GPIOA
#define DS18B20_PIN GPIO_PIN_1

uint8_t DS18B20_Start (void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set the pin as output
 8001192:	2102      	movs	r1, #2
 8001194:	4813      	ldr	r0, [pc, #76]	; (80011e4 <DS18B20_Start+0x5c>)
 8001196:	f7ff ffa1 	bl	80010dc <Set_Pin_Output>
	HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin low
 800119a:	2200      	movs	r2, #0
 800119c:	2102      	movs	r1, #2
 800119e:	4811      	ldr	r0, [pc, #68]	; (80011e4 <DS18B20_Start+0x5c>)
 80011a0:	f002 fb18 	bl	80037d4 <HAL_GPIO_WritePin>
	delay(480);   // delay according to datasheet
 80011a4:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80011a8:	f7ff ffd4 	bl	8001154 <delay>

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);    // set the pin as input
 80011ac:	2102      	movs	r1, #2
 80011ae:	480d      	ldr	r0, [pc, #52]	; (80011e4 <DS18B20_Start+0x5c>)
 80011b0:	f7ff ffb2 	bl	8001118 <Set_Pin_Input>
	delay(80);    // delay according to datasheet
 80011b4:	2050      	movs	r0, #80	; 0x50
 80011b6:	f7ff ffcd 	bl	8001154 <delay>

	if (!(HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 80011ba:	2102      	movs	r1, #2
 80011bc:	4809      	ldr	r0, [pc, #36]	; (80011e4 <DS18B20_Start+0x5c>)
 80011be:	f002 faf1 	bl	80037a4 <HAL_GPIO_ReadPin>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d102      	bne.n	80011ce <DS18B20_Start+0x46>
 80011c8:	2301      	movs	r3, #1
 80011ca:	71fb      	strb	r3, [r7, #7]
 80011cc:	e001      	b.n	80011d2 <DS18B20_Start+0x4a>
	else Response = -1;
 80011ce:	23ff      	movs	r3, #255	; 0xff
 80011d0:	71fb      	strb	r3, [r7, #7]

	delay(400); // 480 us delay totally.
 80011d2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80011d6:	f7ff ffbd 	bl	8001154 <delay>

	return Response;
 80011da:	79fb      	ldrb	r3, [r7, #7]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3708      	adds	r7, #8
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	40020000 	.word	0x40020000

080011e8 <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 80011f2:	2102      	movs	r1, #2
 80011f4:	481e      	ldr	r0, [pc, #120]	; (8001270 <DS18B20_Write+0x88>)
 80011f6:	f7ff ff71 	bl	80010dc <Set_Pin_Output>

	for (int i=0; i<8; i++)
 80011fa:	2300      	movs	r3, #0
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	e02e      	b.n	800125e <DS18B20_Write+0x76>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 8001200:	79fa      	ldrb	r2, [r7, #7]
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	fa42 f303 	asr.w	r3, r2, r3
 8001208:	f003 0301 	and.w	r3, r3, #1
 800120c:	2b00      	cmp	r3, #0
 800120e:	d013      	beq.n	8001238 <DS18B20_Write+0x50>
		{
			// write 1

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 8001210:	2102      	movs	r1, #2
 8001212:	4817      	ldr	r0, [pc, #92]	; (8001270 <DS18B20_Write+0x88>)
 8001214:	f7ff ff62 	bl	80010dc <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8001218:	2200      	movs	r2, #0
 800121a:	2102      	movs	r1, #2
 800121c:	4814      	ldr	r0, [pc, #80]	; (8001270 <DS18B20_Write+0x88>)
 800121e:	f002 fad9 	bl	80037d4 <HAL_GPIO_WritePin>
			delay(1);  // wait for 1 us
 8001222:	2001      	movs	r0, #1
 8001224:	f7ff ff96 	bl	8001154 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 8001228:	2102      	movs	r1, #2
 800122a:	4811      	ldr	r0, [pc, #68]	; (8001270 <DS18B20_Write+0x88>)
 800122c:	f7ff ff74 	bl	8001118 <Set_Pin_Input>
			delay(50);  // wait for 60 us
 8001230:	2032      	movs	r0, #50	; 0x32
 8001232:	f7ff ff8f 	bl	8001154 <delay>
 8001236:	e00f      	b.n	8001258 <DS18B20_Write+0x70>

		else  // if the bit is low
		{
			// write 0

			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);
 8001238:	2102      	movs	r1, #2
 800123a:	480d      	ldr	r0, [pc, #52]	; (8001270 <DS18B20_Write+0x88>)
 800123c:	f7ff ff4e 	bl	80010dc <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 8001240:	2200      	movs	r2, #0
 8001242:	2102      	movs	r1, #2
 8001244:	480a      	ldr	r0, [pc, #40]	; (8001270 <DS18B20_Write+0x88>)
 8001246:	f002 fac5 	bl	80037d4 <HAL_GPIO_WritePin>
			delay(50);  // wait for 60 us
 800124a:	2032      	movs	r0, #50	; 0x32
 800124c:	f7ff ff82 	bl	8001154 <delay>

			Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 8001250:	2102      	movs	r1, #2
 8001252:	4807      	ldr	r0, [pc, #28]	; (8001270 <DS18B20_Write+0x88>)
 8001254:	f7ff ff60 	bl	8001118 <Set_Pin_Input>
	for (int i=0; i<8; i++)
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	3301      	adds	r3, #1
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	2b07      	cmp	r3, #7
 8001262:	ddcd      	ble.n	8001200 <DS18B20_Write+0x18>
		}
	}
}
 8001264:	bf00      	nop
 8001266:	bf00      	nop
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40020000 	.word	0x40020000

08001274 <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
	uint8_t value=0;
 800127a:	2300      	movs	r3, #0
 800127c:	71fb      	strb	r3, [r7, #7]

	Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);
 800127e:	2102      	movs	r1, #2
 8001280:	481a      	ldr	r0, [pc, #104]	; (80012ec <DS18B20_Read+0x78>)
 8001282:	f7ff ff49 	bl	8001118 <Set_Pin_Input>

	for (int i=0;i<8;i++)
 8001286:	2300      	movs	r3, #0
 8001288:	603b      	str	r3, [r7, #0]
 800128a:	e026      	b.n	80012da <DS18B20_Read+0x66>
	{
		Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set as output
 800128c:	2102      	movs	r1, #2
 800128e:	4817      	ldr	r0, [pc, #92]	; (80012ec <DS18B20_Read+0x78>)
 8001290:	f7ff ff24 	bl	80010dc <Set_Pin_Output>

		HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the data pin LOW
 8001294:	2200      	movs	r2, #0
 8001296:	2102      	movs	r1, #2
 8001298:	4814      	ldr	r0, [pc, #80]	; (80012ec <DS18B20_Read+0x78>)
 800129a:	f002 fa9b 	bl	80037d4 <HAL_GPIO_WritePin>
		delay(1);  // wait for > 1us
 800129e:	2001      	movs	r0, #1
 80012a0:	f7ff ff58 	bl	8001154 <delay>

		Set_Pin_Input(DS18B20_PORT, DS18B20_PIN);  // set as input
 80012a4:	2102      	movs	r1, #2
 80012a6:	4811      	ldr	r0, [pc, #68]	; (80012ec <DS18B20_Read+0x78>)
 80012a8:	f7ff ff36 	bl	8001118 <Set_Pin_Input>
		if (HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))  // if the pin is HIGH
 80012ac:	2102      	movs	r1, #2
 80012ae:	480f      	ldr	r0, [pc, #60]	; (80012ec <DS18B20_Read+0x78>)
 80012b0:	f002 fa78 	bl	80037a4 <HAL_GPIO_ReadPin>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d009      	beq.n	80012ce <DS18B20_Read+0x5a>
		{
			value |= 1<<i;  // read = 1
 80012ba:	2201      	movs	r2, #1
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	fa02 f303 	lsl.w	r3, r2, r3
 80012c2:	b25a      	sxtb	r2, r3
 80012c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c8:	4313      	orrs	r3, r2
 80012ca:	b25b      	sxtb	r3, r3
 80012cc:	71fb      	strb	r3, [r7, #7]
		}
		delay(50);  // wait for 60 us
 80012ce:	2032      	movs	r0, #50	; 0x32
 80012d0:	f7ff ff40 	bl	8001154 <delay>
	for (int i=0;i<8;i++)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	3301      	adds	r3, #1
 80012d8:	603b      	str	r3, [r7, #0]
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	2b07      	cmp	r3, #7
 80012de:	ddd5      	ble.n	800128c <DS18B20_Read+0x18>
	}
	return value;
 80012e0:	79fb      	ldrb	r3, [r7, #7]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40020000 	.word	0x40020000

080012f0 <heyTempurature>:

void heyTempurature(void){
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
	Presence = DS18B20_Start();
 80012f4:	f7ff ff48 	bl	8001188 <DS18B20_Start>
 80012f8:	4603      	mov	r3, r0
 80012fa:	461a      	mov	r2, r3
 80012fc:	4b2b      	ldr	r3, [pc, #172]	; (80013ac <heyTempurature+0xbc>)
 80012fe:	701a      	strb	r2, [r3, #0]
	HAL_Delay(1);
 8001300:	2001      	movs	r0, #1
 8001302:	f000 fecd 	bl	80020a0 <HAL_Delay>
	DS18B20_Write(0xCC);
 8001306:	20cc      	movs	r0, #204	; 0xcc
 8001308:	f7ff ff6e 	bl	80011e8 <DS18B20_Write>
	DS18B20_Write(0x44);
 800130c:	2044      	movs	r0, #68	; 0x44
 800130e:	f7ff ff6b 	bl	80011e8 <DS18B20_Write>
	HAL_Delay(800);
 8001312:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001316:	f000 fec3 	bl	80020a0 <HAL_Delay>

	Presence = DS18B20_Start();
 800131a:	f7ff ff35 	bl	8001188 <DS18B20_Start>
 800131e:	4603      	mov	r3, r0
 8001320:	461a      	mov	r2, r3
 8001322:	4b22      	ldr	r3, [pc, #136]	; (80013ac <heyTempurature+0xbc>)
 8001324:	701a      	strb	r2, [r3, #0]
	DS18B20_Write(0xCC);
 8001326:	20cc      	movs	r0, #204	; 0xcc
 8001328:	f7ff ff5e 	bl	80011e8 <DS18B20_Write>
	DS18B20_Write(0xBE);
 800132c:	20be      	movs	r0, #190	; 0xbe
 800132e:	f7ff ff5b 	bl	80011e8 <DS18B20_Write>
	HAL_Delay(1);
 8001332:	2001      	movs	r0, #1
 8001334:	f000 feb4 	bl	80020a0 <HAL_Delay>

	Temp_byte1 = DS18B20_Read();
 8001338:	f7ff ff9c 	bl	8001274 <DS18B20_Read>
 800133c:	4603      	mov	r3, r0
 800133e:	461a      	mov	r2, r3
 8001340:	4b1b      	ldr	r3, [pc, #108]	; (80013b0 <heyTempurature+0xc0>)
 8001342:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DS18B20_Read();
 8001344:	f7ff ff96 	bl	8001274 <DS18B20_Read>
 8001348:	4603      	mov	r3, r0
 800134a:	461a      	mov	r2, r3
 800134c:	4b19      	ldr	r3, [pc, #100]	; (80013b4 <heyTempurature+0xc4>)
 800134e:	701a      	strb	r2, [r3, #0]
	TEMP = (Temp_byte2<<8)|Temp_byte1;
 8001350:	4b18      	ldr	r3, [pc, #96]	; (80013b4 <heyTempurature+0xc4>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	021b      	lsls	r3, r3, #8
 8001356:	b21a      	sxth	r2, r3
 8001358:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <heyTempurature+0xc0>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	b21b      	sxth	r3, r3
 800135e:	4313      	orrs	r3, r2
 8001360:	b21b      	sxth	r3, r3
 8001362:	b29a      	uxth	r2, r3
 8001364:	4b14      	ldr	r3, [pc, #80]	; (80013b8 <heyTempurature+0xc8>)
 8001366:	801a      	strh	r2, [r3, #0]
	Temperature = (float)TEMP/16;
 8001368:	4b13      	ldr	r3, [pc, #76]	; (80013b8 <heyTempurature+0xc8>)
 800136a:	881b      	ldrh	r3, [r3, #0]
 800136c:	ee07 3a90 	vmov	s15, r3
 8001370:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001374:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8001378:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800137c:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <heyTempurature+0xcc>)
 800137e:	edc3 7a00 	vstr	s15, [r3]

	sprintf(t,"temp sensor  = %f \r\n", Temperature);
 8001382:	4b0e      	ldr	r3, [pc, #56]	; (80013bc <heyTempurature+0xcc>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff f8e6 	bl	8000558 <__aeabi_f2d>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	490b      	ldr	r1, [pc, #44]	; (80013c0 <heyTempurature+0xd0>)
 8001392:	480c      	ldr	r0, [pc, #48]	; (80013c4 <heyTempurature+0xd4>)
 8001394:	f004 fdca 	bl	8005f2c <siprintf>
	HAL_UART_Transmit(&huart2, t, sizeof(t), 10);
 8001398:	230a      	movs	r3, #10
 800139a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800139e:	4909      	ldr	r1, [pc, #36]	; (80013c4 <heyTempurature+0xd4>)
 80013a0:	4809      	ldr	r0, [pc, #36]	; (80013c8 <heyTempurature+0xd8>)
 80013a2:	f003 fb5e 	bl	8004a62 <HAL_UART_Transmit>
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000f64 	.word	0x20000f64
 80013b0:	20000388 	.word	0x20000388
 80013b4:	20000389 	.word	0x20000389
 80013b8:	2000038a 	.word	0x2000038a
 80013bc:	20000f60 	.word	0x20000f60
 80013c0:	08009b30 	.word	0x08009b30
 80013c4:	2000038c 	.word	0x2000038c
 80013c8:	20000344 	.word	0x20000344

080013cc <readLight>:

void readLight(){
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0

	 //printf("%d", &adcval);
	HAL_UART_Transmit(&huart2, light, sizeof(light), HAL_MAX_DELAY * 100000000000);
	HAL_Delay(200);*/

	x = advcal[0];
 80013d0:	4b0c      	ldr	r3, [pc, #48]	; (8001404 <readLight+0x38>)
 80013d2:	881b      	ldrh	r3, [r3, #0]
 80013d4:	461a      	mov	r2, r3
 80013d6:	4b0c      	ldr	r3, [pc, #48]	; (8001408 <readLight+0x3c>)
 80013d8:	601a      	str	r2, [r3, #0]
	sprintf(txt, "Light sensor =  %d\r\n" ,x);
 80013da:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <readLight+0x3c>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	461a      	mov	r2, r3
 80013e0:	490a      	ldr	r1, [pc, #40]	; (800140c <readLight+0x40>)
 80013e2:	480b      	ldr	r0, [pc, #44]	; (8001410 <readLight+0x44>)
 80013e4:	f004 fda2 	bl	8005f2c <siprintf>

	HAL_UART_Transmit(&huart2, txt, sizeof(txt), HAL_MAX_DELAY);
 80013e8:	f04f 33ff 	mov.w	r3, #4294967295
 80013ec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80013f0:	4907      	ldr	r1, [pc, #28]	; (8001410 <readLight+0x44>)
 80013f2:	4808      	ldr	r0, [pc, #32]	; (8001414 <readLight+0x48>)
 80013f4:	f003 fb35 	bl	8004a62 <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart2, x, sizeof(x), HAL_MAX_DELAY );
	//HAL_UART_Transmit(&huart2, '\n', sizeof('\n'), HAL_MAX_DELAY);
	HAL_Delay(200);
 80013f8:	20c8      	movs	r0, #200	; 0xc8
 80013fa:	f000 fe51 	bl	80020a0 <HAL_Delay>
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000774 	.word	0x20000774
 8001408:	20000b60 	.word	0x20000b60
 800140c:	08009b48 	.word	0x08009b48
 8001410:	20000778 	.word	0x20000778
 8001414:	20000344 	.word	0x20000344

08001418 <readMoist>:
void readMoist(){
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	//char txt[] = "Moist sensor = ";
	x = advcal[1]/10;
 800141c:	4b0e      	ldr	r3, [pc, #56]	; (8001458 <readMoist+0x40>)
 800141e:	885b      	ldrh	r3, [r3, #2]
 8001420:	4a0e      	ldr	r2, [pc, #56]	; (800145c <readMoist+0x44>)
 8001422:	fba2 2303 	umull	r2, r3, r2, r3
 8001426:	08db      	lsrs	r3, r3, #3
 8001428:	b29b      	uxth	r3, r3
 800142a:	461a      	mov	r2, r3
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <readMoist+0x48>)
 800142e:	601a      	str	r2, [r3, #0]
	sprintf(txt, "Moist sensor =  %d\r\n" ,x);
 8001430:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <readMoist+0x48>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	461a      	mov	r2, r3
 8001436:	490b      	ldr	r1, [pc, #44]	; (8001464 <readMoist+0x4c>)
 8001438:	480b      	ldr	r0, [pc, #44]	; (8001468 <readMoist+0x50>)
 800143a:	f004 fd77 	bl	8005f2c <siprintf>
	HAL_UART_Transmit(&huart2, txt, sizeof(txt), HAL_MAX_DELAY);
 800143e:	f04f 33ff 	mov.w	r3, #4294967295
 8001442:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001446:	4908      	ldr	r1, [pc, #32]	; (8001468 <readMoist+0x50>)
 8001448:	4808      	ldr	r0, [pc, #32]	; (800146c <readMoist+0x54>)
 800144a:	f003 fb0a 	bl	8004a62 <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart2, x, sizeof(x), HAL_MAX_DELAY );
	//HAL_UART_Transmit(&huart2, '\n', sizeof('\n'), HAL_MAX_DELAY);
	HAL_Delay(200);
 800144e:	20c8      	movs	r0, #200	; 0xc8
 8001450:	f000 fe26 	bl	80020a0 <HAL_Delay>
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000774 	.word	0x20000774
 800145c:	cccccccd 	.word	0xcccccccd
 8001460:	20000b60 	.word	0x20000b60
 8001464:	08009b60 	.word	0x08009b60
 8001468:	20000778 	.word	0x20000778
 800146c:	20000344 	.word	0x20000344

08001470 <pumpOn>:

void pumpOn(){
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001474:	2201      	movs	r2, #1
 8001476:	2120      	movs	r1, #32
 8001478:	4805      	ldr	r0, [pc, #20]	; (8001490 <pumpOn+0x20>)
 800147a:	f002 f9ab 	bl	80037d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800147e:	2200      	movs	r2, #0
 8001480:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001484:	4802      	ldr	r0, [pc, #8]	; (8001490 <pumpOn+0x20>)
 8001486:	f002 f9a5 	bl	80037d4 <HAL_GPIO_WritePin>
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40020000 	.word	0x40020000

08001494 <pumpOff>:
void pumpOff(){
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	2120      	movs	r1, #32
 800149c:	4805      	ldr	r0, [pc, #20]	; (80014b4 <pumpOff+0x20>)
 800149e:	f002 f999 	bl	80037d4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 80014a2:	2201      	movs	r2, #1
 80014a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014a8:	4802      	ldr	r0, [pc, #8]	; (80014b4 <pumpOff+0x20>)
 80014aa:	f002 f993 	bl	80037d4 <HAL_GPIO_WritePin>
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40020000 	.word	0x40020000

080014b8 <SensorReport>:

void SensorReport(){
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
	sprintf(line , "========================================\n\r" , x);
 80014bc:	4b0b      	ldr	r3, [pc, #44]	; (80014ec <SensorReport+0x34>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	461a      	mov	r2, r3
 80014c2:	490b      	ldr	r1, [pc, #44]	; (80014f0 <SensorReport+0x38>)
 80014c4:	480b      	ldr	r0, [pc, #44]	; (80014f4 <SensorReport+0x3c>)
 80014c6:	f004 fd31 	bl	8005f2c <siprintf>
	heyTempurature();
 80014ca:	f7ff ff11 	bl	80012f0 <heyTempurature>
	readLight();
 80014ce:	f7ff ff7d 	bl	80013cc <readLight>
	readMoist();
 80014d2:	f7ff ffa1 	bl	8001418 <readMoist>
	HAL_UART_Transmit(&huart2, line, sizeof(line), HAL_MAX_DELAY);
 80014d6:	f04f 33ff 	mov.w	r3, #4294967295
 80014da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014de:	4905      	ldr	r1, [pc, #20]	; (80014f4 <SensorReport+0x3c>)
 80014e0:	4805      	ldr	r0, [pc, #20]	; (80014f8 <SensorReport+0x40>)
 80014e2:	f003 fabe 	bl	8004a62 <HAL_UART_Transmit>

}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000b60 	.word	0x20000b60
 80014f0:	08009b78 	.word	0x08009b78
 80014f4:	20000b78 	.word	0x20000b78
 80014f8:	20000344 	.word	0x20000344

080014fc <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry>:

void heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry(void){
 80014fc:	b5b0      	push	{r4, r5, r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af02      	add	r7, sp, #8
	HAL_Delay(1000);
 8001502:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001506:	f000 fdcb 	bl	80020a0 <HAL_Delay>
	//sprintf(dataToMcu,",%d,%d,%d_", (int) Temperature,advcal[1],advcal[0]); //,temp,moist,light
	sprintf(dataToMcu,",%d,%d,%d_", (int) rand()%2000,rand()%2000,rand()%2000); //,temp,moist,light
 800150a:	f004 fccb 	bl	8005ea4 <rand>
 800150e:	4603      	mov	r3, r0
 8001510:	4a1f      	ldr	r2, [pc, #124]	; (8001590 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x94>)
 8001512:	fb82 1203 	smull	r1, r2, r2, r3
 8001516:	11d1      	asrs	r1, r2, #7
 8001518:	17da      	asrs	r2, r3, #31
 800151a:	1a8c      	subs	r4, r1, r2
 800151c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001520:	fb04 f202 	mul.w	r2, r4, r2
 8001524:	1a9c      	subs	r4, r3, r2
 8001526:	f004 fcbd 	bl	8005ea4 <rand>
 800152a:	4603      	mov	r3, r0
 800152c:	4a18      	ldr	r2, [pc, #96]	; (8001590 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x94>)
 800152e:	fb82 1203 	smull	r1, r2, r2, r3
 8001532:	11d1      	asrs	r1, r2, #7
 8001534:	17da      	asrs	r2, r3, #31
 8001536:	1a8d      	subs	r5, r1, r2
 8001538:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800153c:	fb05 f202 	mul.w	r2, r5, r2
 8001540:	1a9d      	subs	r5, r3, r2
 8001542:	f004 fcaf 	bl	8005ea4 <rand>
 8001546:	4602      	mov	r2, r0
 8001548:	4b11      	ldr	r3, [pc, #68]	; (8001590 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x94>)
 800154a:	fb83 1302 	smull	r1, r3, r3, r2
 800154e:	11d9      	asrs	r1, r3, #7
 8001550:	17d3      	asrs	r3, r2, #31
 8001552:	1acb      	subs	r3, r1, r3
 8001554:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001558:	fb01 f303 	mul.w	r3, r1, r3
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	462b      	mov	r3, r5
 8001562:	4622      	mov	r2, r4
 8001564:	490b      	ldr	r1, [pc, #44]	; (8001594 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x98>)
 8001566:	480c      	ldr	r0, [pc, #48]	; (8001598 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x9c>)
 8001568:	f004 fce0 	bl	8005f2c <siprintf>
	HAL_UART_Transmit(&huart1, dataToMcu, sizeof(dataToMcu), HAL_MAX_DELAY);
 800156c:	f04f 33ff 	mov.w	r3, #4294967295
 8001570:	2211      	movs	r2, #17
 8001572:	4909      	ldr	r1, [pc, #36]	; (8001598 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x9c>)
 8001574:	4809      	ldr	r0, [pc, #36]	; (800159c <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0xa0>)
 8001576:	f003 fa74 	bl	8004a62 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, dataToMcu, sizeof(dataToMcu), HAL_MAX_DELAY);
 800157a:	f04f 33ff 	mov.w	r3, #4294967295
 800157e:	2211      	movs	r2, #17
 8001580:	4905      	ldr	r1, [pc, #20]	; (8001598 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0x9c>)
 8001582:	4807      	ldr	r0, [pc, #28]	; (80015a0 <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry+0xa4>)
 8001584:	f003 fa6d 	bl	8004a62 <HAL_UART_Transmit>
}
 8001588:	bf00      	nop
 800158a:	46bd      	mov	sp, r7
 800158c:	bdb0      	pop	{r4, r5, r7, pc}
 800158e:	bf00      	nop
 8001590:	10624dd3 	.word	0x10624dd3
 8001594:	08009ba4 	.word	0x08009ba4
 8001598:	20000b64 	.word	0x20000b64
 800159c:	20000300 	.word	0x20000300
 80015a0:	20000344 	.word	0x20000344

080015a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015aa:	f000 fd07 	bl	8001fbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015ae:	f000 f86d 	bl	800168c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015b2:	f000 f9f7 	bl	80019a4 <MX_GPIO_Init>
  MX_DMA_Init();
 80015b6:	f000 f9d5 	bl	8001964 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80015ba:	f000 f9a9 	bl	8001910 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80015be:	f000 f92f 	bl	8001820 <MX_TIM3_Init>
  MX_ADC1_Init();
 80015c2:	f000 f8cd 	bl	8001760 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80015c6:	f000 f979 	bl	80018bc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 80015ca:	4829      	ldr	r0, [pc, #164]	; (8001670 <main+0xcc>)
 80015cc:	f002 fe04 	bl	80041d8 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, advcal, 2);
 80015d0:	2202      	movs	r2, #2
 80015d2:	4928      	ldr	r1, [pc, #160]	; (8001674 <main+0xd0>)
 80015d4:	4828      	ldr	r0, [pc, #160]	; (8001678 <main+0xd4>)
 80015d6:	f000 fedb 	bl	8002390 <HAL_ADC_Start_DMA>
//  hadc1.DMA_Handle->Instance->CR &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
  HAL_NVIC_DisableIRQ(DMA2_Stream0_IRQn);
 80015da:	2038      	movs	r0, #56	; 0x38
 80015dc:	f001 fbd3 	bl	8002d86 <HAL_NVIC_DisableIRQ>


  setLightOperate(460);
 80015e0:	f44f 70e6 	mov.w	r0, #460	; 0x1cc
 80015e4:	f7ff fd3e 	bl	8001064 <setLightOperate>
  setTempBound(22 , 27);//for room testing
 80015e8:	eef3 0a0b 	vmov.f32	s1, #59	; 0x41d80000  27.0
 80015ec:	eeb3 0a06 	vmov.f32	s0, #54	; 0x41b00000  22.0
 80015f0:	f7ff fd20 	bl	8001034 <setTempBound>
  setMoistureBound(190, 240);
 80015f4:	21f0      	movs	r1, #240	; 0xf0
 80015f6:	20be      	movs	r0, #190	; 0xbe
 80015f8:	f7ff fd06 	bl	8001008 <setMoistureBound>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  readl = getLight();
 80015fc:	f7ff fd62 	bl	80010c4 <getLight>
 8001600:	60f8      	str	r0, [r7, #12]
	  readm = getMoist();
 8001602:	f7ff fd4d 	bl	80010a0 <getMoist>
 8001606:	60b8      	str	r0, [r7, #8]
	  readTemp = getTemp();
 8001608:	f7ff fd3c 	bl	8001084 <getTemp>
 800160c:	ed87 0a01 	vstr	s0, [r7, #4]
	  SensorReport();
 8001610:	f7ff ff52 	bl	80014b8 <SensorReport>
	  if((readl > lightOperate) && (readm  > mDry || readTemp > TempHot)){
 8001614:	4b19      	ldr	r3, [pc, #100]	; (800167c <main+0xd8>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	68fa      	ldr	r2, [r7, #12]
 800161a:	429a      	cmp	r2, r3
 800161c:	dd20      	ble.n	8001660 <main+0xbc>
 800161e:	4b18      	ldr	r3, [pc, #96]	; (8001680 <main+0xdc>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	429a      	cmp	r2, r3
 8001626:	dc11      	bgt.n	800164c <main+0xa8>
 8001628:	4b16      	ldr	r3, [pc, #88]	; (8001684 <main+0xe0>)
 800162a:	edd3 7a00 	vldr	s15, [r3]
 800162e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001632:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800163a:	dd11      	ble.n	8001660 <main+0xbc>
		  while(getMoist() > mWet ){//&& getTemp() > TempCold){
 800163c:	e006      	b.n	800164c <main+0xa8>
			  // pump working // TBA
			  SensorReport();
 800163e:	f7ff ff3b 	bl	80014b8 <SensorReport>
			  pumpOn();
 8001642:	f7ff ff15 	bl	8001470 <pumpOn>
			  HAL_Delay(200);
 8001646:	20c8      	movs	r0, #200	; 0xc8
 8001648:	f000 fd2a 	bl	80020a0 <HAL_Delay>
		  while(getMoist() > mWet ){//&& getTemp() > TempCold){
 800164c:	f7ff fd28 	bl	80010a0 <getMoist>
 8001650:	4602      	mov	r2, r0
 8001652:	4b0d      	ldr	r3, [pc, #52]	; (8001688 <main+0xe4>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	429a      	cmp	r2, r3
 8001658:	dcf1      	bgt.n	800163e <main+0x9a>

		  }
		  pumpOff();
 800165a:	f7ff ff1b 	bl	8001494 <pumpOff>
 800165e:	e001      	b.n	8001664 <main+0xc0>
	  }
	  else{
		  pumpOff();
 8001660:	f7ff ff18 	bl	8001494 <pumpOff>
	  }
	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
	  HAL_Delay(200);
 8001664:	20c8      	movs	r0, #200	; 0xc8
 8001666:	f000 fd1b 	bl	80020a0 <HAL_Delay>
	  heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry();
 800166a:	f7ff ff47 	bl	80014fc <heyDataPleaseeeeGoToNodeMCUifYouDontGoIwillCry>
	  readl = getLight();
 800166e:	e7c5      	b.n	80015fc <main+0x58>
 8001670:	200002b8 	.word	0x200002b8
 8001674:	20000774 	.word	0x20000774
 8001678:	20000210 	.word	0x20000210
 800167c:	20000010 	.word	0x20000010
 8001680:	20000008 	.word	0x20000008
 8001684:	20000000 	.word	0x20000000
 8001688:	2000000c 	.word	0x2000000c

0800168c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b094      	sub	sp, #80	; 0x50
 8001690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001692:	f107 0320 	add.w	r3, r7, #32
 8001696:	2230      	movs	r2, #48	; 0x30
 8001698:	2100      	movs	r1, #0
 800169a:	4618      	mov	r0, r3
 800169c:	f003 fd80 	bl	80051a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b0:	2300      	movs	r3, #0
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	4b28      	ldr	r3, [pc, #160]	; (8001758 <SystemClock_Config+0xcc>)
 80016b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b8:	4a27      	ldr	r2, [pc, #156]	; (8001758 <SystemClock_Config+0xcc>)
 80016ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016be:	6413      	str	r3, [r2, #64]	; 0x40
 80016c0:	4b25      	ldr	r3, [pc, #148]	; (8001758 <SystemClock_Config+0xcc>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c8:	60bb      	str	r3, [r7, #8]
 80016ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016cc:	2300      	movs	r3, #0
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	4b22      	ldr	r3, [pc, #136]	; (800175c <SystemClock_Config+0xd0>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a21      	ldr	r2, [pc, #132]	; (800175c <SystemClock_Config+0xd0>)
 80016d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016da:	6013      	str	r3, [r2, #0]
 80016dc:	4b1f      	ldr	r3, [pc, #124]	; (800175c <SystemClock_Config+0xd0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016e8:	2302      	movs	r3, #2
 80016ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016ec:	2301      	movs	r3, #1
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016f0:	2310      	movs	r3, #16
 80016f2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016f4:	2302      	movs	r3, #2
 80016f6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016f8:	2300      	movs	r3, #0
 80016fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80016fc:	2310      	movs	r3, #16
 80016fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001700:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001704:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001706:	2304      	movs	r3, #4
 8001708:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800170a:	2304      	movs	r3, #4
 800170c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800170e:	f107 0320 	add.w	r3, r7, #32
 8001712:	4618      	mov	r0, r3
 8001714:	f002 f878 	bl	8003808 <HAL_RCC_OscConfig>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800171e:	f000 f9b1 	bl	8001a84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001722:	230f      	movs	r3, #15
 8001724:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001726:	2302      	movs	r3, #2
 8001728:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800172a:	2300      	movs	r3, #0
 800172c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800172e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001732:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001734:	2300      	movs	r3, #0
 8001736:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001738:	f107 030c 	add.w	r3, r7, #12
 800173c:	2102      	movs	r1, #2
 800173e:	4618      	mov	r0, r3
 8001740:	f002 fada 	bl	8003cf8 <HAL_RCC_ClockConfig>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800174a:	f000 f99b 	bl	8001a84 <Error_Handler>
  }
}
 800174e:	bf00      	nop
 8001750:	3750      	adds	r7, #80	; 0x50
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800
 800175c:	40007000 	.word	0x40007000

08001760 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001766:	463b      	mov	r3, r7
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001772:	4b28      	ldr	r3, [pc, #160]	; (8001814 <MX_ADC1_Init+0xb4>)
 8001774:	4a28      	ldr	r2, [pc, #160]	; (8001818 <MX_ADC1_Init+0xb8>)
 8001776:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8001778:	4b26      	ldr	r3, [pc, #152]	; (8001814 <MX_ADC1_Init+0xb4>)
 800177a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800177e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001780:	4b24      	ldr	r3, [pc, #144]	; (8001814 <MX_ADC1_Init+0xb4>)
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001786:	4b23      	ldr	r3, [pc, #140]	; (8001814 <MX_ADC1_Init+0xb4>)
 8001788:	2201      	movs	r2, #1
 800178a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800178c:	4b21      	ldr	r3, [pc, #132]	; (8001814 <MX_ADC1_Init+0xb4>)
 800178e:	2201      	movs	r2, #1
 8001790:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001792:	4b20      	ldr	r3, [pc, #128]	; (8001814 <MX_ADC1_Init+0xb4>)
 8001794:	2200      	movs	r2, #0
 8001796:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800179a:	4b1e      	ldr	r3, [pc, #120]	; (8001814 <MX_ADC1_Init+0xb4>)
 800179c:	2200      	movs	r2, #0
 800179e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017a0:	4b1c      	ldr	r3, [pc, #112]	; (8001814 <MX_ADC1_Init+0xb4>)
 80017a2:	4a1e      	ldr	r2, [pc, #120]	; (800181c <MX_ADC1_Init+0xbc>)
 80017a4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017a6:	4b1b      	ldr	r3, [pc, #108]	; (8001814 <MX_ADC1_Init+0xb4>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80017ac:	4b19      	ldr	r3, [pc, #100]	; (8001814 <MX_ADC1_Init+0xb4>)
 80017ae:	2202      	movs	r2, #2
 80017b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80017b2:	4b18      	ldr	r3, [pc, #96]	; (8001814 <MX_ADC1_Init+0xb4>)
 80017b4:	2201      	movs	r2, #1
 80017b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017ba:	4b16      	ldr	r3, [pc, #88]	; (8001814 <MX_ADC1_Init+0xb4>)
 80017bc:	2201      	movs	r2, #1
 80017be:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017c0:	4814      	ldr	r0, [pc, #80]	; (8001814 <MX_ADC1_Init+0xb4>)
 80017c2:	f000 fc91 	bl	80020e8 <HAL_ADC_Init>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80017cc:	f000 f95a 	bl	8001a84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017d4:	2301      	movs	r3, #1
 80017d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 80017d8:	2302      	movs	r3, #2
 80017da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017dc:	463b      	mov	r3, r7
 80017de:	4619      	mov	r1, r3
 80017e0:	480c      	ldr	r0, [pc, #48]	; (8001814 <MX_ADC1_Init+0xb4>)
 80017e2:	f000 feed 	bl	80025c0 <HAL_ADC_ConfigChannel>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80017ec:	f000 f94a 	bl	8001a84 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80017f0:	2304      	movs	r3, #4
 80017f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80017f4:	2302      	movs	r3, #2
 80017f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017f8:	463b      	mov	r3, r7
 80017fa:	4619      	mov	r1, r3
 80017fc:	4805      	ldr	r0, [pc, #20]	; (8001814 <MX_ADC1_Init+0xb4>)
 80017fe:	f000 fedf 	bl	80025c0 <HAL_ADC_ConfigChannel>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001808:	f000 f93c 	bl	8001a84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800180c:	bf00      	nop
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000210 	.word	0x20000210
 8001818:	40012000 	.word	0x40012000
 800181c:	0f000001 	.word	0x0f000001

08001820 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001826:	f107 0308 	add.w	r3, r7, #8
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]
 8001832:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001834:	463b      	mov	r3, r7
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800183c:	4b1d      	ldr	r3, [pc, #116]	; (80018b4 <MX_TIM3_Init+0x94>)
 800183e:	4a1e      	ldr	r2, [pc, #120]	; (80018b8 <MX_TIM3_Init+0x98>)
 8001840:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001842:	4b1c      	ldr	r3, [pc, #112]	; (80018b4 <MX_TIM3_Init+0x94>)
 8001844:	2253      	movs	r2, #83	; 0x53
 8001846:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001848:	4b1a      	ldr	r3, [pc, #104]	; (80018b4 <MX_TIM3_Init+0x94>)
 800184a:	2200      	movs	r2, #0
 800184c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800184e:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <MX_TIM3_Init+0x94>)
 8001850:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001854:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001856:	4b17      	ldr	r3, [pc, #92]	; (80018b4 <MX_TIM3_Init+0x94>)
 8001858:	2200      	movs	r2, #0
 800185a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800185c:	4b15      	ldr	r3, [pc, #84]	; (80018b4 <MX_TIM3_Init+0x94>)
 800185e:	2200      	movs	r2, #0
 8001860:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001862:	4814      	ldr	r0, [pc, #80]	; (80018b4 <MX_TIM3_Init+0x94>)
 8001864:	f002 fc68 	bl	8004138 <HAL_TIM_Base_Init>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800186e:	f000 f909 	bl	8001a84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001872:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001876:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001878:	f107 0308 	add.w	r3, r7, #8
 800187c:	4619      	mov	r1, r3
 800187e:	480d      	ldr	r0, [pc, #52]	; (80018b4 <MX_TIM3_Init+0x94>)
 8001880:	f002 fe0c 	bl	800449c <HAL_TIM_ConfigClockSource>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800188a:	f000 f8fb 	bl	8001a84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800188e:	2300      	movs	r3, #0
 8001890:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001892:	2300      	movs	r3, #0
 8001894:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001896:	463b      	mov	r3, r7
 8001898:	4619      	mov	r1, r3
 800189a:	4806      	ldr	r0, [pc, #24]	; (80018b4 <MX_TIM3_Init+0x94>)
 800189c:	f003 f812 	bl	80048c4 <HAL_TIMEx_MasterConfigSynchronization>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80018a6:	f000 f8ed 	bl	8001a84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018aa:	bf00      	nop
 80018ac:	3718      	adds	r7, #24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	200002b8 	.word	0x200002b8
 80018b8:	40000400 	.word	0x40000400

080018bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018c0:	4b11      	ldr	r3, [pc, #68]	; (8001908 <MX_USART1_UART_Init+0x4c>)
 80018c2:	4a12      	ldr	r2, [pc, #72]	; (800190c <MX_USART1_UART_Init+0x50>)
 80018c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018c6:	4b10      	ldr	r3, [pc, #64]	; (8001908 <MX_USART1_UART_Init+0x4c>)
 80018c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018ce:	4b0e      	ldr	r3, [pc, #56]	; (8001908 <MX_USART1_UART_Init+0x4c>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018d4:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <MX_USART1_UART_Init+0x4c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018da:	4b0b      	ldr	r3, [pc, #44]	; (8001908 <MX_USART1_UART_Init+0x4c>)
 80018dc:	2200      	movs	r2, #0
 80018de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018e0:	4b09      	ldr	r3, [pc, #36]	; (8001908 <MX_USART1_UART_Init+0x4c>)
 80018e2:	220c      	movs	r2, #12
 80018e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018e6:	4b08      	ldr	r3, [pc, #32]	; (8001908 <MX_USART1_UART_Init+0x4c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018ec:	4b06      	ldr	r3, [pc, #24]	; (8001908 <MX_USART1_UART_Init+0x4c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018f2:	4805      	ldr	r0, [pc, #20]	; (8001908 <MX_USART1_UART_Init+0x4c>)
 80018f4:	f003 f868 	bl	80049c8 <HAL_UART_Init>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018fe:	f000 f8c1 	bl	8001a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000300 	.word	0x20000300
 800190c:	40011000 	.word	0x40011000

08001910 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001914:	4b11      	ldr	r3, [pc, #68]	; (800195c <MX_USART2_UART_Init+0x4c>)
 8001916:	4a12      	ldr	r2, [pc, #72]	; (8001960 <MX_USART2_UART_Init+0x50>)
 8001918:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <MX_USART2_UART_Init+0x4c>)
 800191c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001920:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001922:	4b0e      	ldr	r3, [pc, #56]	; (800195c <MX_USART2_UART_Init+0x4c>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001928:	4b0c      	ldr	r3, [pc, #48]	; (800195c <MX_USART2_UART_Init+0x4c>)
 800192a:	2200      	movs	r2, #0
 800192c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800192e:	4b0b      	ldr	r3, [pc, #44]	; (800195c <MX_USART2_UART_Init+0x4c>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001934:	4b09      	ldr	r3, [pc, #36]	; (800195c <MX_USART2_UART_Init+0x4c>)
 8001936:	220c      	movs	r2, #12
 8001938:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800193a:	4b08      	ldr	r3, [pc, #32]	; (800195c <MX_USART2_UART_Init+0x4c>)
 800193c:	2200      	movs	r2, #0
 800193e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001940:	4b06      	ldr	r3, [pc, #24]	; (800195c <MX_USART2_UART_Init+0x4c>)
 8001942:	2200      	movs	r2, #0
 8001944:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001946:	4805      	ldr	r0, [pc, #20]	; (800195c <MX_USART2_UART_Init+0x4c>)
 8001948:	f003 f83e 	bl	80049c8 <HAL_UART_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001952:	f000 f897 	bl	8001a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000344 	.word	0x20000344
 8001960:	40004400 	.word	0x40004400

08001964 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <MX_DMA_Init+0x3c>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	4a0b      	ldr	r2, [pc, #44]	; (80019a0 <MX_DMA_Init+0x3c>)
 8001974:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001978:	6313      	str	r3, [r2, #48]	; 0x30
 800197a:	4b09      	ldr	r3, [pc, #36]	; (80019a0 <MX_DMA_Init+0x3c>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	2100      	movs	r1, #0
 800198a:	2038      	movs	r0, #56	; 0x38
 800198c:	f001 f9d1 	bl	8002d32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001990:	2038      	movs	r0, #56	; 0x38
 8001992:	f001 f9ea 	bl	8002d6a <HAL_NVIC_EnableIRQ>

}
 8001996:	bf00      	nop
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800

080019a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08a      	sub	sp, #40	; 0x28
 80019a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019aa:	f107 0314 	add.w	r3, r7, #20
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]
 80019b4:	609a      	str	r2, [r3, #8]
 80019b6:	60da      	str	r2, [r3, #12]
 80019b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	613b      	str	r3, [r7, #16]
 80019be:	4b2e      	ldr	r3, [pc, #184]	; (8001a78 <MX_GPIO_Init+0xd4>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	4a2d      	ldr	r2, [pc, #180]	; (8001a78 <MX_GPIO_Init+0xd4>)
 80019c4:	f043 0304 	orr.w	r3, r3, #4
 80019c8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ca:	4b2b      	ldr	r3, [pc, #172]	; (8001a78 <MX_GPIO_Init+0xd4>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	f003 0304 	and.w	r3, r3, #4
 80019d2:	613b      	str	r3, [r7, #16]
 80019d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	4b27      	ldr	r3, [pc, #156]	; (8001a78 <MX_GPIO_Init+0xd4>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a26      	ldr	r2, [pc, #152]	; (8001a78 <MX_GPIO_Init+0xd4>)
 80019e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b24      	ldr	r3, [pc, #144]	; (8001a78 <MX_GPIO_Init+0xd4>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	60bb      	str	r3, [r7, #8]
 80019f6:	4b20      	ldr	r3, [pc, #128]	; (8001a78 <MX_GPIO_Init+0xd4>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fa:	4a1f      	ldr	r2, [pc, #124]	; (8001a78 <MX_GPIO_Init+0xd4>)
 80019fc:	f043 0301 	orr.w	r3, r3, #1
 8001a00:	6313      	str	r3, [r2, #48]	; 0x30
 8001a02:	4b1d      	ldr	r3, [pc, #116]	; (8001a78 <MX_GPIO_Init+0xd4>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	f003 0301 	and.w	r3, r3, #1
 8001a0a:	60bb      	str	r3, [r7, #8]
 8001a0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	607b      	str	r3, [r7, #4]
 8001a12:	4b19      	ldr	r3, [pc, #100]	; (8001a78 <MX_GPIO_Init+0xd4>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	4a18      	ldr	r2, [pc, #96]	; (8001a78 <MX_GPIO_Init+0xd4>)
 8001a18:	f043 0302 	orr.w	r3, r3, #2
 8001a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1e:	4b16      	ldr	r3, [pc, #88]	; (8001a78 <MX_GPIO_Init+0xd4>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	607b      	str	r3, [r7, #4]
 8001a28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f44f 7190 	mov.w	r1, #288	; 0x120
 8001a30:	4812      	ldr	r0, [pc, #72]	; (8001a7c <MX_GPIO_Init+0xd8>)
 8001a32:	f001 fecf 	bl	80037d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a3c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001a40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a46:	f107 0314 	add.w	r3, r7, #20
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	480c      	ldr	r0, [pc, #48]	; (8001a80 <MX_GPIO_Init+0xdc>)
 8001a4e:	f001 fd25 	bl	800349c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 8001a52:	f44f 7390 	mov.w	r3, #288	; 0x120
 8001a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a60:	2300      	movs	r3, #0
 8001a62:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4804      	ldr	r0, [pc, #16]	; (8001a7c <MX_GPIO_Init+0xd8>)
 8001a6c:	f001 fd16 	bl	800349c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a70:	bf00      	nop
 8001a72:	3728      	adds	r7, #40	; 0x28
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40020000 	.word	0x40020000
 8001a80:	40020800 	.word	0x40020800

08001a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a88:	b672      	cpsid	i
}
 8001a8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a8c:	e7fe      	b.n	8001a8c <Error_Handler+0x8>
	...

08001a90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	607b      	str	r3, [r7, #4]
 8001a9a:	4b10      	ldr	r3, [pc, #64]	; (8001adc <HAL_MspInit+0x4c>)
 8001a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a9e:	4a0f      	ldr	r2, [pc, #60]	; (8001adc <HAL_MspInit+0x4c>)
 8001aa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001aa4:	6453      	str	r3, [r2, #68]	; 0x44
 8001aa6:	4b0d      	ldr	r3, [pc, #52]	; (8001adc <HAL_MspInit+0x4c>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aae:	607b      	str	r3, [r7, #4]
 8001ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	603b      	str	r3, [r7, #0]
 8001ab6:	4b09      	ldr	r3, [pc, #36]	; (8001adc <HAL_MspInit+0x4c>)
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aba:	4a08      	ldr	r2, [pc, #32]	; (8001adc <HAL_MspInit+0x4c>)
 8001abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac2:	4b06      	ldr	r3, [pc, #24]	; (8001adc <HAL_MspInit+0x4c>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aca:	603b      	str	r3, [r7, #0]
 8001acc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ace:	2007      	movs	r0, #7
 8001ad0:	f001 f924 	bl	8002d1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40023800 	.word	0x40023800

08001ae0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08a      	sub	sp, #40	; 0x28
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae8:	f107 0314 	add.w	r3, r7, #20
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]
 8001af6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a33      	ldr	r2, [pc, #204]	; (8001bcc <HAL_ADC_MspInit+0xec>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d15f      	bne.n	8001bc2 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
 8001b06:	4b32      	ldr	r3, [pc, #200]	; (8001bd0 <HAL_ADC_MspInit+0xf0>)
 8001b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0a:	4a31      	ldr	r2, [pc, #196]	; (8001bd0 <HAL_ADC_MspInit+0xf0>)
 8001b0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b10:	6453      	str	r3, [r2, #68]	; 0x44
 8001b12:	4b2f      	ldr	r3, [pc, #188]	; (8001bd0 <HAL_ADC_MspInit+0xf0>)
 8001b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b1a:	613b      	str	r3, [r7, #16]
 8001b1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60fb      	str	r3, [r7, #12]
 8001b22:	4b2b      	ldr	r3, [pc, #172]	; (8001bd0 <HAL_ADC_MspInit+0xf0>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	4a2a      	ldr	r2, [pc, #168]	; (8001bd0 <HAL_ADC_MspInit+0xf0>)
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2e:	4b28      	ldr	r3, [pc, #160]	; (8001bd0 <HAL_ADC_MspInit+0xf0>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	60fb      	str	r3, [r7, #12]
 8001b38:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 8001b3a:	2311      	movs	r3, #17
 8001b3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b46:	f107 0314 	add.w	r3, r7, #20
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4821      	ldr	r0, [pc, #132]	; (8001bd4 <HAL_ADC_MspInit+0xf4>)
 8001b4e:	f001 fca5 	bl	800349c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001b52:	4b21      	ldr	r3, [pc, #132]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001b54:	4a21      	ldr	r2, [pc, #132]	; (8001bdc <HAL_ADC_MspInit+0xfc>)
 8001b56:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001b58:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b64:	4b1c      	ldr	r3, [pc, #112]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001b6a:	4b1b      	ldr	r3, [pc, #108]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001b6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b70:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b72:	4b19      	ldr	r3, [pc, #100]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001b74:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b78:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b7a:	4b17      	ldr	r3, [pc, #92]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001b7c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b80:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001b82:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001b84:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b88:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001b8a:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b90:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001b96:	4810      	ldr	r0, [pc, #64]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001b98:	f001 f910 	bl	8002dbc <HAL_DMA_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001ba2:	f7ff ff6f 	bl	8001a84 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	4a0b      	ldr	r2, [pc, #44]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001baa:	639a      	str	r2, [r3, #56]	; 0x38
 8001bac:	4a0a      	ldr	r2, [pc, #40]	; (8001bd8 <HAL_ADC_MspInit+0xf8>)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2100      	movs	r1, #0
 8001bb6:	2012      	movs	r0, #18
 8001bb8:	f001 f8bb 	bl	8002d32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001bbc:	2012      	movs	r0, #18
 8001bbe:	f001 f8d4 	bl	8002d6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001bc2:	bf00      	nop
 8001bc4:	3728      	adds	r7, #40	; 0x28
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	40012000 	.word	0x40012000
 8001bd0:	40023800 	.word	0x40023800
 8001bd4:	40020000 	.word	0x40020000
 8001bd8:	20000258 	.word	0x20000258
 8001bdc:	40026410 	.word	0x40026410

08001be0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b084      	sub	sp, #16
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a0e      	ldr	r2, [pc, #56]	; (8001c28 <HAL_TIM_Base_MspInit+0x48>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d115      	bne.n	8001c1e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	4b0d      	ldr	r3, [pc, #52]	; (8001c2c <HAL_TIM_Base_MspInit+0x4c>)
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	4a0c      	ldr	r2, [pc, #48]	; (8001c2c <HAL_TIM_Base_MspInit+0x4c>)
 8001bfc:	f043 0302 	orr.w	r3, r3, #2
 8001c00:	6413      	str	r3, [r2, #64]	; 0x40
 8001c02:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <HAL_TIM_Base_MspInit+0x4c>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c06:	f003 0302 	and.w	r3, r3, #2
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c0e:	2200      	movs	r2, #0
 8001c10:	2100      	movs	r1, #0
 8001c12:	201d      	movs	r0, #29
 8001c14:	f001 f88d 	bl	8002d32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c18:	201d      	movs	r0, #29
 8001c1a:	f001 f8a6 	bl	8002d6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c1e:	bf00      	nop
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40000400 	.word	0x40000400
 8001c2c:	40023800 	.word	0x40023800

08001c30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08c      	sub	sp, #48	; 0x30
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 031c 	add.w	r3, r7, #28
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a32      	ldr	r2, [pc, #200]	; (8001d18 <HAL_UART_MspInit+0xe8>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d12d      	bne.n	8001cae <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	61bb      	str	r3, [r7, #24]
 8001c56:	4b31      	ldr	r3, [pc, #196]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5a:	4a30      	ldr	r2, [pc, #192]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001c5c:	f043 0310 	orr.w	r3, r3, #16
 8001c60:	6453      	str	r3, [r2, #68]	; 0x44
 8001c62:	4b2e      	ldr	r3, [pc, #184]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c66:	f003 0310 	and.w	r3, r3, #16
 8001c6a:	61bb      	str	r3, [r7, #24]
 8001c6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	617b      	str	r3, [r7, #20]
 8001c72:	4b2a      	ldr	r3, [pc, #168]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c76:	4a29      	ldr	r2, [pc, #164]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001c78:	f043 0301 	orr.w	r3, r3, #1
 8001c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c7e:	4b27      	ldr	r3, [pc, #156]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	617b      	str	r3, [r7, #20]
 8001c88:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c8a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001c8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c90:	2302      	movs	r3, #2
 8001c92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c9c:	2307      	movs	r3, #7
 8001c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca0:	f107 031c 	add.w	r3, r7, #28
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	481e      	ldr	r0, [pc, #120]	; (8001d20 <HAL_UART_MspInit+0xf0>)
 8001ca8:	f001 fbf8 	bl	800349c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001cac:	e030      	b.n	8001d10 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a1c      	ldr	r2, [pc, #112]	; (8001d24 <HAL_UART_MspInit+0xf4>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d12b      	bne.n	8001d10 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cb8:	2300      	movs	r3, #0
 8001cba:	613b      	str	r3, [r7, #16]
 8001cbc:	4b17      	ldr	r3, [pc, #92]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc0:	4a16      	ldr	r2, [pc, #88]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001cc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cc6:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc8:	4b14      	ldr	r3, [pc, #80]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd0:	613b      	str	r3, [r7, #16]
 8001cd2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	4b10      	ldr	r3, [pc, #64]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cdc:	4a0f      	ldr	r2, [pc, #60]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001cde:	f043 0301 	orr.w	r3, r3, #1
 8001ce2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce4:	4b0d      	ldr	r3, [pc, #52]	; (8001d1c <HAL_UART_MspInit+0xec>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce8:	f003 0301 	and.w	r3, r3, #1
 8001cec:	60fb      	str	r3, [r7, #12]
 8001cee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001cf0:	230c      	movs	r3, #12
 8001cf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d00:	2307      	movs	r3, #7
 8001d02:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d04:	f107 031c 	add.w	r3, r7, #28
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4805      	ldr	r0, [pc, #20]	; (8001d20 <HAL_UART_MspInit+0xf0>)
 8001d0c:	f001 fbc6 	bl	800349c <HAL_GPIO_Init>
}
 8001d10:	bf00      	nop
 8001d12:	3730      	adds	r7, #48	; 0x30
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40011000 	.word	0x40011000
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	40020000 	.word	0x40020000
 8001d24:	40004400 	.word	0x40004400

08001d28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d2c:	e7fe      	b.n	8001d2c <NMI_Handler+0x4>

08001d2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d32:	e7fe      	b.n	8001d32 <HardFault_Handler+0x4>

08001d34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d38:	e7fe      	b.n	8001d38 <MemManage_Handler+0x4>

08001d3a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d3e:	e7fe      	b.n	8001d3e <BusFault_Handler+0x4>

08001d40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d44:	e7fe      	b.n	8001d44 <UsageFault_Handler+0x4>

08001d46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d46:	b480      	push	{r7}
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d74:	f000 f974 	bl	8002060 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d78:	bf00      	nop
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001d80:	4802      	ldr	r0, [pc, #8]	; (8001d8c <ADC_IRQHandler+0x10>)
 8001d82:	f000 f9f4 	bl	800216e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000210 	.word	0x20000210

08001d90 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d94:	4802      	ldr	r0, [pc, #8]	; (8001da0 <TIM3_IRQHandler+0x10>)
 8001d96:	f002 fa79 	bl	800428c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	200002b8 	.word	0x200002b8

08001da4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001da8:	4802      	ldr	r0, [pc, #8]	; (8001db4 <DMA2_Stream0_IRQHandler+0x10>)
 8001daa:	f001 f90d 	bl	8002fc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20000258 	.word	0x20000258

08001db8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return 1;
 8001dbc:	2301      	movs	r3, #1
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <_kill>:

int _kill(int pid, int sig)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dd2:	f003 f9bb 	bl	800514c <__errno>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2216      	movs	r2, #22
 8001dda:	601a      	str	r2, [r3, #0]
  return -1;
 8001ddc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001de0:	4618      	mov	r0, r3
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <_exit>:

void _exit (int status)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001df0:	f04f 31ff 	mov.w	r1, #4294967295
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f7ff ffe7 	bl	8001dc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001dfa:	e7fe      	b.n	8001dfa <_exit+0x12>

08001dfc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e08:	2300      	movs	r3, #0
 8001e0a:	617b      	str	r3, [r7, #20]
 8001e0c:	e00a      	b.n	8001e24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e0e:	f3af 8000 	nop.w
 8001e12:	4601      	mov	r1, r0
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	1c5a      	adds	r2, r3, #1
 8001e18:	60ba      	str	r2, [r7, #8]
 8001e1a:	b2ca      	uxtb	r2, r1
 8001e1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	3301      	adds	r3, #1
 8001e22:	617b      	str	r3, [r7, #20]
 8001e24:	697a      	ldr	r2, [r7, #20]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	dbf0      	blt.n	8001e0e <_read+0x12>
  }

  return len;
 8001e2c:	687b      	ldr	r3, [r7, #4]
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b086      	sub	sp, #24
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	60f8      	str	r0, [r7, #12]
 8001e3e:	60b9      	str	r1, [r7, #8]
 8001e40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e42:	2300      	movs	r3, #0
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	e009      	b.n	8001e5c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	1c5a      	adds	r2, r3, #1
 8001e4c:	60ba      	str	r2, [r7, #8]
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	617b      	str	r3, [r7, #20]
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	dbf1      	blt.n	8001e48 <_write+0x12>
  }
  return len;
 8001e64:	687b      	ldr	r3, [r7, #4]
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3718      	adds	r7, #24
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <_close>:

int _close(int file)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	b083      	sub	sp, #12
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e86:	b480      	push	{r7}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e96:	605a      	str	r2, [r3, #4]
  return 0;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <_isatty>:

int _isatty(int file)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b083      	sub	sp, #12
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001eae:	2301      	movs	r3, #1
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3714      	adds	r7, #20
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
	...

08001ed8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b086      	sub	sp, #24
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ee0:	4a14      	ldr	r2, [pc, #80]	; (8001f34 <_sbrk+0x5c>)
 8001ee2:	4b15      	ldr	r3, [pc, #84]	; (8001f38 <_sbrk+0x60>)
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001eec:	4b13      	ldr	r3, [pc, #76]	; (8001f3c <_sbrk+0x64>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d102      	bne.n	8001efa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ef4:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <_sbrk+0x64>)
 8001ef6:	4a12      	ldr	r2, [pc, #72]	; (8001f40 <_sbrk+0x68>)
 8001ef8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001efa:	4b10      	ldr	r3, [pc, #64]	; (8001f3c <_sbrk+0x64>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4413      	add	r3, r2
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d207      	bcs.n	8001f18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f08:	f003 f920 	bl	800514c <__errno>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	220c      	movs	r2, #12
 8001f10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f12:	f04f 33ff 	mov.w	r3, #4294967295
 8001f16:	e009      	b.n	8001f2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f18:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <_sbrk+0x64>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f1e:	4b07      	ldr	r3, [pc, #28]	; (8001f3c <_sbrk+0x64>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4413      	add	r3, r2
 8001f26:	4a05      	ldr	r2, [pc, #20]	; (8001f3c <_sbrk+0x64>)
 8001f28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	20020000 	.word	0x20020000
 8001f38:	00000400 	.word	0x00000400
 8001f3c:	20000f68 	.word	0x20000f68
 8001f40:	20000f80 	.word	0x20000f80

08001f44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f48:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <SystemInit+0x20>)
 8001f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f4e:	4a05      	ldr	r2, [pc, #20]	; (8001f64 <SystemInit+0x20>)
 8001f50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f58:	bf00      	nop
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fa0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f6c:	480d      	ldr	r0, [pc, #52]	; (8001fa4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f6e:	490e      	ldr	r1, [pc, #56]	; (8001fa8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f70:	4a0e      	ldr	r2, [pc, #56]	; (8001fac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f74:	e002      	b.n	8001f7c <LoopCopyDataInit>

08001f76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f7a:	3304      	adds	r3, #4

08001f7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f80:	d3f9      	bcc.n	8001f76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f82:	4a0b      	ldr	r2, [pc, #44]	; (8001fb0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f84:	4c0b      	ldr	r4, [pc, #44]	; (8001fb4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f88:	e001      	b.n	8001f8e <LoopFillZerobss>

08001f8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f8c:	3204      	adds	r2, #4

08001f8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f90:	d3fb      	bcc.n	8001f8a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f92:	f7ff ffd7 	bl	8001f44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f96:	f003 f8df 	bl	8005158 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f9a:	f7ff fb03 	bl	80015a4 <main>
  bx  lr    
 8001f9e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fa0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fa4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fa8:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001fac:	0800a0e0 	.word	0x0800a0e0
  ldr r2, =_sbss
 8001fb0:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001fb4:	20000f80 	.word	0x20000f80

08001fb8 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fb8:	e7fe      	b.n	8001fb8 <DMA1_Stream0_IRQHandler>
	...

08001fbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fc0:	4b0e      	ldr	r3, [pc, #56]	; (8001ffc <HAL_Init+0x40>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a0d      	ldr	r2, [pc, #52]	; (8001ffc <HAL_Init+0x40>)
 8001fc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fcc:	4b0b      	ldr	r3, [pc, #44]	; (8001ffc <HAL_Init+0x40>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a0a      	ldr	r2, [pc, #40]	; (8001ffc <HAL_Init+0x40>)
 8001fd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fd8:	4b08      	ldr	r3, [pc, #32]	; (8001ffc <HAL_Init+0x40>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a07      	ldr	r2, [pc, #28]	; (8001ffc <HAL_Init+0x40>)
 8001fde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fe2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fe4:	2003      	movs	r0, #3
 8001fe6:	f000 fe99 	bl	8002d1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fea:	2000      	movs	r0, #0
 8001fec:	f000 f808 	bl	8002000 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ff0:	f7ff fd4e 	bl	8001a90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40023c00 	.word	0x40023c00

08002000 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002008:	4b12      	ldr	r3, [pc, #72]	; (8002054 <HAL_InitTick+0x54>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4b12      	ldr	r3, [pc, #72]	; (8002058 <HAL_InitTick+0x58>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	4619      	mov	r1, r3
 8002012:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002016:	fbb3 f3f1 	udiv	r3, r3, r1
 800201a:	fbb2 f3f3 	udiv	r3, r2, r3
 800201e:	4618      	mov	r0, r3
 8002020:	f000 febf 	bl	8002da2 <HAL_SYSTICK_Config>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e00e      	b.n	800204c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2b0f      	cmp	r3, #15
 8002032:	d80a      	bhi.n	800204a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002034:	2200      	movs	r2, #0
 8002036:	6879      	ldr	r1, [r7, #4]
 8002038:	f04f 30ff 	mov.w	r0, #4294967295
 800203c:	f000 fe79 	bl	8002d32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002040:	4a06      	ldr	r2, [pc, #24]	; (800205c <HAL_InitTick+0x5c>)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002046:	2300      	movs	r3, #0
 8002048:	e000      	b.n	800204c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
}
 800204c:	4618      	mov	r0, r3
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	20000014 	.word	0x20000014
 8002058:	2000001c 	.word	0x2000001c
 800205c:	20000018 	.word	0x20000018

08002060 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002064:	4b06      	ldr	r3, [pc, #24]	; (8002080 <HAL_IncTick+0x20>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	4b06      	ldr	r3, [pc, #24]	; (8002084 <HAL_IncTick+0x24>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4413      	add	r3, r2
 8002070:	4a04      	ldr	r2, [pc, #16]	; (8002084 <HAL_IncTick+0x24>)
 8002072:	6013      	str	r3, [r2, #0]
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	2000001c 	.word	0x2000001c
 8002084:	20000f6c 	.word	0x20000f6c

08002088 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return uwTick;
 800208c:	4b03      	ldr	r3, [pc, #12]	; (800209c <HAL_GetTick+0x14>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	20000f6c 	.word	0x20000f6c

080020a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020a8:	f7ff ffee 	bl	8002088 <HAL_GetTick>
 80020ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020b8:	d005      	beq.n	80020c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80020ba:	4b0a      	ldr	r3, [pc, #40]	; (80020e4 <HAL_Delay+0x44>)
 80020bc:	781b      	ldrb	r3, [r3, #0]
 80020be:	461a      	mov	r2, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	4413      	add	r3, r2
 80020c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80020c6:	bf00      	nop
 80020c8:	f7ff ffde 	bl	8002088 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	68fa      	ldr	r2, [r7, #12]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d8f7      	bhi.n	80020c8 <HAL_Delay+0x28>
  {
  }
}
 80020d8:	bf00      	nop
 80020da:	bf00      	nop
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	2000001c 	.word	0x2000001c

080020e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020f0:	2300      	movs	r3, #0
 80020f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d101      	bne.n	80020fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e033      	b.n	8002166 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7ff fcea 	bl	8001ae0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211e:	f003 0310 	and.w	r3, r3, #16
 8002122:	2b00      	cmp	r3, #0
 8002124:	d118      	bne.n	8002158 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800212e:	f023 0302 	bic.w	r3, r3, #2
 8002132:	f043 0202 	orr.w	r2, r3, #2
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f000 fb72 	bl	8002824 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	f023 0303 	bic.w	r3, r3, #3
 800214e:	f043 0201 	orr.w	r2, r3, #1
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	641a      	str	r2, [r3, #64]	; 0x40
 8002156:	e001      	b.n	800215c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002164:	7bfb      	ldrb	r3, [r7, #15]
}
 8002166:	4618      	mov	r0, r3
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b086      	sub	sp, #24
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002176:	2300      	movs	r3, #0
 8002178:	617b      	str	r3, [r7, #20]
 800217a:	2300      	movs	r3, #0
 800217c:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	f003 0320 	and.w	r3, r3, #32
 800219c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d049      	beq.n	8002238 <HAL_ADC_IRQHandler+0xca>
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d046      	beq.n	8002238 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ae:	f003 0310 	and.w	r3, r3, #16
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d105      	bne.n	80021c2 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ba:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d12b      	bne.n	8002228 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d127      	bne.n	8002228 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021de:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d006      	beq.n	80021f4 <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d119      	bne.n	8002228 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 0220 	bic.w	r2, r2, #32
 8002202:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002214:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d105      	bne.n	8002228 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002220:	f043 0201 	orr.w	r2, r3, #1
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f000 f9a1 	bl	8002570 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f06f 0212 	mvn.w	r2, #18
 8002236:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f003 0304 	and.w	r3, r3, #4
 800223e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002246:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d057      	beq.n	80022fe <HAL_ADC_IRQHandler+0x190>
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d054      	beq.n	80022fe <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002258:	f003 0310 	and.w	r3, r3, #16
 800225c:	2b00      	cmp	r3, #0
 800225e:	d105      	bne.n	800226c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002264:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d139      	bne.n	80022ee <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002280:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002284:	2b00      	cmp	r3, #0
 8002286:	d006      	beq.n	8002296 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002292:	2b00      	cmp	r3, #0
 8002294:	d12b      	bne.n	80022ee <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d124      	bne.n	80022ee <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d11d      	bne.n	80022ee <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d119      	bne.n	80022ee <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	685a      	ldr	r2, [r3, #4]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022c8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d105      	bne.n	80022ee <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e6:	f043 0201 	orr.w	r2, r3, #1
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 fc16 	bl	8002b20 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f06f 020c 	mvn.w	r2, #12
 80022fc:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f003 0301 	and.w	r3, r3, #1
 8002304:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800230c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d017      	beq.n	8002344 <HAL_ADC_IRQHandler+0x1d6>
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d014      	beq.n	8002344 <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0301 	and.w	r3, r3, #1
 8002324:	2b01      	cmp	r3, #1
 8002326:	d10d      	bne.n	8002344 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 f92f 	bl	8002598 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f06f 0201 	mvn.w	r2, #1
 8002342:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f003 0320 	and.w	r3, r3, #32
 800234a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002352:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d015      	beq.n	8002386 <HAL_ADC_IRQHandler+0x218>
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d012      	beq.n	8002386 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002364:	f043 0202 	orr.w	r2, r3, #2
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f06f 0220 	mvn.w	r2, #32
 8002374:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f000 f918 	bl	80025ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f06f 0220 	mvn.w	r2, #32
 8002384:	601a      	str	r2, [r3, #0]
  }
}
 8002386:	bf00      	nop
 8002388:	3718      	adds	r7, #24
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
	...

08002390 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800239c:	2300      	movs	r3, #0
 800239e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d101      	bne.n	80023ae <HAL_ADC_Start_DMA+0x1e>
 80023aa:	2302      	movs	r3, #2
 80023ac:	e0ce      	b.n	800254c <HAL_ADC_Start_DMA+0x1bc>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d018      	beq.n	80023f6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689a      	ldr	r2, [r3, #8]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f042 0201 	orr.w	r2, r2, #1
 80023d2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023d4:	4b5f      	ldr	r3, [pc, #380]	; (8002554 <HAL_ADC_Start_DMA+0x1c4>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a5f      	ldr	r2, [pc, #380]	; (8002558 <HAL_ADC_Start_DMA+0x1c8>)
 80023da:	fba2 2303 	umull	r2, r3, r2, r3
 80023de:	0c9a      	lsrs	r2, r3, #18
 80023e0:	4613      	mov	r3, r2
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	4413      	add	r3, r2
 80023e6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80023e8:	e002      	b.n	80023f0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	3b01      	subs	r3, #1
 80023ee:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1f9      	bne.n	80023ea <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002400:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002404:	d107      	bne.n	8002416 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	689a      	ldr	r2, [r3, #8]
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002414:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	2b01      	cmp	r3, #1
 8002422:	f040 8086 	bne.w	8002532 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800242e:	f023 0301 	bic.w	r3, r3, #1
 8002432:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002444:	2b00      	cmp	r3, #0
 8002446:	d007      	beq.n	8002458 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002450:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002460:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002464:	d106      	bne.n	8002474 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800246a:	f023 0206 	bic.w	r2, r3, #6
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	645a      	str	r2, [r3, #68]	; 0x44
 8002472:	e002      	b.n	800247a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2200      	movs	r2, #0
 8002478:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002482:	4b36      	ldr	r3, [pc, #216]	; (800255c <HAL_ADC_Start_DMA+0x1cc>)
 8002484:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800248a:	4a35      	ldr	r2, [pc, #212]	; (8002560 <HAL_ADC_Start_DMA+0x1d0>)
 800248c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002492:	4a34      	ldr	r2, [pc, #208]	; (8002564 <HAL_ADC_Start_DMA+0x1d4>)
 8002494:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800249a:	4a33      	ldr	r2, [pc, #204]	; (8002568 <HAL_ADC_Start_DMA+0x1d8>)
 800249c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80024a6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	685a      	ldr	r2, [r3, #4]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80024b6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689a      	ldr	r2, [r3, #8]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024c6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	334c      	adds	r3, #76	; 0x4c
 80024d2:	4619      	mov	r1, r3
 80024d4:	68ba      	ldr	r2, [r7, #8]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f000 fd1e 	bl	8002f18 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f003 031f 	and.w	r3, r3, #31
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d10f      	bne.n	8002508 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d129      	bne.n	800254a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002504:	609a      	str	r2, [r3, #8]
 8002506:	e020      	b.n	800254a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a17      	ldr	r2, [pc, #92]	; (800256c <HAL_ADC_Start_DMA+0x1dc>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d11b      	bne.n	800254a <HAL_ADC_Start_DMA+0x1ba>
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d114      	bne.n	800254a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689a      	ldr	r2, [r3, #8]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	e00b      	b.n	800254a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002536:	f043 0210 	orr.w	r2, r3, #16
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002542:	f043 0201 	orr.w	r2, r3, #1
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3718      	adds	r7, #24
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	20000014 	.word	0x20000014
 8002558:	431bde83 	.word	0x431bde83
 800255c:	40012300 	.word	0x40012300
 8002560:	08002a1d 	.word	0x08002a1d
 8002564:	08002ad7 	.word	0x08002ad7
 8002568:	08002af3 	.word	0x08002af3
 800256c:	40012000 	.word	0x40012000

08002570 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800258c:	bf00      	nop
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002598:	b480      	push	{r7}
 800259a:	b083      	sub	sp, #12
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80025ca:	2300      	movs	r3, #0
 80025cc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d101      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x1c>
 80025d8:	2302      	movs	r3, #2
 80025da:	e113      	b.n	8002804 <HAL_ADC_ConfigChannel+0x244>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2201      	movs	r2, #1
 80025e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2b09      	cmp	r3, #9
 80025ea:	d925      	bls.n	8002638 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	68d9      	ldr	r1, [r3, #12]
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	461a      	mov	r2, r3
 80025fa:	4613      	mov	r3, r2
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	4413      	add	r3, r2
 8002600:	3b1e      	subs	r3, #30
 8002602:	2207      	movs	r2, #7
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	43da      	mvns	r2, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	400a      	ands	r2, r1
 8002610:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68d9      	ldr	r1, [r3, #12]
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	689a      	ldr	r2, [r3, #8]
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	b29b      	uxth	r3, r3
 8002622:	4618      	mov	r0, r3
 8002624:	4603      	mov	r3, r0
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	4403      	add	r3, r0
 800262a:	3b1e      	subs	r3, #30
 800262c:	409a      	lsls	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	430a      	orrs	r2, r1
 8002634:	60da      	str	r2, [r3, #12]
 8002636:	e022      	b.n	800267e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6919      	ldr	r1, [r3, #16]
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	b29b      	uxth	r3, r3
 8002644:	461a      	mov	r2, r3
 8002646:	4613      	mov	r3, r2
 8002648:	005b      	lsls	r3, r3, #1
 800264a:	4413      	add	r3, r2
 800264c:	2207      	movs	r2, #7
 800264e:	fa02 f303 	lsl.w	r3, r2, r3
 8002652:	43da      	mvns	r2, r3
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	400a      	ands	r2, r1
 800265a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6919      	ldr	r1, [r3, #16]
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	689a      	ldr	r2, [r3, #8]
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	b29b      	uxth	r3, r3
 800266c:	4618      	mov	r0, r3
 800266e:	4603      	mov	r3, r0
 8002670:	005b      	lsls	r3, r3, #1
 8002672:	4403      	add	r3, r0
 8002674:	409a      	lsls	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	430a      	orrs	r2, r1
 800267c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	2b06      	cmp	r3, #6
 8002684:	d824      	bhi.n	80026d0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685a      	ldr	r2, [r3, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	4413      	add	r3, r2
 8002696:	3b05      	subs	r3, #5
 8002698:	221f      	movs	r2, #31
 800269a:	fa02 f303 	lsl.w	r3, r2, r3
 800269e:	43da      	mvns	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	400a      	ands	r2, r1
 80026a6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	4618      	mov	r0, r3
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	4613      	mov	r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	4413      	add	r3, r2
 80026c0:	3b05      	subs	r3, #5
 80026c2:	fa00 f203 	lsl.w	r2, r0, r3
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	430a      	orrs	r2, r1
 80026cc:	635a      	str	r2, [r3, #52]	; 0x34
 80026ce:	e04c      	b.n	800276a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	2b0c      	cmp	r3, #12
 80026d6:	d824      	bhi.n	8002722 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	4613      	mov	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	3b23      	subs	r3, #35	; 0x23
 80026ea:	221f      	movs	r2, #31
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43da      	mvns	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	400a      	ands	r2, r1
 80026f8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	b29b      	uxth	r3, r3
 8002706:	4618      	mov	r0, r3
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	3b23      	subs	r3, #35	; 0x23
 8002714:	fa00 f203 	lsl.w	r2, r0, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	430a      	orrs	r2, r1
 800271e:	631a      	str	r2, [r3, #48]	; 0x30
 8002720:	e023      	b.n	800276a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685a      	ldr	r2, [r3, #4]
 800272c:	4613      	mov	r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4413      	add	r3, r2
 8002732:	3b41      	subs	r3, #65	; 0x41
 8002734:	221f      	movs	r2, #31
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	43da      	mvns	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	400a      	ands	r2, r1
 8002742:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	b29b      	uxth	r3, r3
 8002750:	4618      	mov	r0, r3
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	685a      	ldr	r2, [r3, #4]
 8002756:	4613      	mov	r3, r2
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	4413      	add	r3, r2
 800275c:	3b41      	subs	r3, #65	; 0x41
 800275e:	fa00 f203 	lsl.w	r2, r0, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	430a      	orrs	r2, r1
 8002768:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800276a:	4b29      	ldr	r3, [pc, #164]	; (8002810 <HAL_ADC_ConfigChannel+0x250>)
 800276c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a28      	ldr	r2, [pc, #160]	; (8002814 <HAL_ADC_ConfigChannel+0x254>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d10f      	bne.n	8002798 <HAL_ADC_ConfigChannel+0x1d8>
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	2b12      	cmp	r3, #18
 800277e:	d10b      	bne.n	8002798 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a1d      	ldr	r2, [pc, #116]	; (8002814 <HAL_ADC_ConfigChannel+0x254>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d12b      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x23a>
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a1c      	ldr	r2, [pc, #112]	; (8002818 <HAL_ADC_ConfigChannel+0x258>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d003      	beq.n	80027b4 <HAL_ADC_ConfigChannel+0x1f4>
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2b11      	cmp	r3, #17
 80027b2:	d122      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a11      	ldr	r2, [pc, #68]	; (8002818 <HAL_ADC_ConfigChannel+0x258>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d111      	bne.n	80027fa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027d6:	4b11      	ldr	r3, [pc, #68]	; (800281c <HAL_ADC_ConfigChannel+0x25c>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a11      	ldr	r2, [pc, #68]	; (8002820 <HAL_ADC_ConfigChannel+0x260>)
 80027dc:	fba2 2303 	umull	r2, r3, r2, r3
 80027e0:	0c9a      	lsrs	r2, r3, #18
 80027e2:	4613      	mov	r3, r2
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	4413      	add	r3, r2
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027ec:	e002      	b.n	80027f4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	3b01      	subs	r3, #1
 80027f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d1f9      	bne.n	80027ee <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	3714      	adds	r7, #20
 8002808:	46bd      	mov	sp, r7
 800280a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280e:	4770      	bx	lr
 8002810:	40012300 	.word	0x40012300
 8002814:	40012000 	.word	0x40012000
 8002818:	10000012 	.word	0x10000012
 800281c:	20000014 	.word	0x20000014
 8002820:	431bde83 	.word	0x431bde83

08002824 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800282c:	4b79      	ldr	r3, [pc, #484]	; (8002a14 <ADC_Init+0x1f0>)
 800282e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	685a      	ldr	r2, [r3, #4]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	431a      	orrs	r2, r3
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	685a      	ldr	r2, [r3, #4]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002858:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	6859      	ldr	r1, [r3, #4]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	691b      	ldr	r3, [r3, #16]
 8002864:	021a      	lsls	r2, r3, #8
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	430a      	orrs	r2, r1
 800286c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800287c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6859      	ldr	r1, [r3, #4]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	430a      	orrs	r2, r1
 800288e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	689a      	ldr	r2, [r3, #8]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800289e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6899      	ldr	r1, [r3, #8]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68da      	ldr	r2, [r3, #12]
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	430a      	orrs	r2, r1
 80028b0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b6:	4a58      	ldr	r2, [pc, #352]	; (8002a18 <ADC_Init+0x1f4>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d022      	beq.n	8002902 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	689a      	ldr	r2, [r3, #8]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028ca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	6899      	ldr	r1, [r3, #8]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	430a      	orrs	r2, r1
 80028dc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	689a      	ldr	r2, [r3, #8]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6899      	ldr	r1, [r3, #8]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	430a      	orrs	r2, r1
 80028fe:	609a      	str	r2, [r3, #8]
 8002900:	e00f      	b.n	8002922 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002910:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002920:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f022 0202 	bic.w	r2, r2, #2
 8002930:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	6899      	ldr	r1, [r3, #8]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	7e1b      	ldrb	r3, [r3, #24]
 800293c:	005a      	lsls	r2, r3, #1
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	430a      	orrs	r2, r1
 8002944:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f893 3020 	ldrb.w	r3, [r3, #32]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d01b      	beq.n	8002988 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800295e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685a      	ldr	r2, [r3, #4]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800296e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6859      	ldr	r1, [r3, #4]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297a:	3b01      	subs	r3, #1
 800297c:	035a      	lsls	r2, r3, #13
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	430a      	orrs	r2, r1
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	e007      	b.n	8002998 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002996:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80029a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	3b01      	subs	r3, #1
 80029b4:	051a      	lsls	r2, r3, #20
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	430a      	orrs	r2, r1
 80029bc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80029cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6899      	ldr	r1, [r3, #8]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029da:	025a      	lsls	r2, r3, #9
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689a      	ldr	r2, [r3, #8]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6899      	ldr	r1, [r3, #8]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	695b      	ldr	r3, [r3, #20]
 80029fe:	029a      	lsls	r2, r3, #10
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	430a      	orrs	r2, r1
 8002a06:	609a      	str	r2, [r3, #8]
}
 8002a08:	bf00      	nop
 8002a0a:	3714      	adds	r7, #20
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	40012300 	.word	0x40012300
 8002a18:	0f000001 	.word	0x0f000001

08002a1c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a28:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d13c      	bne.n	8002ab0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d12b      	bne.n	8002aa8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d127      	bne.n	8002aa8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d006      	beq.n	8002a74 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d119      	bne.n	8002aa8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f022 0220 	bic.w	r2, r2, #32
 8002a82:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a88:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d105      	bne.n	8002aa8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa0:	f043 0201 	orr.w	r2, r3, #1
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f7ff fd61 	bl	8002570 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002aae:	e00e      	b.n	8002ace <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab4:	f003 0310 	and.w	r3, r3, #16
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d003      	beq.n	8002ac4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002abc:	68f8      	ldr	r0, [r7, #12]
 8002abe:	f7ff fd75 	bl	80025ac <HAL_ADC_ErrorCallback>
}
 8002ac2:	e004      	b.n	8002ace <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	4798      	blx	r3
}
 8002ace:	bf00      	nop
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b084      	sub	sp, #16
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ae4:	68f8      	ldr	r0, [r7, #12]
 8002ae6:	f7ff fd4d 	bl	8002584 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002aea:	bf00      	nop
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b084      	sub	sp, #16
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002afe:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2240      	movs	r2, #64	; 0x40
 8002b04:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0a:	f043 0204 	orr.w	r2, r3, #4
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b12:	68f8      	ldr	r0, [r7, #12]
 8002b14:	f7ff fd4a 	bl	80025ac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b18:	bf00      	nop
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002b28:	bf00      	nop
 8002b2a:	370c      	adds	r7, #12
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr

08002b34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b085      	sub	sp, #20
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b44:	4b0c      	ldr	r3, [pc, #48]	; (8002b78 <__NVIC_SetPriorityGrouping+0x44>)
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b4a:	68ba      	ldr	r2, [r7, #8]
 8002b4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b50:	4013      	ands	r3, r2
 8002b52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b66:	4a04      	ldr	r2, [pc, #16]	; (8002b78 <__NVIC_SetPriorityGrouping+0x44>)
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	60d3      	str	r3, [r2, #12]
}
 8002b6c:	bf00      	nop
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	e000ed00 	.word	0xe000ed00

08002b7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b80:	4b04      	ldr	r3, [pc, #16]	; (8002b94 <__NVIC_GetPriorityGrouping+0x18>)
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	0a1b      	lsrs	r3, r3, #8
 8002b86:	f003 0307 	and.w	r3, r3, #7
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	e000ed00 	.word	0xe000ed00

08002b98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	db0b      	blt.n	8002bc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002baa:	79fb      	ldrb	r3, [r7, #7]
 8002bac:	f003 021f 	and.w	r2, r3, #31
 8002bb0:	4907      	ldr	r1, [pc, #28]	; (8002bd0 <__NVIC_EnableIRQ+0x38>)
 8002bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb6:	095b      	lsrs	r3, r3, #5
 8002bb8:	2001      	movs	r0, #1
 8002bba:	fa00 f202 	lsl.w	r2, r0, r2
 8002bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	e000e100 	.word	0xe000e100

08002bd4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	db12      	blt.n	8002c0c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	f003 021f 	and.w	r2, r3, #31
 8002bec:	490a      	ldr	r1, [pc, #40]	; (8002c18 <__NVIC_DisableIRQ+0x44>)
 8002bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf2:	095b      	lsrs	r3, r3, #5
 8002bf4:	2001      	movs	r0, #1
 8002bf6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bfa:	3320      	adds	r3, #32
 8002bfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002c00:	f3bf 8f4f 	dsb	sy
}
 8002c04:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002c06:	f3bf 8f6f 	isb	sy
}
 8002c0a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr
 8002c18:	e000e100 	.word	0xe000e100

08002c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	6039      	str	r1, [r7, #0]
 8002c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	db0a      	blt.n	8002c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	490c      	ldr	r1, [pc, #48]	; (8002c68 <__NVIC_SetPriority+0x4c>)
 8002c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3a:	0112      	lsls	r2, r2, #4
 8002c3c:	b2d2      	uxtb	r2, r2
 8002c3e:	440b      	add	r3, r1
 8002c40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c44:	e00a      	b.n	8002c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	4908      	ldr	r1, [pc, #32]	; (8002c6c <__NVIC_SetPriority+0x50>)
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	3b04      	subs	r3, #4
 8002c54:	0112      	lsls	r2, r2, #4
 8002c56:	b2d2      	uxtb	r2, r2
 8002c58:	440b      	add	r3, r1
 8002c5a:	761a      	strb	r2, [r3, #24]
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	e000e100 	.word	0xe000e100
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b089      	sub	sp, #36	; 0x24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f1c3 0307 	rsb	r3, r3, #7
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	bf28      	it	cs
 8002c8e:	2304      	movcs	r3, #4
 8002c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	3304      	adds	r3, #4
 8002c96:	2b06      	cmp	r3, #6
 8002c98:	d902      	bls.n	8002ca0 <NVIC_EncodePriority+0x30>
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	3b03      	subs	r3, #3
 8002c9e:	e000      	b.n	8002ca2 <NVIC_EncodePriority+0x32>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43da      	mvns	r2, r3
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc2:	43d9      	mvns	r1, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc8:	4313      	orrs	r3, r2
         );
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3724      	adds	r7, #36	; 0x24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
	...

08002cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ce8:	d301      	bcc.n	8002cee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00f      	b.n	8002d0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cee:	4a0a      	ldr	r2, [pc, #40]	; (8002d18 <SysTick_Config+0x40>)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cf6:	210f      	movs	r1, #15
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cfc:	f7ff ff8e 	bl	8002c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d00:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <SysTick_Config+0x40>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d06:	4b04      	ldr	r3, [pc, #16]	; (8002d18 <SysTick_Config+0x40>)
 8002d08:	2207      	movs	r2, #7
 8002d0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	e000e010 	.word	0xe000e010

08002d1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff ff05 	bl	8002b34 <__NVIC_SetPriorityGrouping>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b086      	sub	sp, #24
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	4603      	mov	r3, r0
 8002d3a:	60b9      	str	r1, [r7, #8]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d44:	f7ff ff1a 	bl	8002b7c <__NVIC_GetPriorityGrouping>
 8002d48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	68b9      	ldr	r1, [r7, #8]
 8002d4e:	6978      	ldr	r0, [r7, #20]
 8002d50:	f7ff ff8e 	bl	8002c70 <NVIC_EncodePriority>
 8002d54:	4602      	mov	r2, r0
 8002d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff5d 	bl	8002c1c <__NVIC_SetPriority>
}
 8002d62:	bf00      	nop
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	4603      	mov	r3, r0
 8002d72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff ff0d 	bl	8002b98 <__NVIC_EnableIRQ>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b082      	sub	sp, #8
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7ff ff1d 	bl	8002bd4 <__NVIC_DisableIRQ>
}
 8002d9a:	bf00      	nop
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b082      	sub	sp, #8
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f7ff ff94 	bl	8002cd8 <SysTick_Config>
 8002db0:	4603      	mov	r3, r0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3708      	adds	r7, #8
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b086      	sub	sp, #24
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002dc8:	f7ff f95e 	bl	8002088 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d101      	bne.n	8002dd8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e099      	b.n	8002f0c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2202      	movs	r2, #2
 8002ddc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0201 	bic.w	r2, r2, #1
 8002df6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002df8:	e00f      	b.n	8002e1a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dfa:	f7ff f945 	bl	8002088 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b05      	cmp	r3, #5
 8002e06:	d908      	bls.n	8002e1a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2220      	movs	r2, #32
 8002e0c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2203      	movs	r2, #3
 8002e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e078      	b.n	8002f0c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0301 	and.w	r3, r3, #1
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d1e8      	bne.n	8002dfa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002e30:	697a      	ldr	r2, [r7, #20]
 8002e32:	4b38      	ldr	r3, [pc, #224]	; (8002f14 <HAL_DMA_Init+0x158>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002e52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	699b      	ldr	r3, [r3, #24]
 8002e58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002e5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a1b      	ldr	r3, [r3, #32]
 8002e64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002e66:	697a      	ldr	r2, [r7, #20]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e70:	2b04      	cmp	r3, #4
 8002e72:	d107      	bne.n	8002e84 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	697a      	ldr	r2, [r7, #20]
 8002e8a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	f023 0307 	bic.w	r3, r3, #7
 8002e9a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea0:	697a      	ldr	r2, [r7, #20]
 8002ea2:	4313      	orrs	r3, r2
 8002ea4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eaa:	2b04      	cmp	r3, #4
 8002eac:	d117      	bne.n	8002ede <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb2:	697a      	ldr	r2, [r7, #20]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d00e      	beq.n	8002ede <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ec0:	6878      	ldr	r0, [r7, #4]
 8002ec2:	f000 fa6f 	bl	80033a4 <DMA_CheckFifoParam>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d008      	beq.n	8002ede <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2240      	movs	r2, #64	; 0x40
 8002ed0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002eda:	2301      	movs	r3, #1
 8002edc:	e016      	b.n	8002f0c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	697a      	ldr	r2, [r7, #20]
 8002ee4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 fa26 	bl	8003338 <DMA_CalcBaseAndBitshift>
 8002eec:	4603      	mov	r3, r0
 8002eee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef4:	223f      	movs	r2, #63	; 0x3f
 8002ef6:	409a      	lsls	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3718      	adds	r7, #24
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	f010803f 	.word	0xf010803f

08002f18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b086      	sub	sp, #24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]
 8002f24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f26:	2300      	movs	r3, #0
 8002f28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d101      	bne.n	8002f3e <HAL_DMA_Start_IT+0x26>
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	e040      	b.n	8002fc0 <HAL_DMA_Start_IT+0xa8>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d12f      	bne.n	8002fb2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2202      	movs	r2, #2
 8002f56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	68b9      	ldr	r1, [r7, #8]
 8002f66:	68f8      	ldr	r0, [r7, #12]
 8002f68:	f000 f9b8 	bl	80032dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f70:	223f      	movs	r2, #63	; 0x3f
 8002f72:	409a      	lsls	r2, r3
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f042 0216 	orr.w	r2, r2, #22
 8002f86:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d007      	beq.n	8002fa0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f042 0208 	orr.w	r2, r2, #8
 8002f9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f042 0201 	orr.w	r2, r2, #1
 8002fae:	601a      	str	r2, [r3, #0]
 8002fb0:	e005      	b.n	8002fbe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002fba:	2302      	movs	r3, #2
 8002fbc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002fbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3718      	adds	r7, #24
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fd4:	4b8e      	ldr	r3, [pc, #568]	; (8003210 <HAL_DMA_IRQHandler+0x248>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a8e      	ldr	r2, [pc, #568]	; (8003214 <HAL_DMA_IRQHandler+0x24c>)
 8002fda:	fba2 2303 	umull	r2, r3, r2, r3
 8002fde:	0a9b      	lsrs	r3, r3, #10
 8002fe0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fe6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff2:	2208      	movs	r2, #8
 8002ff4:	409a      	lsls	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d01a      	beq.n	8003034 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0304 	and.w	r3, r3, #4
 8003008:	2b00      	cmp	r3, #0
 800300a:	d013      	beq.n	8003034 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 0204 	bic.w	r2, r2, #4
 800301a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003020:	2208      	movs	r2, #8
 8003022:	409a      	lsls	r2, r3
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800302c:	f043 0201 	orr.w	r2, r3, #1
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003038:	2201      	movs	r2, #1
 800303a:	409a      	lsls	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	4013      	ands	r3, r2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d012      	beq.n	800306a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	695b      	ldr	r3, [r3, #20]
 800304a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00b      	beq.n	800306a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003056:	2201      	movs	r2, #1
 8003058:	409a      	lsls	r2, r3
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003062:	f043 0202 	orr.w	r2, r3, #2
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800306e:	2204      	movs	r2, #4
 8003070:	409a      	lsls	r2, r3
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	4013      	ands	r3, r2
 8003076:	2b00      	cmp	r3, #0
 8003078:	d012      	beq.n	80030a0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0302 	and.w	r3, r3, #2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00b      	beq.n	80030a0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800308c:	2204      	movs	r2, #4
 800308e:	409a      	lsls	r2, r3
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003098:	f043 0204 	orr.w	r2, r3, #4
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030a4:	2210      	movs	r2, #16
 80030a6:	409a      	lsls	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	4013      	ands	r3, r2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d043      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0308 	and.w	r3, r3, #8
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d03c      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c2:	2210      	movs	r2, #16
 80030c4:	409a      	lsls	r2, r3
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d018      	beq.n	800310a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d108      	bne.n	80030f8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d024      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	4798      	blx	r3
 80030f6:	e01f      	b.n	8003138 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d01b      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	4798      	blx	r3
 8003108:	e016      	b.n	8003138 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003114:	2b00      	cmp	r3, #0
 8003116:	d107      	bne.n	8003128 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 0208 	bic.w	r2, r2, #8
 8003126:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800313c:	2220      	movs	r2, #32
 800313e:	409a      	lsls	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4013      	ands	r3, r2
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 808f 	beq.w	8003268 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0310 	and.w	r3, r3, #16
 8003154:	2b00      	cmp	r3, #0
 8003156:	f000 8087 	beq.w	8003268 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800315e:	2220      	movs	r2, #32
 8003160:	409a      	lsls	r2, r3
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b05      	cmp	r3, #5
 8003170:	d136      	bne.n	80031e0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f022 0216 	bic.w	r2, r2, #22
 8003180:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	695a      	ldr	r2, [r3, #20]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003190:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	2b00      	cmp	r3, #0
 8003198:	d103      	bne.n	80031a2 <HAL_DMA_IRQHandler+0x1da>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d007      	beq.n	80031b2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 0208 	bic.w	r2, r2, #8
 80031b0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b6:	223f      	movs	r2, #63	; 0x3f
 80031b8:	409a      	lsls	r2, r3
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d07e      	beq.n	80032d4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	4798      	blx	r3
        }
        return;
 80031de:	e079      	b.n	80032d4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d01d      	beq.n	800322a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d10d      	bne.n	8003218 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003200:	2b00      	cmp	r3, #0
 8003202:	d031      	beq.n	8003268 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003208:	6878      	ldr	r0, [r7, #4]
 800320a:	4798      	blx	r3
 800320c:	e02c      	b.n	8003268 <HAL_DMA_IRQHandler+0x2a0>
 800320e:	bf00      	nop
 8003210:	20000014 	.word	0x20000014
 8003214:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800321c:	2b00      	cmp	r3, #0
 800321e:	d023      	beq.n	8003268 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	4798      	blx	r3
 8003228:	e01e      	b.n	8003268 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003234:	2b00      	cmp	r3, #0
 8003236:	d10f      	bne.n	8003258 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 0210 	bic.w	r2, r2, #16
 8003246:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800325c:	2b00      	cmp	r3, #0
 800325e:	d003      	beq.n	8003268 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800326c:	2b00      	cmp	r3, #0
 800326e:	d032      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	2b00      	cmp	r3, #0
 800327a:	d022      	beq.n	80032c2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2205      	movs	r2, #5
 8003280:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f022 0201 	bic.w	r2, r2, #1
 8003292:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	3301      	adds	r3, #1
 8003298:	60bb      	str	r3, [r7, #8]
 800329a:	697a      	ldr	r2, [r7, #20]
 800329c:	429a      	cmp	r2, r3
 800329e:	d307      	bcc.n	80032b0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0301 	and.w	r3, r3, #1
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1f2      	bne.n	8003294 <HAL_DMA_IRQHandler+0x2cc>
 80032ae:	e000      	b.n	80032b2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032b0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d005      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	4798      	blx	r3
 80032d2:	e000      	b.n	80032d6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80032d4:	bf00      	nop
    }
  }
}
 80032d6:	3718      	adds	r7, #24
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
 80032e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80032f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	683a      	ldr	r2, [r7, #0]
 8003300:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2b40      	cmp	r3, #64	; 0x40
 8003308:	d108      	bne.n	800331c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68ba      	ldr	r2, [r7, #8]
 8003318:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800331a:	e007      	b.n	800332c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68ba      	ldr	r2, [r7, #8]
 8003322:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	60da      	str	r2, [r3, #12]
}
 800332c:	bf00      	nop
 800332e:	3714      	adds	r7, #20
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	b2db      	uxtb	r3, r3
 8003346:	3b10      	subs	r3, #16
 8003348:	4a14      	ldr	r2, [pc, #80]	; (800339c <DMA_CalcBaseAndBitshift+0x64>)
 800334a:	fba2 2303 	umull	r2, r3, r2, r3
 800334e:	091b      	lsrs	r3, r3, #4
 8003350:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003352:	4a13      	ldr	r2, [pc, #76]	; (80033a0 <DMA_CalcBaseAndBitshift+0x68>)
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	4413      	add	r3, r2
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	461a      	mov	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2b03      	cmp	r3, #3
 8003364:	d909      	bls.n	800337a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800336e:	f023 0303 	bic.w	r3, r3, #3
 8003372:	1d1a      	adds	r2, r3, #4
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	659a      	str	r2, [r3, #88]	; 0x58
 8003378:	e007      	b.n	800338a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003382:	f023 0303 	bic.w	r3, r3, #3
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800338e:	4618      	mov	r0, r3
 8003390:	3714      	adds	r7, #20
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	aaaaaaab 	.word	0xaaaaaaab
 80033a0:	08009bc8 	.word	0x08009bc8

080033a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033ac:	2300      	movs	r3, #0
 80033ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d11f      	bne.n	80033fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	2b03      	cmp	r3, #3
 80033c2:	d856      	bhi.n	8003472 <DMA_CheckFifoParam+0xce>
 80033c4:	a201      	add	r2, pc, #4	; (adr r2, 80033cc <DMA_CheckFifoParam+0x28>)
 80033c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ca:	bf00      	nop
 80033cc:	080033dd 	.word	0x080033dd
 80033d0:	080033ef 	.word	0x080033ef
 80033d4:	080033dd 	.word	0x080033dd
 80033d8:	08003473 	.word	0x08003473
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d046      	beq.n	8003476 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ec:	e043      	b.n	8003476 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80033f6:	d140      	bne.n	800347a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033fc:	e03d      	b.n	800347a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	699b      	ldr	r3, [r3, #24]
 8003402:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003406:	d121      	bne.n	800344c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	2b03      	cmp	r3, #3
 800340c:	d837      	bhi.n	800347e <DMA_CheckFifoParam+0xda>
 800340e:	a201      	add	r2, pc, #4	; (adr r2, 8003414 <DMA_CheckFifoParam+0x70>)
 8003410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003414:	08003425 	.word	0x08003425
 8003418:	0800342b 	.word	0x0800342b
 800341c:	08003425 	.word	0x08003425
 8003420:	0800343d 	.word	0x0800343d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	73fb      	strb	r3, [r7, #15]
      break;
 8003428:	e030      	b.n	800348c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800342e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d025      	beq.n	8003482 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800343a:	e022      	b.n	8003482 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003440:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003444:	d11f      	bne.n	8003486 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800344a:	e01c      	b.n	8003486 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	2b02      	cmp	r3, #2
 8003450:	d903      	bls.n	800345a <DMA_CheckFifoParam+0xb6>
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b03      	cmp	r3, #3
 8003456:	d003      	beq.n	8003460 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003458:	e018      	b.n	800348c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	73fb      	strb	r3, [r7, #15]
      break;
 800345e:	e015      	b.n	800348c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003464:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00e      	beq.n	800348a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	73fb      	strb	r3, [r7, #15]
      break;
 8003470:	e00b      	b.n	800348a <DMA_CheckFifoParam+0xe6>
      break;
 8003472:	bf00      	nop
 8003474:	e00a      	b.n	800348c <DMA_CheckFifoParam+0xe8>
      break;
 8003476:	bf00      	nop
 8003478:	e008      	b.n	800348c <DMA_CheckFifoParam+0xe8>
      break;
 800347a:	bf00      	nop
 800347c:	e006      	b.n	800348c <DMA_CheckFifoParam+0xe8>
      break;
 800347e:	bf00      	nop
 8003480:	e004      	b.n	800348c <DMA_CheckFifoParam+0xe8>
      break;
 8003482:	bf00      	nop
 8003484:	e002      	b.n	800348c <DMA_CheckFifoParam+0xe8>
      break;   
 8003486:	bf00      	nop
 8003488:	e000      	b.n	800348c <DMA_CheckFifoParam+0xe8>
      break;
 800348a:	bf00      	nop
    }
  } 
  
  return status; 
 800348c:	7bfb      	ldrb	r3, [r7, #15]
}
 800348e:	4618      	mov	r0, r3
 8003490:	3714      	adds	r7, #20
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop

0800349c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800349c:	b480      	push	{r7}
 800349e:	b089      	sub	sp, #36	; 0x24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034a6:	2300      	movs	r3, #0
 80034a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034ae:	2300      	movs	r3, #0
 80034b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034b2:	2300      	movs	r3, #0
 80034b4:	61fb      	str	r3, [r7, #28]
 80034b6:	e159      	b.n	800376c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80034b8:	2201      	movs	r2, #1
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	fa02 f303 	lsl.w	r3, r2, r3
 80034c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	697a      	ldr	r2, [r7, #20]
 80034c8:	4013      	ands	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034cc:	693a      	ldr	r2, [r7, #16]
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	f040 8148 	bne.w	8003766 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d005      	beq.n	80034ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d130      	bne.n	8003550 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	2203      	movs	r2, #3
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	43db      	mvns	r3, r3
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	4013      	ands	r3, r2
 8003504:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	68da      	ldr	r2, [r3, #12]
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	fa02 f303 	lsl.w	r3, r2, r3
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	4313      	orrs	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	69ba      	ldr	r2, [r7, #24]
 800351c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003524:	2201      	movs	r2, #1
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	43db      	mvns	r3, r3
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4013      	ands	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	091b      	lsrs	r3, r3, #4
 800353a:	f003 0201 	and.w	r2, r3, #1
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4313      	orrs	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f003 0303 	and.w	r3, r3, #3
 8003558:	2b03      	cmp	r3, #3
 800355a:	d017      	beq.n	800358c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	2203      	movs	r2, #3
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	43db      	mvns	r3, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4013      	ands	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	fa02 f303 	lsl.w	r3, r2, r3
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	4313      	orrs	r3, r2
 8003584:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	f003 0303 	and.w	r3, r3, #3
 8003594:	2b02      	cmp	r3, #2
 8003596:	d123      	bne.n	80035e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	08da      	lsrs	r2, r3, #3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	3208      	adds	r2, #8
 80035a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	f003 0307 	and.w	r3, r3, #7
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	220f      	movs	r2, #15
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	43db      	mvns	r3, r3
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	4013      	ands	r3, r2
 80035ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	691a      	ldr	r2, [r3, #16]
 80035c0:	69fb      	ldr	r3, [r7, #28]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	08da      	lsrs	r2, r3, #3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	3208      	adds	r2, #8
 80035da:	69b9      	ldr	r1, [r7, #24]
 80035dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	2203      	movs	r2, #3
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	43db      	mvns	r3, r3
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	4013      	ands	r3, r2
 80035f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f003 0203 	and.w	r2, r3, #3
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	4313      	orrs	r3, r2
 800360c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800361c:	2b00      	cmp	r3, #0
 800361e:	f000 80a2 	beq.w	8003766 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003622:	2300      	movs	r3, #0
 8003624:	60fb      	str	r3, [r7, #12]
 8003626:	4b57      	ldr	r3, [pc, #348]	; (8003784 <HAL_GPIO_Init+0x2e8>)
 8003628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800362a:	4a56      	ldr	r2, [pc, #344]	; (8003784 <HAL_GPIO_Init+0x2e8>)
 800362c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003630:	6453      	str	r3, [r2, #68]	; 0x44
 8003632:	4b54      	ldr	r3, [pc, #336]	; (8003784 <HAL_GPIO_Init+0x2e8>)
 8003634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003636:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800363a:	60fb      	str	r3, [r7, #12]
 800363c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800363e:	4a52      	ldr	r2, [pc, #328]	; (8003788 <HAL_GPIO_Init+0x2ec>)
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	089b      	lsrs	r3, r3, #2
 8003644:	3302      	adds	r3, #2
 8003646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800364a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	f003 0303 	and.w	r3, r3, #3
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	220f      	movs	r2, #15
 8003656:	fa02 f303 	lsl.w	r3, r2, r3
 800365a:	43db      	mvns	r3, r3
 800365c:	69ba      	ldr	r2, [r7, #24]
 800365e:	4013      	ands	r3, r2
 8003660:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a49      	ldr	r2, [pc, #292]	; (800378c <HAL_GPIO_Init+0x2f0>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d019      	beq.n	800369e <HAL_GPIO_Init+0x202>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a48      	ldr	r2, [pc, #288]	; (8003790 <HAL_GPIO_Init+0x2f4>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d013      	beq.n	800369a <HAL_GPIO_Init+0x1fe>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a47      	ldr	r2, [pc, #284]	; (8003794 <HAL_GPIO_Init+0x2f8>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d00d      	beq.n	8003696 <HAL_GPIO_Init+0x1fa>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a46      	ldr	r2, [pc, #280]	; (8003798 <HAL_GPIO_Init+0x2fc>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d007      	beq.n	8003692 <HAL_GPIO_Init+0x1f6>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a45      	ldr	r2, [pc, #276]	; (800379c <HAL_GPIO_Init+0x300>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d101      	bne.n	800368e <HAL_GPIO_Init+0x1f2>
 800368a:	2304      	movs	r3, #4
 800368c:	e008      	b.n	80036a0 <HAL_GPIO_Init+0x204>
 800368e:	2307      	movs	r3, #7
 8003690:	e006      	b.n	80036a0 <HAL_GPIO_Init+0x204>
 8003692:	2303      	movs	r3, #3
 8003694:	e004      	b.n	80036a0 <HAL_GPIO_Init+0x204>
 8003696:	2302      	movs	r3, #2
 8003698:	e002      	b.n	80036a0 <HAL_GPIO_Init+0x204>
 800369a:	2301      	movs	r3, #1
 800369c:	e000      	b.n	80036a0 <HAL_GPIO_Init+0x204>
 800369e:	2300      	movs	r3, #0
 80036a0:	69fa      	ldr	r2, [r7, #28]
 80036a2:	f002 0203 	and.w	r2, r2, #3
 80036a6:	0092      	lsls	r2, r2, #2
 80036a8:	4093      	lsls	r3, r2
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036b0:	4935      	ldr	r1, [pc, #212]	; (8003788 <HAL_GPIO_Init+0x2ec>)
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	089b      	lsrs	r3, r3, #2
 80036b6:	3302      	adds	r3, #2
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036be:	4b38      	ldr	r3, [pc, #224]	; (80037a0 <HAL_GPIO_Init+0x304>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	43db      	mvns	r3, r3
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	4013      	ands	r3, r2
 80036cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d003      	beq.n	80036e2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	4313      	orrs	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036e2:	4a2f      	ldr	r2, [pc, #188]	; (80037a0 <HAL_GPIO_Init+0x304>)
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036e8:	4b2d      	ldr	r3, [pc, #180]	; (80037a0 <HAL_GPIO_Init+0x304>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	43db      	mvns	r3, r3
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	4013      	ands	r3, r2
 80036f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	4313      	orrs	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800370c:	4a24      	ldr	r2, [pc, #144]	; (80037a0 <HAL_GPIO_Init+0x304>)
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003712:	4b23      	ldr	r3, [pc, #140]	; (80037a0 <HAL_GPIO_Init+0x304>)
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	43db      	mvns	r3, r3
 800371c:	69ba      	ldr	r2, [r7, #24]
 800371e:	4013      	ands	r3, r2
 8003720:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d003      	beq.n	8003736 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	4313      	orrs	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003736:	4a1a      	ldr	r2, [pc, #104]	; (80037a0 <HAL_GPIO_Init+0x304>)
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800373c:	4b18      	ldr	r3, [pc, #96]	; (80037a0 <HAL_GPIO_Init+0x304>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d003      	beq.n	8003760 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	4313      	orrs	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003760:	4a0f      	ldr	r2, [pc, #60]	; (80037a0 <HAL_GPIO_Init+0x304>)
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	3301      	adds	r3, #1
 800376a:	61fb      	str	r3, [r7, #28]
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	2b0f      	cmp	r3, #15
 8003770:	f67f aea2 	bls.w	80034b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003774:	bf00      	nop
 8003776:	bf00      	nop
 8003778:	3724      	adds	r7, #36	; 0x24
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	40023800 	.word	0x40023800
 8003788:	40013800 	.word	0x40013800
 800378c:	40020000 	.word	0x40020000
 8003790:	40020400 	.word	0x40020400
 8003794:	40020800 	.word	0x40020800
 8003798:	40020c00 	.word	0x40020c00
 800379c:	40021000 	.word	0x40021000
 80037a0:	40013c00 	.word	0x40013c00

080037a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b085      	sub	sp, #20
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	460b      	mov	r3, r1
 80037ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	691a      	ldr	r2, [r3, #16]
 80037b4:	887b      	ldrh	r3, [r7, #2]
 80037b6:	4013      	ands	r3, r2
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d002      	beq.n	80037c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037bc:	2301      	movs	r3, #1
 80037be:	73fb      	strb	r3, [r7, #15]
 80037c0:	e001      	b.n	80037c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037c2:	2300      	movs	r3, #0
 80037c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3714      	adds	r7, #20
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	460b      	mov	r3, r1
 80037de:	807b      	strh	r3, [r7, #2]
 80037e0:	4613      	mov	r3, r2
 80037e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037e4:	787b      	ldrb	r3, [r7, #1]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d003      	beq.n	80037f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037ea:	887a      	ldrh	r2, [r7, #2]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037f0:	e003      	b.n	80037fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037f2:	887b      	ldrh	r3, [r7, #2]
 80037f4:	041a      	lsls	r2, r3, #16
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	619a      	str	r2, [r3, #24]
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
	...

08003808 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e267      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d075      	beq.n	8003912 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003826:	4b88      	ldr	r3, [pc, #544]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 030c 	and.w	r3, r3, #12
 800382e:	2b04      	cmp	r3, #4
 8003830:	d00c      	beq.n	800384c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003832:	4b85      	ldr	r3, [pc, #532]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800383a:	2b08      	cmp	r3, #8
 800383c:	d112      	bne.n	8003864 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800383e:	4b82      	ldr	r3, [pc, #520]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003846:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800384a:	d10b      	bne.n	8003864 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800384c:	4b7e      	ldr	r3, [pc, #504]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d05b      	beq.n	8003910 <HAL_RCC_OscConfig+0x108>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d157      	bne.n	8003910 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e242      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800386c:	d106      	bne.n	800387c <HAL_RCC_OscConfig+0x74>
 800386e:	4b76      	ldr	r3, [pc, #472]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a75      	ldr	r2, [pc, #468]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003874:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003878:	6013      	str	r3, [r2, #0]
 800387a:	e01d      	b.n	80038b8 <HAL_RCC_OscConfig+0xb0>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003884:	d10c      	bne.n	80038a0 <HAL_RCC_OscConfig+0x98>
 8003886:	4b70      	ldr	r3, [pc, #448]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a6f      	ldr	r2, [pc, #444]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 800388c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003890:	6013      	str	r3, [r2, #0]
 8003892:	4b6d      	ldr	r3, [pc, #436]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a6c      	ldr	r2, [pc, #432]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003898:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	e00b      	b.n	80038b8 <HAL_RCC_OscConfig+0xb0>
 80038a0:	4b69      	ldr	r3, [pc, #420]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a68      	ldr	r2, [pc, #416]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 80038a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038aa:	6013      	str	r3, [r2, #0]
 80038ac:	4b66      	ldr	r3, [pc, #408]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a65      	ldr	r2, [pc, #404]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 80038b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d013      	beq.n	80038e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c0:	f7fe fbe2 	bl	8002088 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038c8:	f7fe fbde 	bl	8002088 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b64      	cmp	r3, #100	; 0x64
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e207      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038da:	4b5b      	ldr	r3, [pc, #364]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0f0      	beq.n	80038c8 <HAL_RCC_OscConfig+0xc0>
 80038e6:	e014      	b.n	8003912 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e8:	f7fe fbce 	bl	8002088 <HAL_GetTick>
 80038ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038ee:	e008      	b.n	8003902 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038f0:	f7fe fbca 	bl	8002088 <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b64      	cmp	r3, #100	; 0x64
 80038fc:	d901      	bls.n	8003902 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038fe:	2303      	movs	r3, #3
 8003900:	e1f3      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003902:	4b51      	ldr	r3, [pc, #324]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1f0      	bne.n	80038f0 <HAL_RCC_OscConfig+0xe8>
 800390e:	e000      	b.n	8003912 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003910:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d063      	beq.n	80039e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800391e:	4b4a      	ldr	r3, [pc, #296]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f003 030c 	and.w	r3, r3, #12
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00b      	beq.n	8003942 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800392a:	4b47      	ldr	r3, [pc, #284]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003932:	2b08      	cmp	r3, #8
 8003934:	d11c      	bne.n	8003970 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003936:	4b44      	ldr	r3, [pc, #272]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d116      	bne.n	8003970 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003942:	4b41      	ldr	r3, [pc, #260]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d005      	beq.n	800395a <HAL_RCC_OscConfig+0x152>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	2b01      	cmp	r3, #1
 8003954:	d001      	beq.n	800395a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e1c7      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800395a:	4b3b      	ldr	r3, [pc, #236]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	4937      	ldr	r1, [pc, #220]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 800396a:	4313      	orrs	r3, r2
 800396c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800396e:	e03a      	b.n	80039e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d020      	beq.n	80039ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003978:	4b34      	ldr	r3, [pc, #208]	; (8003a4c <HAL_RCC_OscConfig+0x244>)
 800397a:	2201      	movs	r2, #1
 800397c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800397e:	f7fe fb83 	bl	8002088 <HAL_GetTick>
 8003982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003984:	e008      	b.n	8003998 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003986:	f7fe fb7f 	bl	8002088 <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	2b02      	cmp	r3, #2
 8003992:	d901      	bls.n	8003998 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e1a8      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003998:	4b2b      	ldr	r3, [pc, #172]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0302 	and.w	r3, r3, #2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d0f0      	beq.n	8003986 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039a4:	4b28      	ldr	r3, [pc, #160]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	00db      	lsls	r3, r3, #3
 80039b2:	4925      	ldr	r1, [pc, #148]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	600b      	str	r3, [r1, #0]
 80039b8:	e015      	b.n	80039e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039ba:	4b24      	ldr	r3, [pc, #144]	; (8003a4c <HAL_RCC_OscConfig+0x244>)
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c0:	f7fe fb62 	bl	8002088 <HAL_GetTick>
 80039c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039c6:	e008      	b.n	80039da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039c8:	f7fe fb5e 	bl	8002088 <HAL_GetTick>
 80039cc:	4602      	mov	r2, r0
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	1ad3      	subs	r3, r2, r3
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e187      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039da:	4b1b      	ldr	r3, [pc, #108]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1f0      	bne.n	80039c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0308 	and.w	r3, r3, #8
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d036      	beq.n	8003a60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d016      	beq.n	8003a28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039fa:	4b15      	ldr	r3, [pc, #84]	; (8003a50 <HAL_RCC_OscConfig+0x248>)
 80039fc:	2201      	movs	r2, #1
 80039fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a00:	f7fe fb42 	bl	8002088 <HAL_GetTick>
 8003a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a06:	e008      	b.n	8003a1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a08:	f7fe fb3e 	bl	8002088 <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d901      	bls.n	8003a1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a16:	2303      	movs	r3, #3
 8003a18:	e167      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a1a:	4b0b      	ldr	r3, [pc, #44]	; (8003a48 <HAL_RCC_OscConfig+0x240>)
 8003a1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0f0      	beq.n	8003a08 <HAL_RCC_OscConfig+0x200>
 8003a26:	e01b      	b.n	8003a60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a28:	4b09      	ldr	r3, [pc, #36]	; (8003a50 <HAL_RCC_OscConfig+0x248>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a2e:	f7fe fb2b 	bl	8002088 <HAL_GetTick>
 8003a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a34:	e00e      	b.n	8003a54 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a36:	f7fe fb27 	bl	8002088 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d907      	bls.n	8003a54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e150      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
 8003a48:	40023800 	.word	0x40023800
 8003a4c:	42470000 	.word	0x42470000
 8003a50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a54:	4b88      	ldr	r3, [pc, #544]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003a56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1ea      	bne.n	8003a36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0304 	and.w	r3, r3, #4
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	f000 8097 	beq.w	8003b9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a72:	4b81      	ldr	r3, [pc, #516]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10f      	bne.n	8003a9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a7e:	2300      	movs	r3, #0
 8003a80:	60bb      	str	r3, [r7, #8]
 8003a82:	4b7d      	ldr	r3, [pc, #500]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	4a7c      	ldr	r2, [pc, #496]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a8e:	4b7a      	ldr	r3, [pc, #488]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a96:	60bb      	str	r3, [r7, #8]
 8003a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a9e:	4b77      	ldr	r3, [pc, #476]	; (8003c7c <HAL_RCC_OscConfig+0x474>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d118      	bne.n	8003adc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aaa:	4b74      	ldr	r3, [pc, #464]	; (8003c7c <HAL_RCC_OscConfig+0x474>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a73      	ldr	r2, [pc, #460]	; (8003c7c <HAL_RCC_OscConfig+0x474>)
 8003ab0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ab6:	f7fe fae7 	bl	8002088 <HAL_GetTick>
 8003aba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003abc:	e008      	b.n	8003ad0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003abe:	f7fe fae3 	bl	8002088 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e10c      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ad0:	4b6a      	ldr	r3, [pc, #424]	; (8003c7c <HAL_RCC_OscConfig+0x474>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d0f0      	beq.n	8003abe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d106      	bne.n	8003af2 <HAL_RCC_OscConfig+0x2ea>
 8003ae4:	4b64      	ldr	r3, [pc, #400]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ae8:	4a63      	ldr	r2, [pc, #396]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003aea:	f043 0301 	orr.w	r3, r3, #1
 8003aee:	6713      	str	r3, [r2, #112]	; 0x70
 8003af0:	e01c      	b.n	8003b2c <HAL_RCC_OscConfig+0x324>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	2b05      	cmp	r3, #5
 8003af8:	d10c      	bne.n	8003b14 <HAL_RCC_OscConfig+0x30c>
 8003afa:	4b5f      	ldr	r3, [pc, #380]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003afc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003afe:	4a5e      	ldr	r2, [pc, #376]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b00:	f043 0304 	orr.w	r3, r3, #4
 8003b04:	6713      	str	r3, [r2, #112]	; 0x70
 8003b06:	4b5c      	ldr	r3, [pc, #368]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b0a:	4a5b      	ldr	r2, [pc, #364]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b0c:	f043 0301 	orr.w	r3, r3, #1
 8003b10:	6713      	str	r3, [r2, #112]	; 0x70
 8003b12:	e00b      	b.n	8003b2c <HAL_RCC_OscConfig+0x324>
 8003b14:	4b58      	ldr	r3, [pc, #352]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b18:	4a57      	ldr	r2, [pc, #348]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b1a:	f023 0301 	bic.w	r3, r3, #1
 8003b1e:	6713      	str	r3, [r2, #112]	; 0x70
 8003b20:	4b55      	ldr	r3, [pc, #340]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b24:	4a54      	ldr	r2, [pc, #336]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b26:	f023 0304 	bic.w	r3, r3, #4
 8003b2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d015      	beq.n	8003b60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b34:	f7fe faa8 	bl	8002088 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b3a:	e00a      	b.n	8003b52 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b3c:	f7fe faa4 	bl	8002088 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e0cb      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b52:	4b49      	ldr	r3, [pc, #292]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d0ee      	beq.n	8003b3c <HAL_RCC_OscConfig+0x334>
 8003b5e:	e014      	b.n	8003b8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b60:	f7fe fa92 	bl	8002088 <HAL_GetTick>
 8003b64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b66:	e00a      	b.n	8003b7e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b68:	f7fe fa8e 	bl	8002088 <HAL_GetTick>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e0b5      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b7e:	4b3e      	ldr	r3, [pc, #248]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1ee      	bne.n	8003b68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b8a:	7dfb      	ldrb	r3, [r7, #23]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d105      	bne.n	8003b9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b90:	4b39      	ldr	r3, [pc, #228]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b94:	4a38      	ldr	r2, [pc, #224]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003b96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b9a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f000 80a1 	beq.w	8003ce8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ba6:	4b34      	ldr	r3, [pc, #208]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f003 030c 	and.w	r3, r3, #12
 8003bae:	2b08      	cmp	r3, #8
 8003bb0:	d05c      	beq.n	8003c6c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d141      	bne.n	8003c3e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bba:	4b31      	ldr	r3, [pc, #196]	; (8003c80 <HAL_RCC_OscConfig+0x478>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bc0:	f7fe fa62 	bl	8002088 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bc8:	f7fe fa5e 	bl	8002088 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e087      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bda:	4b27      	ldr	r3, [pc, #156]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f0      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	69da      	ldr	r2, [r3, #28]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	431a      	orrs	r2, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf4:	019b      	lsls	r3, r3, #6
 8003bf6:	431a      	orrs	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bfc:	085b      	lsrs	r3, r3, #1
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	041b      	lsls	r3, r3, #16
 8003c02:	431a      	orrs	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c08:	061b      	lsls	r3, r3, #24
 8003c0a:	491b      	ldr	r1, [pc, #108]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c10:	4b1b      	ldr	r3, [pc, #108]	; (8003c80 <HAL_RCC_OscConfig+0x478>)
 8003c12:	2201      	movs	r2, #1
 8003c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c16:	f7fe fa37 	bl	8002088 <HAL_GetTick>
 8003c1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c1c:	e008      	b.n	8003c30 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c1e:	f7fe fa33 	bl	8002088 <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e05c      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c30:	4b11      	ldr	r3, [pc, #68]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d0f0      	beq.n	8003c1e <HAL_RCC_OscConfig+0x416>
 8003c3c:	e054      	b.n	8003ce8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c3e:	4b10      	ldr	r3, [pc, #64]	; (8003c80 <HAL_RCC_OscConfig+0x478>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c44:	f7fe fa20 	bl	8002088 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c4c:	f7fe fa1c 	bl	8002088 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e045      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c5e:	4b06      	ldr	r3, [pc, #24]	; (8003c78 <HAL_RCC_OscConfig+0x470>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1f0      	bne.n	8003c4c <HAL_RCC_OscConfig+0x444>
 8003c6a:	e03d      	b.n	8003ce8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	699b      	ldr	r3, [r3, #24]
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d107      	bne.n	8003c84 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e038      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
 8003c78:	40023800 	.word	0x40023800
 8003c7c:	40007000 	.word	0x40007000
 8003c80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c84:	4b1b      	ldr	r3, [pc, #108]	; (8003cf4 <HAL_RCC_OscConfig+0x4ec>)
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d028      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d121      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d11a      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003cba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d111      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cca:	085b      	lsrs	r3, r3, #1
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d107      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ce0:	429a      	cmp	r2, r3
 8003ce2:	d001      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e000      	b.n	8003cea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3718      	adds	r7, #24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	40023800 	.word	0x40023800

08003cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d101      	bne.n	8003d0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e0cc      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d0c:	4b68      	ldr	r3, [pc, #416]	; (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0307 	and.w	r3, r3, #7
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d90c      	bls.n	8003d34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d1a:	4b65      	ldr	r3, [pc, #404]	; (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	b2d2      	uxtb	r2, r2
 8003d20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d22:	4b63      	ldr	r3, [pc, #396]	; (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0307 	and.w	r3, r3, #7
 8003d2a:	683a      	ldr	r2, [r7, #0]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d001      	beq.n	8003d34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e0b8      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d020      	beq.n	8003d82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0304 	and.w	r3, r3, #4
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d005      	beq.n	8003d58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d4c:	4b59      	ldr	r3, [pc, #356]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	4a58      	ldr	r2, [pc, #352]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0308 	and.w	r3, r3, #8
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d005      	beq.n	8003d70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d64:	4b53      	ldr	r3, [pc, #332]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	4a52      	ldr	r2, [pc, #328]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d70:	4b50      	ldr	r3, [pc, #320]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	494d      	ldr	r1, [pc, #308]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d044      	beq.n	8003e18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d107      	bne.n	8003da6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d96:	4b47      	ldr	r3, [pc, #284]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d119      	bne.n	8003dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e07f      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d003      	beq.n	8003db6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d107      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003db6:	4b3f      	ldr	r3, [pc, #252]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d109      	bne.n	8003dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e06f      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc6:	4b3b      	ldr	r3, [pc, #236]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e067      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dd6:	4b37      	ldr	r3, [pc, #220]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f023 0203 	bic.w	r2, r3, #3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	4934      	ldr	r1, [pc, #208]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003de8:	f7fe f94e 	bl	8002088 <HAL_GetTick>
 8003dec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dee:	e00a      	b.n	8003e06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003df0:	f7fe f94a 	bl	8002088 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e04f      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e06:	4b2b      	ldr	r3, [pc, #172]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f003 020c 	and.w	r2, r3, #12
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d1eb      	bne.n	8003df0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e18:	4b25      	ldr	r3, [pc, #148]	; (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0307 	and.w	r3, r3, #7
 8003e20:	683a      	ldr	r2, [r7, #0]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d20c      	bcs.n	8003e40 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e26:	4b22      	ldr	r3, [pc, #136]	; (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e28:	683a      	ldr	r2, [r7, #0]
 8003e2a:	b2d2      	uxtb	r2, r2
 8003e2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e2e:	4b20      	ldr	r3, [pc, #128]	; (8003eb0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0307 	and.w	r3, r3, #7
 8003e36:	683a      	ldr	r2, [r7, #0]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d001      	beq.n	8003e40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e032      	b.n	8003ea6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0304 	and.w	r3, r3, #4
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d008      	beq.n	8003e5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e4c:	4b19      	ldr	r3, [pc, #100]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	4916      	ldr	r1, [pc, #88]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0308 	and.w	r3, r3, #8
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d009      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e6a:	4b12      	ldr	r3, [pc, #72]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	00db      	lsls	r3, r3, #3
 8003e78:	490e      	ldr	r1, [pc, #56]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e7e:	f000 f821 	bl	8003ec4 <HAL_RCC_GetSysClockFreq>
 8003e82:	4602      	mov	r2, r0
 8003e84:	4b0b      	ldr	r3, [pc, #44]	; (8003eb4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	091b      	lsrs	r3, r3, #4
 8003e8a:	f003 030f 	and.w	r3, r3, #15
 8003e8e:	490a      	ldr	r1, [pc, #40]	; (8003eb8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e90:	5ccb      	ldrb	r3, [r1, r3]
 8003e92:	fa22 f303 	lsr.w	r3, r2, r3
 8003e96:	4a09      	ldr	r2, [pc, #36]	; (8003ebc <HAL_RCC_ClockConfig+0x1c4>)
 8003e98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e9a:	4b09      	ldr	r3, [pc, #36]	; (8003ec0 <HAL_RCC_ClockConfig+0x1c8>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7fe f8ae 	bl	8002000 <HAL_InitTick>

  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	40023c00 	.word	0x40023c00
 8003eb4:	40023800 	.word	0x40023800
 8003eb8:	08009bb0 	.word	0x08009bb0
 8003ebc:	20000014 	.word	0x20000014
 8003ec0:	20000018 	.word	0x20000018

08003ec4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ec8:	b094      	sub	sp, #80	; 0x50
 8003eca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	647b      	str	r3, [r7, #68]	; 0x44
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003edc:	4b79      	ldr	r3, [pc, #484]	; (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f003 030c 	and.w	r3, r3, #12
 8003ee4:	2b08      	cmp	r3, #8
 8003ee6:	d00d      	beq.n	8003f04 <HAL_RCC_GetSysClockFreq+0x40>
 8003ee8:	2b08      	cmp	r3, #8
 8003eea:	f200 80e1 	bhi.w	80040b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d002      	beq.n	8003ef8 <HAL_RCC_GetSysClockFreq+0x34>
 8003ef2:	2b04      	cmp	r3, #4
 8003ef4:	d003      	beq.n	8003efe <HAL_RCC_GetSysClockFreq+0x3a>
 8003ef6:	e0db      	b.n	80040b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ef8:	4b73      	ldr	r3, [pc, #460]	; (80040c8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003efa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003efc:	e0db      	b.n	80040b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003efe:	4b73      	ldr	r3, [pc, #460]	; (80040cc <HAL_RCC_GetSysClockFreq+0x208>)
 8003f00:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f02:	e0d8      	b.n	80040b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f04:	4b6f      	ldr	r3, [pc, #444]	; (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f0c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f0e:	4b6d      	ldr	r3, [pc, #436]	; (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d063      	beq.n	8003fe2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f1a:	4b6a      	ldr	r3, [pc, #424]	; (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	099b      	lsrs	r3, r3, #6
 8003f20:	2200      	movs	r2, #0
 8003f22:	63bb      	str	r3, [r7, #56]	; 0x38
 8003f24:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f2c:	633b      	str	r3, [r7, #48]	; 0x30
 8003f2e:	2300      	movs	r3, #0
 8003f30:	637b      	str	r3, [r7, #52]	; 0x34
 8003f32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003f36:	4622      	mov	r2, r4
 8003f38:	462b      	mov	r3, r5
 8003f3a:	f04f 0000 	mov.w	r0, #0
 8003f3e:	f04f 0100 	mov.w	r1, #0
 8003f42:	0159      	lsls	r1, r3, #5
 8003f44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f48:	0150      	lsls	r0, r2, #5
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	4621      	mov	r1, r4
 8003f50:	1a51      	subs	r1, r2, r1
 8003f52:	6139      	str	r1, [r7, #16]
 8003f54:	4629      	mov	r1, r5
 8003f56:	eb63 0301 	sbc.w	r3, r3, r1
 8003f5a:	617b      	str	r3, [r7, #20]
 8003f5c:	f04f 0200 	mov.w	r2, #0
 8003f60:	f04f 0300 	mov.w	r3, #0
 8003f64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f68:	4659      	mov	r1, fp
 8003f6a:	018b      	lsls	r3, r1, #6
 8003f6c:	4651      	mov	r1, sl
 8003f6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f72:	4651      	mov	r1, sl
 8003f74:	018a      	lsls	r2, r1, #6
 8003f76:	4651      	mov	r1, sl
 8003f78:	ebb2 0801 	subs.w	r8, r2, r1
 8003f7c:	4659      	mov	r1, fp
 8003f7e:	eb63 0901 	sbc.w	r9, r3, r1
 8003f82:	f04f 0200 	mov.w	r2, #0
 8003f86:	f04f 0300 	mov.w	r3, #0
 8003f8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f96:	4690      	mov	r8, r2
 8003f98:	4699      	mov	r9, r3
 8003f9a:	4623      	mov	r3, r4
 8003f9c:	eb18 0303 	adds.w	r3, r8, r3
 8003fa0:	60bb      	str	r3, [r7, #8]
 8003fa2:	462b      	mov	r3, r5
 8003fa4:	eb49 0303 	adc.w	r3, r9, r3
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	f04f 0200 	mov.w	r2, #0
 8003fae:	f04f 0300 	mov.w	r3, #0
 8003fb2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003fb6:	4629      	mov	r1, r5
 8003fb8:	024b      	lsls	r3, r1, #9
 8003fba:	4621      	mov	r1, r4
 8003fbc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fc0:	4621      	mov	r1, r4
 8003fc2:	024a      	lsls	r2, r1, #9
 8003fc4:	4610      	mov	r0, r2
 8003fc6:	4619      	mov	r1, r3
 8003fc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003fca:	2200      	movs	r2, #0
 8003fcc:	62bb      	str	r3, [r7, #40]	; 0x28
 8003fce:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003fd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003fd4:	f7fc fe60 	bl	8000c98 <__aeabi_uldivmod>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	460b      	mov	r3, r1
 8003fdc:	4613      	mov	r3, r2
 8003fde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fe0:	e058      	b.n	8004094 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fe2:	4b38      	ldr	r3, [pc, #224]	; (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	099b      	lsrs	r3, r3, #6
 8003fe8:	2200      	movs	r2, #0
 8003fea:	4618      	mov	r0, r3
 8003fec:	4611      	mov	r1, r2
 8003fee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ff2:	623b      	str	r3, [r7, #32]
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ff8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ffc:	4642      	mov	r2, r8
 8003ffe:	464b      	mov	r3, r9
 8004000:	f04f 0000 	mov.w	r0, #0
 8004004:	f04f 0100 	mov.w	r1, #0
 8004008:	0159      	lsls	r1, r3, #5
 800400a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800400e:	0150      	lsls	r0, r2, #5
 8004010:	4602      	mov	r2, r0
 8004012:	460b      	mov	r3, r1
 8004014:	4641      	mov	r1, r8
 8004016:	ebb2 0a01 	subs.w	sl, r2, r1
 800401a:	4649      	mov	r1, r9
 800401c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004020:	f04f 0200 	mov.w	r2, #0
 8004024:	f04f 0300 	mov.w	r3, #0
 8004028:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800402c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004030:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004034:	ebb2 040a 	subs.w	r4, r2, sl
 8004038:	eb63 050b 	sbc.w	r5, r3, fp
 800403c:	f04f 0200 	mov.w	r2, #0
 8004040:	f04f 0300 	mov.w	r3, #0
 8004044:	00eb      	lsls	r3, r5, #3
 8004046:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800404a:	00e2      	lsls	r2, r4, #3
 800404c:	4614      	mov	r4, r2
 800404e:	461d      	mov	r5, r3
 8004050:	4643      	mov	r3, r8
 8004052:	18e3      	adds	r3, r4, r3
 8004054:	603b      	str	r3, [r7, #0]
 8004056:	464b      	mov	r3, r9
 8004058:	eb45 0303 	adc.w	r3, r5, r3
 800405c:	607b      	str	r3, [r7, #4]
 800405e:	f04f 0200 	mov.w	r2, #0
 8004062:	f04f 0300 	mov.w	r3, #0
 8004066:	e9d7 4500 	ldrd	r4, r5, [r7]
 800406a:	4629      	mov	r1, r5
 800406c:	028b      	lsls	r3, r1, #10
 800406e:	4621      	mov	r1, r4
 8004070:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004074:	4621      	mov	r1, r4
 8004076:	028a      	lsls	r2, r1, #10
 8004078:	4610      	mov	r0, r2
 800407a:	4619      	mov	r1, r3
 800407c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800407e:	2200      	movs	r2, #0
 8004080:	61bb      	str	r3, [r7, #24]
 8004082:	61fa      	str	r2, [r7, #28]
 8004084:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004088:	f7fc fe06 	bl	8000c98 <__aeabi_uldivmod>
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4613      	mov	r3, r2
 8004092:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004094:	4b0b      	ldr	r3, [pc, #44]	; (80040c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	0c1b      	lsrs	r3, r3, #16
 800409a:	f003 0303 	and.w	r3, r3, #3
 800409e:	3301      	adds	r3, #1
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80040a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80040a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040ae:	e002      	b.n	80040b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040b0:	4b05      	ldr	r3, [pc, #20]	; (80040c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80040b2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80040b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3750      	adds	r7, #80	; 0x50
 80040bc:	46bd      	mov	sp, r7
 80040be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040c2:	bf00      	nop
 80040c4:	40023800 	.word	0x40023800
 80040c8:	00f42400 	.word	0x00f42400
 80040cc:	007a1200 	.word	0x007a1200

080040d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040d4:	4b03      	ldr	r3, [pc, #12]	; (80040e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80040d6:	681b      	ldr	r3, [r3, #0]
}
 80040d8:	4618      	mov	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	20000014 	.word	0x20000014

080040e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80040ec:	f7ff fff0 	bl	80040d0 <HAL_RCC_GetHCLKFreq>
 80040f0:	4602      	mov	r2, r0
 80040f2:	4b05      	ldr	r3, [pc, #20]	; (8004108 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	0a9b      	lsrs	r3, r3, #10
 80040f8:	f003 0307 	and.w	r3, r3, #7
 80040fc:	4903      	ldr	r1, [pc, #12]	; (800410c <HAL_RCC_GetPCLK1Freq+0x24>)
 80040fe:	5ccb      	ldrb	r3, [r1, r3]
 8004100:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004104:	4618      	mov	r0, r3
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40023800 	.word	0x40023800
 800410c:	08009bc0 	.word	0x08009bc0

08004110 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004114:	f7ff ffdc 	bl	80040d0 <HAL_RCC_GetHCLKFreq>
 8004118:	4602      	mov	r2, r0
 800411a:	4b05      	ldr	r3, [pc, #20]	; (8004130 <HAL_RCC_GetPCLK2Freq+0x20>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	0b5b      	lsrs	r3, r3, #13
 8004120:	f003 0307 	and.w	r3, r3, #7
 8004124:	4903      	ldr	r1, [pc, #12]	; (8004134 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004126:	5ccb      	ldrb	r3, [r1, r3]
 8004128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800412c:	4618      	mov	r0, r3
 800412e:	bd80      	pop	{r7, pc}
 8004130:	40023800 	.word	0x40023800
 8004134:	08009bc0 	.word	0x08009bc0

08004138 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d101      	bne.n	800414a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e041      	b.n	80041ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d106      	bne.n	8004164 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f7fd fd3e 	bl	8001be0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2202      	movs	r2, #2
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	3304      	adds	r3, #4
 8004174:	4619      	mov	r1, r3
 8004176:	4610      	mov	r0, r2
 8004178:	f000 fa8a 	bl	8004690 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041cc:	2300      	movs	r3, #0
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3708      	adds	r7, #8
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
	...

080041d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80041d8:	b480      	push	{r7}
 80041da:	b085      	sub	sp, #20
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d001      	beq.n	80041f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e03c      	b.n	800426a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2202      	movs	r2, #2
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a1e      	ldr	r2, [pc, #120]	; (8004278 <HAL_TIM_Base_Start+0xa0>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d018      	beq.n	8004234 <HAL_TIM_Base_Start+0x5c>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800420a:	d013      	beq.n	8004234 <HAL_TIM_Base_Start+0x5c>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a1a      	ldr	r2, [pc, #104]	; (800427c <HAL_TIM_Base_Start+0xa4>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d00e      	beq.n	8004234 <HAL_TIM_Base_Start+0x5c>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a19      	ldr	r2, [pc, #100]	; (8004280 <HAL_TIM_Base_Start+0xa8>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d009      	beq.n	8004234 <HAL_TIM_Base_Start+0x5c>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a17      	ldr	r2, [pc, #92]	; (8004284 <HAL_TIM_Base_Start+0xac>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d004      	beq.n	8004234 <HAL_TIM_Base_Start+0x5c>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a16      	ldr	r2, [pc, #88]	; (8004288 <HAL_TIM_Base_Start+0xb0>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d111      	bne.n	8004258 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 0307 	and.w	r3, r3, #7
 800423e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2b06      	cmp	r3, #6
 8004244:	d010      	beq.n	8004268 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f042 0201 	orr.w	r2, r2, #1
 8004254:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004256:	e007      	b.n	8004268 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681a      	ldr	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0201 	orr.w	r2, r2, #1
 8004266:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3714      	adds	r7, #20
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	40010000 	.word	0x40010000
 800427c:	40000400 	.word	0x40000400
 8004280:	40000800 	.word	0x40000800
 8004284:	40000c00 	.word	0x40000c00
 8004288:	40014000 	.word	0x40014000

0800428c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d122      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d11b      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f06f 0202 	mvn.w	r2, #2
 80042b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2201      	movs	r2, #1
 80042be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d003      	beq.n	80042d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 f9bf 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 80042d4:	e005      	b.n	80042e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 f9b1 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f000 f9c2 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	f003 0304 	and.w	r3, r3, #4
 80042f2:	2b04      	cmp	r3, #4
 80042f4:	d122      	bne.n	800433c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b04      	cmp	r3, #4
 8004302:	d11b      	bne.n	800433c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f06f 0204 	mvn.w	r2, #4
 800430c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2202      	movs	r2, #2
 8004312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800431e:	2b00      	cmp	r3, #0
 8004320:	d003      	beq.n	800432a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 f995 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 8004328:	e005      	b.n	8004336 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 f987 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f000 f998 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	f003 0308 	and.w	r3, r3, #8
 8004346:	2b08      	cmp	r3, #8
 8004348:	d122      	bne.n	8004390 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	f003 0308 	and.w	r3, r3, #8
 8004354:	2b08      	cmp	r3, #8
 8004356:	d11b      	bne.n	8004390 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f06f 0208 	mvn.w	r2, #8
 8004360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2204      	movs	r2, #4
 8004366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	69db      	ldr	r3, [r3, #28]
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 f96b 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 800437c:	e005      	b.n	800438a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 f95d 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 f96e 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	f003 0310 	and.w	r3, r3, #16
 800439a:	2b10      	cmp	r3, #16
 800439c:	d122      	bne.n	80043e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	f003 0310 	and.w	r3, r3, #16
 80043a8:	2b10      	cmp	r3, #16
 80043aa:	d11b      	bne.n	80043e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f06f 0210 	mvn.w	r2, #16
 80043b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2208      	movs	r2, #8
 80043ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 f941 	bl	8004652 <HAL_TIM_IC_CaptureCallback>
 80043d0:	e005      	b.n	80043de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f933 	bl	800463e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f944 	bl	8004666 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d10e      	bne.n	8004410 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d107      	bne.n	8004410 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f06f 0201 	mvn.w	r2, #1
 8004408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 f90d 	bl	800462a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800441a:	2b80      	cmp	r3, #128	; 0x80
 800441c:	d10e      	bne.n	800443c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004428:	2b80      	cmp	r3, #128	; 0x80
 800442a:	d107      	bne.n	800443c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 fabc 	bl	80049b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004446:	2b40      	cmp	r3, #64	; 0x40
 8004448:	d10e      	bne.n	8004468 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68db      	ldr	r3, [r3, #12]
 8004450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004454:	2b40      	cmp	r3, #64	; 0x40
 8004456:	d107      	bne.n	8004468 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 f909 	bl	800467a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	691b      	ldr	r3, [r3, #16]
 800446e:	f003 0320 	and.w	r3, r3, #32
 8004472:	2b20      	cmp	r3, #32
 8004474:	d10e      	bne.n	8004494 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	f003 0320 	and.w	r3, r3, #32
 8004480:	2b20      	cmp	r3, #32
 8004482:	d107      	bne.n	8004494 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f06f 0220 	mvn.w	r2, #32
 800448c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 fa86 	bl	80049a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004494:	bf00      	nop
 8004496:	3708      	adds	r7, #8
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044a6:	2300      	movs	r3, #0
 80044a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d101      	bne.n	80044b8 <HAL_TIM_ConfigClockSource+0x1c>
 80044b4:	2302      	movs	r3, #2
 80044b6:	e0b4      	b.n	8004622 <HAL_TIM_ConfigClockSource+0x186>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2202      	movs	r2, #2
 80044c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68ba      	ldr	r2, [r7, #8]
 80044e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044f0:	d03e      	beq.n	8004570 <HAL_TIM_ConfigClockSource+0xd4>
 80044f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044f6:	f200 8087 	bhi.w	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 80044fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044fe:	f000 8086 	beq.w	800460e <HAL_TIM_ConfigClockSource+0x172>
 8004502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004506:	d87f      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004508:	2b70      	cmp	r3, #112	; 0x70
 800450a:	d01a      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0xa6>
 800450c:	2b70      	cmp	r3, #112	; 0x70
 800450e:	d87b      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004510:	2b60      	cmp	r3, #96	; 0x60
 8004512:	d050      	beq.n	80045b6 <HAL_TIM_ConfigClockSource+0x11a>
 8004514:	2b60      	cmp	r3, #96	; 0x60
 8004516:	d877      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004518:	2b50      	cmp	r3, #80	; 0x50
 800451a:	d03c      	beq.n	8004596 <HAL_TIM_ConfigClockSource+0xfa>
 800451c:	2b50      	cmp	r3, #80	; 0x50
 800451e:	d873      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004520:	2b40      	cmp	r3, #64	; 0x40
 8004522:	d058      	beq.n	80045d6 <HAL_TIM_ConfigClockSource+0x13a>
 8004524:	2b40      	cmp	r3, #64	; 0x40
 8004526:	d86f      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004528:	2b30      	cmp	r3, #48	; 0x30
 800452a:	d064      	beq.n	80045f6 <HAL_TIM_ConfigClockSource+0x15a>
 800452c:	2b30      	cmp	r3, #48	; 0x30
 800452e:	d86b      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004530:	2b20      	cmp	r3, #32
 8004532:	d060      	beq.n	80045f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004534:	2b20      	cmp	r3, #32
 8004536:	d867      	bhi.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
 8004538:	2b00      	cmp	r3, #0
 800453a:	d05c      	beq.n	80045f6 <HAL_TIM_ConfigClockSource+0x15a>
 800453c:	2b10      	cmp	r3, #16
 800453e:	d05a      	beq.n	80045f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004540:	e062      	b.n	8004608 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6818      	ldr	r0, [r3, #0]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	6899      	ldr	r1, [r3, #8]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	685a      	ldr	r2, [r3, #4]
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	f000 f997 	bl	8004884 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004564:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68ba      	ldr	r2, [r7, #8]
 800456c:	609a      	str	r2, [r3, #8]
      break;
 800456e:	e04f      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6818      	ldr	r0, [r3, #0]
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	6899      	ldr	r1, [r3, #8]
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685a      	ldr	r2, [r3, #4]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	f000 f980 	bl	8004884 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689a      	ldr	r2, [r3, #8]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004592:	609a      	str	r2, [r3, #8]
      break;
 8004594:	e03c      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6818      	ldr	r0, [r3, #0]
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	6859      	ldr	r1, [r3, #4]
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	461a      	mov	r2, r3
 80045a4:	f000 f8f4 	bl	8004790 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2150      	movs	r1, #80	; 0x50
 80045ae:	4618      	mov	r0, r3
 80045b0:	f000 f94d 	bl	800484e <TIM_ITRx_SetConfig>
      break;
 80045b4:	e02c      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6818      	ldr	r0, [r3, #0]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	6859      	ldr	r1, [r3, #4]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	461a      	mov	r2, r3
 80045c4:	f000 f913 	bl	80047ee <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	2160      	movs	r1, #96	; 0x60
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 f93d 	bl	800484e <TIM_ITRx_SetConfig>
      break;
 80045d4:	e01c      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6818      	ldr	r0, [r3, #0]
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	6859      	ldr	r1, [r3, #4]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	461a      	mov	r2, r3
 80045e4:	f000 f8d4 	bl	8004790 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2140      	movs	r1, #64	; 0x40
 80045ee:	4618      	mov	r0, r3
 80045f0:	f000 f92d 	bl	800484e <TIM_ITRx_SetConfig>
      break;
 80045f4:	e00c      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4619      	mov	r1, r3
 8004600:	4610      	mov	r0, r2
 8004602:	f000 f924 	bl	800484e <TIM_ITRx_SetConfig>
      break;
 8004606:	e003      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	73fb      	strb	r3, [r7, #15]
      break;
 800460c:	e000      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800460e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004620:	7bfb      	ldrb	r3, [r7, #15]
}
 8004622:	4618      	mov	r0, r3
 8004624:	3710      	adds	r7, #16
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}

0800462a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800462a:	b480      	push	{r7}
 800462c:	b083      	sub	sp, #12
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004632:	bf00      	nop
 8004634:	370c      	adds	r7, #12
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr

0800463e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800463e:	b480      	push	{r7}
 8004640:	b083      	sub	sp, #12
 8004642:	af00      	add	r7, sp, #0
 8004644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004646:	bf00      	nop
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004652:	b480      	push	{r7}
 8004654:	b083      	sub	sp, #12
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800465a:	bf00      	nop
 800465c:	370c      	adds	r7, #12
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800466e:	bf00      	nop
 8004670:	370c      	adds	r7, #12
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr

0800467a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004682:	bf00      	nop
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
	...

08004690 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a34      	ldr	r2, [pc, #208]	; (8004774 <TIM_Base_SetConfig+0xe4>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d00f      	beq.n	80046c8 <TIM_Base_SetConfig+0x38>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ae:	d00b      	beq.n	80046c8 <TIM_Base_SetConfig+0x38>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a31      	ldr	r2, [pc, #196]	; (8004778 <TIM_Base_SetConfig+0xe8>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d007      	beq.n	80046c8 <TIM_Base_SetConfig+0x38>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a30      	ldr	r2, [pc, #192]	; (800477c <TIM_Base_SetConfig+0xec>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d003      	beq.n	80046c8 <TIM_Base_SetConfig+0x38>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	4a2f      	ldr	r2, [pc, #188]	; (8004780 <TIM_Base_SetConfig+0xf0>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d108      	bne.n	80046da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a25      	ldr	r2, [pc, #148]	; (8004774 <TIM_Base_SetConfig+0xe4>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d01b      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046e8:	d017      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a22      	ldr	r2, [pc, #136]	; (8004778 <TIM_Base_SetConfig+0xe8>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d013      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a21      	ldr	r2, [pc, #132]	; (800477c <TIM_Base_SetConfig+0xec>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d00f      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a20      	ldr	r2, [pc, #128]	; (8004780 <TIM_Base_SetConfig+0xf0>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d00b      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a1f      	ldr	r2, [pc, #124]	; (8004784 <TIM_Base_SetConfig+0xf4>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d007      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a1e      	ldr	r2, [pc, #120]	; (8004788 <TIM_Base_SetConfig+0xf8>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d003      	beq.n	800471a <TIM_Base_SetConfig+0x8a>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a1d      	ldr	r2, [pc, #116]	; (800478c <TIM_Base_SetConfig+0xfc>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d108      	bne.n	800472c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004720:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	4313      	orrs	r3, r2
 800472a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	4313      	orrs	r3, r2
 8004738:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	689a      	ldr	r2, [r3, #8]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	4a08      	ldr	r2, [pc, #32]	; (8004774 <TIM_Base_SetConfig+0xe4>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d103      	bne.n	8004760 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	691a      	ldr	r2, [r3, #16]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	615a      	str	r2, [r3, #20]
}
 8004766:	bf00      	nop
 8004768:	3714      	adds	r7, #20
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr
 8004772:	bf00      	nop
 8004774:	40010000 	.word	0x40010000
 8004778:	40000400 	.word	0x40000400
 800477c:	40000800 	.word	0x40000800
 8004780:	40000c00 	.word	0x40000c00
 8004784:	40014000 	.word	0x40014000
 8004788:	40014400 	.word	0x40014400
 800478c:	40014800 	.word	0x40014800

08004790 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004790:	b480      	push	{r7}
 8004792:	b087      	sub	sp, #28
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6a1b      	ldr	r3, [r3, #32]
 80047a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	f023 0201 	bic.w	r2, r3, #1
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	011b      	lsls	r3, r3, #4
 80047c0:	693a      	ldr	r2, [r7, #16]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	f023 030a 	bic.w	r3, r3, #10
 80047cc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80047ce:	697a      	ldr	r2, [r7, #20]
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	621a      	str	r2, [r3, #32]
}
 80047e2:	bf00      	nop
 80047e4:	371c      	adds	r7, #28
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr

080047ee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047ee:	b480      	push	{r7}
 80047f0:	b087      	sub	sp, #28
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	60f8      	str	r0, [r7, #12]
 80047f6:	60b9      	str	r1, [r7, #8]
 80047f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6a1b      	ldr	r3, [r3, #32]
 80047fe:	f023 0210 	bic.w	r2, r3, #16
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6a1b      	ldr	r3, [r3, #32]
 8004810:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004818:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	031b      	lsls	r3, r3, #12
 800481e:	697a      	ldr	r2, [r7, #20]
 8004820:	4313      	orrs	r3, r2
 8004822:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800482a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	011b      	lsls	r3, r3, #4
 8004830:	693a      	ldr	r2, [r7, #16]
 8004832:	4313      	orrs	r3, r2
 8004834:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	693a      	ldr	r2, [r7, #16]
 8004840:	621a      	str	r2, [r3, #32]
}
 8004842:	bf00      	nop
 8004844:	371c      	adds	r7, #28
 8004846:	46bd      	mov	sp, r7
 8004848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484c:	4770      	bx	lr

0800484e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800484e:	b480      	push	{r7}
 8004850:	b085      	sub	sp, #20
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]
 8004856:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004864:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004866:	683a      	ldr	r2, [r7, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	4313      	orrs	r3, r2
 800486c:	f043 0307 	orr.w	r3, r3, #7
 8004870:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68fa      	ldr	r2, [r7, #12]
 8004876:	609a      	str	r2, [r3, #8]
}
 8004878:	bf00      	nop
 800487a:	3714      	adds	r7, #20
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr

08004884 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004884:	b480      	push	{r7}
 8004886:	b087      	sub	sp, #28
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
 8004890:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800489e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	021a      	lsls	r2, r3, #8
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	431a      	orrs	r2, r3
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	4313      	orrs	r3, r2
 80048ac:	697a      	ldr	r2, [r7, #20]
 80048ae:	4313      	orrs	r3, r2
 80048b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	697a      	ldr	r2, [r7, #20]
 80048b6:	609a      	str	r2, [r3, #8]
}
 80048b8:	bf00      	nop
 80048ba:	371c      	adds	r7, #28
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d101      	bne.n	80048dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048d8:	2302      	movs	r3, #2
 80048da:	e050      	b.n	800497e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2202      	movs	r2, #2
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004902:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	4313      	orrs	r3, r2
 800490c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68fa      	ldr	r2, [r7, #12]
 8004914:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a1c      	ldr	r2, [pc, #112]	; (800498c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d018      	beq.n	8004952 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004928:	d013      	beq.n	8004952 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a18      	ldr	r2, [pc, #96]	; (8004990 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d00e      	beq.n	8004952 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a16      	ldr	r2, [pc, #88]	; (8004994 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d009      	beq.n	8004952 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a15      	ldr	r2, [pc, #84]	; (8004998 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d004      	beq.n	8004952 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a13      	ldr	r2, [pc, #76]	; (800499c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d10c      	bne.n	800496c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004958:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	68ba      	ldr	r2, [r7, #8]
 8004960:	4313      	orrs	r3, r2
 8004962:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	4618      	mov	r0, r3
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	40010000 	.word	0x40010000
 8004990:	40000400 	.word	0x40000400
 8004994:	40000800 	.word	0x40000800
 8004998:	40000c00 	.word	0x40000c00
 800499c:	40014000 	.word	0x40014000

080049a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049a8:	bf00      	nop
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049bc:	bf00      	nop
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr

080049c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b082      	sub	sp, #8
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d101      	bne.n	80049da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e03f      	b.n	8004a5a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d106      	bne.n	80049f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f7fd f91e 	bl	8001c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2224      	movs	r2, #36	; 0x24
 80049f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68da      	ldr	r2, [r3, #12]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f000 f929 	bl	8004c64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	691a      	ldr	r2, [r3, #16]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	695a      	ldr	r2, [r3, #20]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	68da      	ldr	r2, [r3, #12]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2220      	movs	r2, #32
 8004a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2220      	movs	r2, #32
 8004a54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3708      	adds	r7, #8
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b08a      	sub	sp, #40	; 0x28
 8004a66:	af02      	add	r7, sp, #8
 8004a68:	60f8      	str	r0, [r7, #12]
 8004a6a:	60b9      	str	r1, [r7, #8]
 8004a6c:	603b      	str	r3, [r7, #0]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a72:	2300      	movs	r3, #0
 8004a74:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	2b20      	cmp	r3, #32
 8004a80:	d17c      	bne.n	8004b7c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d002      	beq.n	8004a8e <HAL_UART_Transmit+0x2c>
 8004a88:	88fb      	ldrh	r3, [r7, #6]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e075      	b.n	8004b7e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d101      	bne.n	8004aa0 <HAL_UART_Transmit+0x3e>
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	e06e      	b.n	8004b7e <HAL_UART_Transmit+0x11c>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2221      	movs	r2, #33	; 0x21
 8004ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ab6:	f7fd fae7 	bl	8002088 <HAL_GetTick>
 8004aba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	88fa      	ldrh	r2, [r7, #6]
 8004ac0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	88fa      	ldrh	r2, [r7, #6]
 8004ac6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ad0:	d108      	bne.n	8004ae4 <HAL_UART_Transmit+0x82>
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d104      	bne.n	8004ae4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004ada:	2300      	movs	r3, #0
 8004adc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	61bb      	str	r3, [r7, #24]
 8004ae2:	e003      	b.n	8004aec <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ae8:	2300      	movs	r3, #0
 8004aea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004af4:	e02a      	b.n	8004b4c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	9300      	str	r3, [sp, #0]
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	2200      	movs	r2, #0
 8004afe:	2180      	movs	r1, #128	; 0x80
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f000 f840 	bl	8004b86 <UART_WaitOnFlagUntilTimeout>
 8004b06:	4603      	mov	r3, r0
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d001      	beq.n	8004b10 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e036      	b.n	8004b7e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d10b      	bne.n	8004b2e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	881b      	ldrh	r3, [r3, #0]
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b24:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	3302      	adds	r3, #2
 8004b2a:	61bb      	str	r3, [r7, #24]
 8004b2c:	e007      	b.n	8004b3e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	781a      	ldrb	r2, [r3, #0]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	3b01      	subs	r3, #1
 8004b46:	b29a      	uxth	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d1cf      	bne.n	8004af6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	2140      	movs	r1, #64	; 0x40
 8004b60:	68f8      	ldr	r0, [r7, #12]
 8004b62:	f000 f810 	bl	8004b86 <UART_WaitOnFlagUntilTimeout>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d001      	beq.n	8004b70 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e006      	b.n	8004b7e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2220      	movs	r2, #32
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	e000      	b.n	8004b7e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004b7c:	2302      	movs	r3, #2
  }
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3720      	adds	r7, #32
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}

08004b86 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b86:	b580      	push	{r7, lr}
 8004b88:	b090      	sub	sp, #64	; 0x40
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	60f8      	str	r0, [r7, #12]
 8004b8e:	60b9      	str	r1, [r7, #8]
 8004b90:	603b      	str	r3, [r7, #0]
 8004b92:	4613      	mov	r3, r2
 8004b94:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b96:	e050      	b.n	8004c3a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9e:	d04c      	beq.n	8004c3a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004ba0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d007      	beq.n	8004bb6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ba6:	f7fd fa6f 	bl	8002088 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004bb2:	429a      	cmp	r2, r3
 8004bb4:	d241      	bcs.n	8004c3a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	330c      	adds	r3, #12
 8004bbc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bc0:	e853 3f00 	ldrex	r3, [r3]
 8004bc4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	330c      	adds	r3, #12
 8004bd4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004bd6:	637a      	str	r2, [r7, #52]	; 0x34
 8004bd8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bda:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004bdc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004bde:	e841 2300 	strex	r3, r2, [r1]
 8004be2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1e5      	bne.n	8004bb6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	3314      	adds	r3, #20
 8004bf0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	613b      	str	r3, [r7, #16]
   return(result);
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	f023 0301 	bic.w	r3, r3, #1
 8004c00:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	3314      	adds	r3, #20
 8004c08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c0a:	623a      	str	r2, [r7, #32]
 8004c0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c0e:	69f9      	ldr	r1, [r7, #28]
 8004c10:	6a3a      	ldr	r2, [r7, #32]
 8004c12:	e841 2300 	strex	r3, r2, [r1]
 8004c16:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d1e5      	bne.n	8004bea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2220      	movs	r2, #32
 8004c22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2220      	movs	r2, #32
 8004c2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	e00f      	b.n	8004c5a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	4013      	ands	r3, r2
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	bf0c      	ite	eq
 8004c4a:	2301      	moveq	r3, #1
 8004c4c:	2300      	movne	r3, #0
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	461a      	mov	r2, r3
 8004c52:	79fb      	ldrb	r3, [r7, #7]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d09f      	beq.n	8004b98 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3740      	adds	r7, #64	; 0x40
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
	...

08004c64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c68:	b0c0      	sub	sp, #256	; 0x100
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	691b      	ldr	r3, [r3, #16]
 8004c78:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c80:	68d9      	ldr	r1, [r3, #12]
 8004c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c86:	681a      	ldr	r2, [r3, #0]
 8004c88:	ea40 0301 	orr.w	r3, r0, r1
 8004c8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	431a      	orrs	r2, r3
 8004c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	431a      	orrs	r2, r3
 8004ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ca8:	69db      	ldr	r3, [r3, #28]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004cbc:	f021 010c 	bic.w	r1, r1, #12
 8004cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004cca:	430b      	orrs	r3, r1
 8004ccc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	695b      	ldr	r3, [r3, #20]
 8004cd6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cde:	6999      	ldr	r1, [r3, #24]
 8004ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	ea40 0301 	orr.w	r3, r0, r1
 8004cea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	4b8f      	ldr	r3, [pc, #572]	; (8004f30 <UART_SetConfig+0x2cc>)
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d005      	beq.n	8004d04 <UART_SetConfig+0xa0>
 8004cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	4b8d      	ldr	r3, [pc, #564]	; (8004f34 <UART_SetConfig+0x2d0>)
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d104      	bne.n	8004d0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d04:	f7ff fa04 	bl	8004110 <HAL_RCC_GetPCLK2Freq>
 8004d08:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004d0c:	e003      	b.n	8004d16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d0e:	f7ff f9eb 	bl	80040e8 <HAL_RCC_GetPCLK1Freq>
 8004d12:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d20:	f040 810c 	bne.w	8004f3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d2e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d36:	4622      	mov	r2, r4
 8004d38:	462b      	mov	r3, r5
 8004d3a:	1891      	adds	r1, r2, r2
 8004d3c:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d3e:	415b      	adcs	r3, r3
 8004d40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004d46:	4621      	mov	r1, r4
 8004d48:	eb12 0801 	adds.w	r8, r2, r1
 8004d4c:	4629      	mov	r1, r5
 8004d4e:	eb43 0901 	adc.w	r9, r3, r1
 8004d52:	f04f 0200 	mov.w	r2, #0
 8004d56:	f04f 0300 	mov.w	r3, #0
 8004d5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d66:	4690      	mov	r8, r2
 8004d68:	4699      	mov	r9, r3
 8004d6a:	4623      	mov	r3, r4
 8004d6c:	eb18 0303 	adds.w	r3, r8, r3
 8004d70:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004d74:	462b      	mov	r3, r5
 8004d76:	eb49 0303 	adc.w	r3, r9, r3
 8004d7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004d8a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004d8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004d92:	460b      	mov	r3, r1
 8004d94:	18db      	adds	r3, r3, r3
 8004d96:	653b      	str	r3, [r7, #80]	; 0x50
 8004d98:	4613      	mov	r3, r2
 8004d9a:	eb42 0303 	adc.w	r3, r2, r3
 8004d9e:	657b      	str	r3, [r7, #84]	; 0x54
 8004da0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004da4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004da8:	f7fb ff76 	bl	8000c98 <__aeabi_uldivmod>
 8004dac:	4602      	mov	r2, r0
 8004dae:	460b      	mov	r3, r1
 8004db0:	4b61      	ldr	r3, [pc, #388]	; (8004f38 <UART_SetConfig+0x2d4>)
 8004db2:	fba3 2302 	umull	r2, r3, r3, r2
 8004db6:	095b      	lsrs	r3, r3, #5
 8004db8:	011c      	lsls	r4, r3, #4
 8004dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004dc4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004dc8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004dcc:	4642      	mov	r2, r8
 8004dce:	464b      	mov	r3, r9
 8004dd0:	1891      	adds	r1, r2, r2
 8004dd2:	64b9      	str	r1, [r7, #72]	; 0x48
 8004dd4:	415b      	adcs	r3, r3
 8004dd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dd8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004ddc:	4641      	mov	r1, r8
 8004dde:	eb12 0a01 	adds.w	sl, r2, r1
 8004de2:	4649      	mov	r1, r9
 8004de4:	eb43 0b01 	adc.w	fp, r3, r1
 8004de8:	f04f 0200 	mov.w	r2, #0
 8004dec:	f04f 0300 	mov.w	r3, #0
 8004df0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004df4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004df8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004dfc:	4692      	mov	sl, r2
 8004dfe:	469b      	mov	fp, r3
 8004e00:	4643      	mov	r3, r8
 8004e02:	eb1a 0303 	adds.w	r3, sl, r3
 8004e06:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e0a:	464b      	mov	r3, r9
 8004e0c:	eb4b 0303 	adc.w	r3, fp, r3
 8004e10:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e20:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004e28:	460b      	mov	r3, r1
 8004e2a:	18db      	adds	r3, r3, r3
 8004e2c:	643b      	str	r3, [r7, #64]	; 0x40
 8004e2e:	4613      	mov	r3, r2
 8004e30:	eb42 0303 	adc.w	r3, r2, r3
 8004e34:	647b      	str	r3, [r7, #68]	; 0x44
 8004e36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004e3e:	f7fb ff2b 	bl	8000c98 <__aeabi_uldivmod>
 8004e42:	4602      	mov	r2, r0
 8004e44:	460b      	mov	r3, r1
 8004e46:	4611      	mov	r1, r2
 8004e48:	4b3b      	ldr	r3, [pc, #236]	; (8004f38 <UART_SetConfig+0x2d4>)
 8004e4a:	fba3 2301 	umull	r2, r3, r3, r1
 8004e4e:	095b      	lsrs	r3, r3, #5
 8004e50:	2264      	movs	r2, #100	; 0x64
 8004e52:	fb02 f303 	mul.w	r3, r2, r3
 8004e56:	1acb      	subs	r3, r1, r3
 8004e58:	00db      	lsls	r3, r3, #3
 8004e5a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004e5e:	4b36      	ldr	r3, [pc, #216]	; (8004f38 <UART_SetConfig+0x2d4>)
 8004e60:	fba3 2302 	umull	r2, r3, r3, r2
 8004e64:	095b      	lsrs	r3, r3, #5
 8004e66:	005b      	lsls	r3, r3, #1
 8004e68:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e6c:	441c      	add	r4, r3
 8004e6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e72:	2200      	movs	r2, #0
 8004e74:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e78:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004e7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004e80:	4642      	mov	r2, r8
 8004e82:	464b      	mov	r3, r9
 8004e84:	1891      	adds	r1, r2, r2
 8004e86:	63b9      	str	r1, [r7, #56]	; 0x38
 8004e88:	415b      	adcs	r3, r3
 8004e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004e90:	4641      	mov	r1, r8
 8004e92:	1851      	adds	r1, r2, r1
 8004e94:	6339      	str	r1, [r7, #48]	; 0x30
 8004e96:	4649      	mov	r1, r9
 8004e98:	414b      	adcs	r3, r1
 8004e9a:	637b      	str	r3, [r7, #52]	; 0x34
 8004e9c:	f04f 0200 	mov.w	r2, #0
 8004ea0:	f04f 0300 	mov.w	r3, #0
 8004ea4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004ea8:	4659      	mov	r1, fp
 8004eaa:	00cb      	lsls	r3, r1, #3
 8004eac:	4651      	mov	r1, sl
 8004eae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004eb2:	4651      	mov	r1, sl
 8004eb4:	00ca      	lsls	r2, r1, #3
 8004eb6:	4610      	mov	r0, r2
 8004eb8:	4619      	mov	r1, r3
 8004eba:	4603      	mov	r3, r0
 8004ebc:	4642      	mov	r2, r8
 8004ebe:	189b      	adds	r3, r3, r2
 8004ec0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ec4:	464b      	mov	r3, r9
 8004ec6:	460a      	mov	r2, r1
 8004ec8:	eb42 0303 	adc.w	r3, r2, r3
 8004ecc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004edc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004ee0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004ee4:	460b      	mov	r3, r1
 8004ee6:	18db      	adds	r3, r3, r3
 8004ee8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004eea:	4613      	mov	r3, r2
 8004eec:	eb42 0303 	adc.w	r3, r2, r3
 8004ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ef2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ef6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004efa:	f7fb fecd 	bl	8000c98 <__aeabi_uldivmod>
 8004efe:	4602      	mov	r2, r0
 8004f00:	460b      	mov	r3, r1
 8004f02:	4b0d      	ldr	r3, [pc, #52]	; (8004f38 <UART_SetConfig+0x2d4>)
 8004f04:	fba3 1302 	umull	r1, r3, r3, r2
 8004f08:	095b      	lsrs	r3, r3, #5
 8004f0a:	2164      	movs	r1, #100	; 0x64
 8004f0c:	fb01 f303 	mul.w	r3, r1, r3
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	00db      	lsls	r3, r3, #3
 8004f14:	3332      	adds	r3, #50	; 0x32
 8004f16:	4a08      	ldr	r2, [pc, #32]	; (8004f38 <UART_SetConfig+0x2d4>)
 8004f18:	fba2 2303 	umull	r2, r3, r2, r3
 8004f1c:	095b      	lsrs	r3, r3, #5
 8004f1e:	f003 0207 	and.w	r2, r3, #7
 8004f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4422      	add	r2, r4
 8004f2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f2c:	e105      	b.n	800513a <UART_SetConfig+0x4d6>
 8004f2e:	bf00      	nop
 8004f30:	40011000 	.word	0x40011000
 8004f34:	40011400 	.word	0x40011400
 8004f38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f40:	2200      	movs	r2, #0
 8004f42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f46:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004f4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004f4e:	4642      	mov	r2, r8
 8004f50:	464b      	mov	r3, r9
 8004f52:	1891      	adds	r1, r2, r2
 8004f54:	6239      	str	r1, [r7, #32]
 8004f56:	415b      	adcs	r3, r3
 8004f58:	627b      	str	r3, [r7, #36]	; 0x24
 8004f5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f5e:	4641      	mov	r1, r8
 8004f60:	1854      	adds	r4, r2, r1
 8004f62:	4649      	mov	r1, r9
 8004f64:	eb43 0501 	adc.w	r5, r3, r1
 8004f68:	f04f 0200 	mov.w	r2, #0
 8004f6c:	f04f 0300 	mov.w	r3, #0
 8004f70:	00eb      	lsls	r3, r5, #3
 8004f72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f76:	00e2      	lsls	r2, r4, #3
 8004f78:	4614      	mov	r4, r2
 8004f7a:	461d      	mov	r5, r3
 8004f7c:	4643      	mov	r3, r8
 8004f7e:	18e3      	adds	r3, r4, r3
 8004f80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004f84:	464b      	mov	r3, r9
 8004f86:	eb45 0303 	adc.w	r3, r5, r3
 8004f8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004f9a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004f9e:	f04f 0200 	mov.w	r2, #0
 8004fa2:	f04f 0300 	mov.w	r3, #0
 8004fa6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004faa:	4629      	mov	r1, r5
 8004fac:	008b      	lsls	r3, r1, #2
 8004fae:	4621      	mov	r1, r4
 8004fb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fb4:	4621      	mov	r1, r4
 8004fb6:	008a      	lsls	r2, r1, #2
 8004fb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004fbc:	f7fb fe6c 	bl	8000c98 <__aeabi_uldivmod>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	4b60      	ldr	r3, [pc, #384]	; (8005148 <UART_SetConfig+0x4e4>)
 8004fc6:	fba3 2302 	umull	r2, r3, r3, r2
 8004fca:	095b      	lsrs	r3, r3, #5
 8004fcc:	011c      	lsls	r4, r3, #4
 8004fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004fd8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004fdc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004fe0:	4642      	mov	r2, r8
 8004fe2:	464b      	mov	r3, r9
 8004fe4:	1891      	adds	r1, r2, r2
 8004fe6:	61b9      	str	r1, [r7, #24]
 8004fe8:	415b      	adcs	r3, r3
 8004fea:	61fb      	str	r3, [r7, #28]
 8004fec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ff0:	4641      	mov	r1, r8
 8004ff2:	1851      	adds	r1, r2, r1
 8004ff4:	6139      	str	r1, [r7, #16]
 8004ff6:	4649      	mov	r1, r9
 8004ff8:	414b      	adcs	r3, r1
 8004ffa:	617b      	str	r3, [r7, #20]
 8004ffc:	f04f 0200 	mov.w	r2, #0
 8005000:	f04f 0300 	mov.w	r3, #0
 8005004:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005008:	4659      	mov	r1, fp
 800500a:	00cb      	lsls	r3, r1, #3
 800500c:	4651      	mov	r1, sl
 800500e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005012:	4651      	mov	r1, sl
 8005014:	00ca      	lsls	r2, r1, #3
 8005016:	4610      	mov	r0, r2
 8005018:	4619      	mov	r1, r3
 800501a:	4603      	mov	r3, r0
 800501c:	4642      	mov	r2, r8
 800501e:	189b      	adds	r3, r3, r2
 8005020:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005024:	464b      	mov	r3, r9
 8005026:	460a      	mov	r2, r1
 8005028:	eb42 0303 	adc.w	r3, r2, r3
 800502c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	67bb      	str	r3, [r7, #120]	; 0x78
 800503a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800503c:	f04f 0200 	mov.w	r2, #0
 8005040:	f04f 0300 	mov.w	r3, #0
 8005044:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005048:	4649      	mov	r1, r9
 800504a:	008b      	lsls	r3, r1, #2
 800504c:	4641      	mov	r1, r8
 800504e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005052:	4641      	mov	r1, r8
 8005054:	008a      	lsls	r2, r1, #2
 8005056:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800505a:	f7fb fe1d 	bl	8000c98 <__aeabi_uldivmod>
 800505e:	4602      	mov	r2, r0
 8005060:	460b      	mov	r3, r1
 8005062:	4b39      	ldr	r3, [pc, #228]	; (8005148 <UART_SetConfig+0x4e4>)
 8005064:	fba3 1302 	umull	r1, r3, r3, r2
 8005068:	095b      	lsrs	r3, r3, #5
 800506a:	2164      	movs	r1, #100	; 0x64
 800506c:	fb01 f303 	mul.w	r3, r1, r3
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	011b      	lsls	r3, r3, #4
 8005074:	3332      	adds	r3, #50	; 0x32
 8005076:	4a34      	ldr	r2, [pc, #208]	; (8005148 <UART_SetConfig+0x4e4>)
 8005078:	fba2 2303 	umull	r2, r3, r2, r3
 800507c:	095b      	lsrs	r3, r3, #5
 800507e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005082:	441c      	add	r4, r3
 8005084:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005088:	2200      	movs	r2, #0
 800508a:	673b      	str	r3, [r7, #112]	; 0x70
 800508c:	677a      	str	r2, [r7, #116]	; 0x74
 800508e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005092:	4642      	mov	r2, r8
 8005094:	464b      	mov	r3, r9
 8005096:	1891      	adds	r1, r2, r2
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	415b      	adcs	r3, r3
 800509c:	60fb      	str	r3, [r7, #12]
 800509e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050a2:	4641      	mov	r1, r8
 80050a4:	1851      	adds	r1, r2, r1
 80050a6:	6039      	str	r1, [r7, #0]
 80050a8:	4649      	mov	r1, r9
 80050aa:	414b      	adcs	r3, r1
 80050ac:	607b      	str	r3, [r7, #4]
 80050ae:	f04f 0200 	mov.w	r2, #0
 80050b2:	f04f 0300 	mov.w	r3, #0
 80050b6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80050ba:	4659      	mov	r1, fp
 80050bc:	00cb      	lsls	r3, r1, #3
 80050be:	4651      	mov	r1, sl
 80050c0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050c4:	4651      	mov	r1, sl
 80050c6:	00ca      	lsls	r2, r1, #3
 80050c8:	4610      	mov	r0, r2
 80050ca:	4619      	mov	r1, r3
 80050cc:	4603      	mov	r3, r0
 80050ce:	4642      	mov	r2, r8
 80050d0:	189b      	adds	r3, r3, r2
 80050d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80050d4:	464b      	mov	r3, r9
 80050d6:	460a      	mov	r2, r1
 80050d8:	eb42 0303 	adc.w	r3, r2, r3
 80050dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80050de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	663b      	str	r3, [r7, #96]	; 0x60
 80050e8:	667a      	str	r2, [r7, #100]	; 0x64
 80050ea:	f04f 0200 	mov.w	r2, #0
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80050f6:	4649      	mov	r1, r9
 80050f8:	008b      	lsls	r3, r1, #2
 80050fa:	4641      	mov	r1, r8
 80050fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005100:	4641      	mov	r1, r8
 8005102:	008a      	lsls	r2, r1, #2
 8005104:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005108:	f7fb fdc6 	bl	8000c98 <__aeabi_uldivmod>
 800510c:	4602      	mov	r2, r0
 800510e:	460b      	mov	r3, r1
 8005110:	4b0d      	ldr	r3, [pc, #52]	; (8005148 <UART_SetConfig+0x4e4>)
 8005112:	fba3 1302 	umull	r1, r3, r3, r2
 8005116:	095b      	lsrs	r3, r3, #5
 8005118:	2164      	movs	r1, #100	; 0x64
 800511a:	fb01 f303 	mul.w	r3, r1, r3
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	011b      	lsls	r3, r3, #4
 8005122:	3332      	adds	r3, #50	; 0x32
 8005124:	4a08      	ldr	r2, [pc, #32]	; (8005148 <UART_SetConfig+0x4e4>)
 8005126:	fba2 2303 	umull	r2, r3, r2, r3
 800512a:	095b      	lsrs	r3, r3, #5
 800512c:	f003 020f 	and.w	r2, r3, #15
 8005130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4422      	add	r2, r4
 8005138:	609a      	str	r2, [r3, #8]
}
 800513a:	bf00      	nop
 800513c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005140:	46bd      	mov	sp, r7
 8005142:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005146:	bf00      	nop
 8005148:	51eb851f 	.word	0x51eb851f

0800514c <__errno>:
 800514c:	4b01      	ldr	r3, [pc, #4]	; (8005154 <__errno+0x8>)
 800514e:	6818      	ldr	r0, [r3, #0]
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	20000020 	.word	0x20000020

08005158 <__libc_init_array>:
 8005158:	b570      	push	{r4, r5, r6, lr}
 800515a:	4d0d      	ldr	r5, [pc, #52]	; (8005190 <__libc_init_array+0x38>)
 800515c:	4c0d      	ldr	r4, [pc, #52]	; (8005194 <__libc_init_array+0x3c>)
 800515e:	1b64      	subs	r4, r4, r5
 8005160:	10a4      	asrs	r4, r4, #2
 8005162:	2600      	movs	r6, #0
 8005164:	42a6      	cmp	r6, r4
 8005166:	d109      	bne.n	800517c <__libc_init_array+0x24>
 8005168:	4d0b      	ldr	r5, [pc, #44]	; (8005198 <__libc_init_array+0x40>)
 800516a:	4c0c      	ldr	r4, [pc, #48]	; (800519c <__libc_init_array+0x44>)
 800516c:	f004 fcd4 	bl	8009b18 <_init>
 8005170:	1b64      	subs	r4, r4, r5
 8005172:	10a4      	asrs	r4, r4, #2
 8005174:	2600      	movs	r6, #0
 8005176:	42a6      	cmp	r6, r4
 8005178:	d105      	bne.n	8005186 <__libc_init_array+0x2e>
 800517a:	bd70      	pop	{r4, r5, r6, pc}
 800517c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005180:	4798      	blx	r3
 8005182:	3601      	adds	r6, #1
 8005184:	e7ee      	b.n	8005164 <__libc_init_array+0xc>
 8005186:	f855 3b04 	ldr.w	r3, [r5], #4
 800518a:	4798      	blx	r3
 800518c:	3601      	adds	r6, #1
 800518e:	e7f2      	b.n	8005176 <__libc_init_array+0x1e>
 8005190:	0800a0d8 	.word	0x0800a0d8
 8005194:	0800a0d8 	.word	0x0800a0d8
 8005198:	0800a0d8 	.word	0x0800a0d8
 800519c:	0800a0dc 	.word	0x0800a0dc

080051a0 <memset>:
 80051a0:	4402      	add	r2, r0
 80051a2:	4603      	mov	r3, r0
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d100      	bne.n	80051aa <memset+0xa>
 80051a8:	4770      	bx	lr
 80051aa:	f803 1b01 	strb.w	r1, [r3], #1
 80051ae:	e7f9      	b.n	80051a4 <memset+0x4>

080051b0 <__cvt>:
 80051b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051b4:	ec55 4b10 	vmov	r4, r5, d0
 80051b8:	2d00      	cmp	r5, #0
 80051ba:	460e      	mov	r6, r1
 80051bc:	4619      	mov	r1, r3
 80051be:	462b      	mov	r3, r5
 80051c0:	bfbb      	ittet	lt
 80051c2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80051c6:	461d      	movlt	r5, r3
 80051c8:	2300      	movge	r3, #0
 80051ca:	232d      	movlt	r3, #45	; 0x2d
 80051cc:	700b      	strb	r3, [r1, #0]
 80051ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80051d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80051d4:	4691      	mov	r9, r2
 80051d6:	f023 0820 	bic.w	r8, r3, #32
 80051da:	bfbc      	itt	lt
 80051dc:	4622      	movlt	r2, r4
 80051de:	4614      	movlt	r4, r2
 80051e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80051e4:	d005      	beq.n	80051f2 <__cvt+0x42>
 80051e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80051ea:	d100      	bne.n	80051ee <__cvt+0x3e>
 80051ec:	3601      	adds	r6, #1
 80051ee:	2102      	movs	r1, #2
 80051f0:	e000      	b.n	80051f4 <__cvt+0x44>
 80051f2:	2103      	movs	r1, #3
 80051f4:	ab03      	add	r3, sp, #12
 80051f6:	9301      	str	r3, [sp, #4]
 80051f8:	ab02      	add	r3, sp, #8
 80051fa:	9300      	str	r3, [sp, #0]
 80051fc:	ec45 4b10 	vmov	d0, r4, r5
 8005200:	4653      	mov	r3, sl
 8005202:	4632      	mov	r2, r6
 8005204:	f001 fe0c 	bl	8006e20 <_dtoa_r>
 8005208:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800520c:	4607      	mov	r7, r0
 800520e:	d102      	bne.n	8005216 <__cvt+0x66>
 8005210:	f019 0f01 	tst.w	r9, #1
 8005214:	d022      	beq.n	800525c <__cvt+0xac>
 8005216:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800521a:	eb07 0906 	add.w	r9, r7, r6
 800521e:	d110      	bne.n	8005242 <__cvt+0x92>
 8005220:	783b      	ldrb	r3, [r7, #0]
 8005222:	2b30      	cmp	r3, #48	; 0x30
 8005224:	d10a      	bne.n	800523c <__cvt+0x8c>
 8005226:	2200      	movs	r2, #0
 8005228:	2300      	movs	r3, #0
 800522a:	4620      	mov	r0, r4
 800522c:	4629      	mov	r1, r5
 800522e:	f7fb fc53 	bl	8000ad8 <__aeabi_dcmpeq>
 8005232:	b918      	cbnz	r0, 800523c <__cvt+0x8c>
 8005234:	f1c6 0601 	rsb	r6, r6, #1
 8005238:	f8ca 6000 	str.w	r6, [sl]
 800523c:	f8da 3000 	ldr.w	r3, [sl]
 8005240:	4499      	add	r9, r3
 8005242:	2200      	movs	r2, #0
 8005244:	2300      	movs	r3, #0
 8005246:	4620      	mov	r0, r4
 8005248:	4629      	mov	r1, r5
 800524a:	f7fb fc45 	bl	8000ad8 <__aeabi_dcmpeq>
 800524e:	b108      	cbz	r0, 8005254 <__cvt+0xa4>
 8005250:	f8cd 900c 	str.w	r9, [sp, #12]
 8005254:	2230      	movs	r2, #48	; 0x30
 8005256:	9b03      	ldr	r3, [sp, #12]
 8005258:	454b      	cmp	r3, r9
 800525a:	d307      	bcc.n	800526c <__cvt+0xbc>
 800525c:	9b03      	ldr	r3, [sp, #12]
 800525e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005260:	1bdb      	subs	r3, r3, r7
 8005262:	4638      	mov	r0, r7
 8005264:	6013      	str	r3, [r2, #0]
 8005266:	b004      	add	sp, #16
 8005268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800526c:	1c59      	adds	r1, r3, #1
 800526e:	9103      	str	r1, [sp, #12]
 8005270:	701a      	strb	r2, [r3, #0]
 8005272:	e7f0      	b.n	8005256 <__cvt+0xa6>

08005274 <__exponent>:
 8005274:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005276:	4603      	mov	r3, r0
 8005278:	2900      	cmp	r1, #0
 800527a:	bfb8      	it	lt
 800527c:	4249      	neglt	r1, r1
 800527e:	f803 2b02 	strb.w	r2, [r3], #2
 8005282:	bfb4      	ite	lt
 8005284:	222d      	movlt	r2, #45	; 0x2d
 8005286:	222b      	movge	r2, #43	; 0x2b
 8005288:	2909      	cmp	r1, #9
 800528a:	7042      	strb	r2, [r0, #1]
 800528c:	dd2a      	ble.n	80052e4 <__exponent+0x70>
 800528e:	f10d 0407 	add.w	r4, sp, #7
 8005292:	46a4      	mov	ip, r4
 8005294:	270a      	movs	r7, #10
 8005296:	46a6      	mov	lr, r4
 8005298:	460a      	mov	r2, r1
 800529a:	fb91 f6f7 	sdiv	r6, r1, r7
 800529e:	fb07 1516 	mls	r5, r7, r6, r1
 80052a2:	3530      	adds	r5, #48	; 0x30
 80052a4:	2a63      	cmp	r2, #99	; 0x63
 80052a6:	f104 34ff 	add.w	r4, r4, #4294967295
 80052aa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80052ae:	4631      	mov	r1, r6
 80052b0:	dcf1      	bgt.n	8005296 <__exponent+0x22>
 80052b2:	3130      	adds	r1, #48	; 0x30
 80052b4:	f1ae 0502 	sub.w	r5, lr, #2
 80052b8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80052bc:	1c44      	adds	r4, r0, #1
 80052be:	4629      	mov	r1, r5
 80052c0:	4561      	cmp	r1, ip
 80052c2:	d30a      	bcc.n	80052da <__exponent+0x66>
 80052c4:	f10d 0209 	add.w	r2, sp, #9
 80052c8:	eba2 020e 	sub.w	r2, r2, lr
 80052cc:	4565      	cmp	r5, ip
 80052ce:	bf88      	it	hi
 80052d0:	2200      	movhi	r2, #0
 80052d2:	4413      	add	r3, r2
 80052d4:	1a18      	subs	r0, r3, r0
 80052d6:	b003      	add	sp, #12
 80052d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052de:	f804 2f01 	strb.w	r2, [r4, #1]!
 80052e2:	e7ed      	b.n	80052c0 <__exponent+0x4c>
 80052e4:	2330      	movs	r3, #48	; 0x30
 80052e6:	3130      	adds	r1, #48	; 0x30
 80052e8:	7083      	strb	r3, [r0, #2]
 80052ea:	70c1      	strb	r1, [r0, #3]
 80052ec:	1d03      	adds	r3, r0, #4
 80052ee:	e7f1      	b.n	80052d4 <__exponent+0x60>

080052f0 <_printf_float>:
 80052f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052f4:	ed2d 8b02 	vpush	{d8}
 80052f8:	b08d      	sub	sp, #52	; 0x34
 80052fa:	460c      	mov	r4, r1
 80052fc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005300:	4616      	mov	r6, r2
 8005302:	461f      	mov	r7, r3
 8005304:	4605      	mov	r5, r0
 8005306:	f002 fefb 	bl	8008100 <_localeconv_r>
 800530a:	f8d0 a000 	ldr.w	sl, [r0]
 800530e:	4650      	mov	r0, sl
 8005310:	f7fa ff66 	bl	80001e0 <strlen>
 8005314:	2300      	movs	r3, #0
 8005316:	930a      	str	r3, [sp, #40]	; 0x28
 8005318:	6823      	ldr	r3, [r4, #0]
 800531a:	9305      	str	r3, [sp, #20]
 800531c:	f8d8 3000 	ldr.w	r3, [r8]
 8005320:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005324:	3307      	adds	r3, #7
 8005326:	f023 0307 	bic.w	r3, r3, #7
 800532a:	f103 0208 	add.w	r2, r3, #8
 800532e:	f8c8 2000 	str.w	r2, [r8]
 8005332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005336:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800533a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800533e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005342:	9307      	str	r3, [sp, #28]
 8005344:	f8cd 8018 	str.w	r8, [sp, #24]
 8005348:	ee08 0a10 	vmov	s16, r0
 800534c:	4b9f      	ldr	r3, [pc, #636]	; (80055cc <_printf_float+0x2dc>)
 800534e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005352:	f04f 32ff 	mov.w	r2, #4294967295
 8005356:	f7fb fbf1 	bl	8000b3c <__aeabi_dcmpun>
 800535a:	bb88      	cbnz	r0, 80053c0 <_printf_float+0xd0>
 800535c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005360:	4b9a      	ldr	r3, [pc, #616]	; (80055cc <_printf_float+0x2dc>)
 8005362:	f04f 32ff 	mov.w	r2, #4294967295
 8005366:	f7fb fbcb 	bl	8000b00 <__aeabi_dcmple>
 800536a:	bb48      	cbnz	r0, 80053c0 <_printf_float+0xd0>
 800536c:	2200      	movs	r2, #0
 800536e:	2300      	movs	r3, #0
 8005370:	4640      	mov	r0, r8
 8005372:	4649      	mov	r1, r9
 8005374:	f7fb fbba 	bl	8000aec <__aeabi_dcmplt>
 8005378:	b110      	cbz	r0, 8005380 <_printf_float+0x90>
 800537a:	232d      	movs	r3, #45	; 0x2d
 800537c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005380:	4b93      	ldr	r3, [pc, #588]	; (80055d0 <_printf_float+0x2e0>)
 8005382:	4894      	ldr	r0, [pc, #592]	; (80055d4 <_printf_float+0x2e4>)
 8005384:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005388:	bf94      	ite	ls
 800538a:	4698      	movls	r8, r3
 800538c:	4680      	movhi	r8, r0
 800538e:	2303      	movs	r3, #3
 8005390:	6123      	str	r3, [r4, #16]
 8005392:	9b05      	ldr	r3, [sp, #20]
 8005394:	f023 0204 	bic.w	r2, r3, #4
 8005398:	6022      	str	r2, [r4, #0]
 800539a:	f04f 0900 	mov.w	r9, #0
 800539e:	9700      	str	r7, [sp, #0]
 80053a0:	4633      	mov	r3, r6
 80053a2:	aa0b      	add	r2, sp, #44	; 0x2c
 80053a4:	4621      	mov	r1, r4
 80053a6:	4628      	mov	r0, r5
 80053a8:	f000 f9d8 	bl	800575c <_printf_common>
 80053ac:	3001      	adds	r0, #1
 80053ae:	f040 8090 	bne.w	80054d2 <_printf_float+0x1e2>
 80053b2:	f04f 30ff 	mov.w	r0, #4294967295
 80053b6:	b00d      	add	sp, #52	; 0x34
 80053b8:	ecbd 8b02 	vpop	{d8}
 80053bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053c0:	4642      	mov	r2, r8
 80053c2:	464b      	mov	r3, r9
 80053c4:	4640      	mov	r0, r8
 80053c6:	4649      	mov	r1, r9
 80053c8:	f7fb fbb8 	bl	8000b3c <__aeabi_dcmpun>
 80053cc:	b140      	cbz	r0, 80053e0 <_printf_float+0xf0>
 80053ce:	464b      	mov	r3, r9
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	bfbc      	itt	lt
 80053d4:	232d      	movlt	r3, #45	; 0x2d
 80053d6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80053da:	487f      	ldr	r0, [pc, #508]	; (80055d8 <_printf_float+0x2e8>)
 80053dc:	4b7f      	ldr	r3, [pc, #508]	; (80055dc <_printf_float+0x2ec>)
 80053de:	e7d1      	b.n	8005384 <_printf_float+0x94>
 80053e0:	6863      	ldr	r3, [r4, #4]
 80053e2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80053e6:	9206      	str	r2, [sp, #24]
 80053e8:	1c5a      	adds	r2, r3, #1
 80053ea:	d13f      	bne.n	800546c <_printf_float+0x17c>
 80053ec:	2306      	movs	r3, #6
 80053ee:	6063      	str	r3, [r4, #4]
 80053f0:	9b05      	ldr	r3, [sp, #20]
 80053f2:	6861      	ldr	r1, [r4, #4]
 80053f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80053f8:	2300      	movs	r3, #0
 80053fa:	9303      	str	r3, [sp, #12]
 80053fc:	ab0a      	add	r3, sp, #40	; 0x28
 80053fe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005402:	ab09      	add	r3, sp, #36	; 0x24
 8005404:	ec49 8b10 	vmov	d0, r8, r9
 8005408:	9300      	str	r3, [sp, #0]
 800540a:	6022      	str	r2, [r4, #0]
 800540c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005410:	4628      	mov	r0, r5
 8005412:	f7ff fecd 	bl	80051b0 <__cvt>
 8005416:	9b06      	ldr	r3, [sp, #24]
 8005418:	9909      	ldr	r1, [sp, #36]	; 0x24
 800541a:	2b47      	cmp	r3, #71	; 0x47
 800541c:	4680      	mov	r8, r0
 800541e:	d108      	bne.n	8005432 <_printf_float+0x142>
 8005420:	1cc8      	adds	r0, r1, #3
 8005422:	db02      	blt.n	800542a <_printf_float+0x13a>
 8005424:	6863      	ldr	r3, [r4, #4]
 8005426:	4299      	cmp	r1, r3
 8005428:	dd41      	ble.n	80054ae <_printf_float+0x1be>
 800542a:	f1ab 0b02 	sub.w	fp, fp, #2
 800542e:	fa5f fb8b 	uxtb.w	fp, fp
 8005432:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005436:	d820      	bhi.n	800547a <_printf_float+0x18a>
 8005438:	3901      	subs	r1, #1
 800543a:	465a      	mov	r2, fp
 800543c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005440:	9109      	str	r1, [sp, #36]	; 0x24
 8005442:	f7ff ff17 	bl	8005274 <__exponent>
 8005446:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005448:	1813      	adds	r3, r2, r0
 800544a:	2a01      	cmp	r2, #1
 800544c:	4681      	mov	r9, r0
 800544e:	6123      	str	r3, [r4, #16]
 8005450:	dc02      	bgt.n	8005458 <_printf_float+0x168>
 8005452:	6822      	ldr	r2, [r4, #0]
 8005454:	07d2      	lsls	r2, r2, #31
 8005456:	d501      	bpl.n	800545c <_printf_float+0x16c>
 8005458:	3301      	adds	r3, #1
 800545a:	6123      	str	r3, [r4, #16]
 800545c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005460:	2b00      	cmp	r3, #0
 8005462:	d09c      	beq.n	800539e <_printf_float+0xae>
 8005464:	232d      	movs	r3, #45	; 0x2d
 8005466:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800546a:	e798      	b.n	800539e <_printf_float+0xae>
 800546c:	9a06      	ldr	r2, [sp, #24]
 800546e:	2a47      	cmp	r2, #71	; 0x47
 8005470:	d1be      	bne.n	80053f0 <_printf_float+0x100>
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1bc      	bne.n	80053f0 <_printf_float+0x100>
 8005476:	2301      	movs	r3, #1
 8005478:	e7b9      	b.n	80053ee <_printf_float+0xfe>
 800547a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800547e:	d118      	bne.n	80054b2 <_printf_float+0x1c2>
 8005480:	2900      	cmp	r1, #0
 8005482:	6863      	ldr	r3, [r4, #4]
 8005484:	dd0b      	ble.n	800549e <_printf_float+0x1ae>
 8005486:	6121      	str	r1, [r4, #16]
 8005488:	b913      	cbnz	r3, 8005490 <_printf_float+0x1a0>
 800548a:	6822      	ldr	r2, [r4, #0]
 800548c:	07d0      	lsls	r0, r2, #31
 800548e:	d502      	bpl.n	8005496 <_printf_float+0x1a6>
 8005490:	3301      	adds	r3, #1
 8005492:	440b      	add	r3, r1
 8005494:	6123      	str	r3, [r4, #16]
 8005496:	65a1      	str	r1, [r4, #88]	; 0x58
 8005498:	f04f 0900 	mov.w	r9, #0
 800549c:	e7de      	b.n	800545c <_printf_float+0x16c>
 800549e:	b913      	cbnz	r3, 80054a6 <_printf_float+0x1b6>
 80054a0:	6822      	ldr	r2, [r4, #0]
 80054a2:	07d2      	lsls	r2, r2, #31
 80054a4:	d501      	bpl.n	80054aa <_printf_float+0x1ba>
 80054a6:	3302      	adds	r3, #2
 80054a8:	e7f4      	b.n	8005494 <_printf_float+0x1a4>
 80054aa:	2301      	movs	r3, #1
 80054ac:	e7f2      	b.n	8005494 <_printf_float+0x1a4>
 80054ae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80054b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054b4:	4299      	cmp	r1, r3
 80054b6:	db05      	blt.n	80054c4 <_printf_float+0x1d4>
 80054b8:	6823      	ldr	r3, [r4, #0]
 80054ba:	6121      	str	r1, [r4, #16]
 80054bc:	07d8      	lsls	r0, r3, #31
 80054be:	d5ea      	bpl.n	8005496 <_printf_float+0x1a6>
 80054c0:	1c4b      	adds	r3, r1, #1
 80054c2:	e7e7      	b.n	8005494 <_printf_float+0x1a4>
 80054c4:	2900      	cmp	r1, #0
 80054c6:	bfd4      	ite	le
 80054c8:	f1c1 0202 	rsble	r2, r1, #2
 80054cc:	2201      	movgt	r2, #1
 80054ce:	4413      	add	r3, r2
 80054d0:	e7e0      	b.n	8005494 <_printf_float+0x1a4>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	055a      	lsls	r2, r3, #21
 80054d6:	d407      	bmi.n	80054e8 <_printf_float+0x1f8>
 80054d8:	6923      	ldr	r3, [r4, #16]
 80054da:	4642      	mov	r2, r8
 80054dc:	4631      	mov	r1, r6
 80054de:	4628      	mov	r0, r5
 80054e0:	47b8      	blx	r7
 80054e2:	3001      	adds	r0, #1
 80054e4:	d12c      	bne.n	8005540 <_printf_float+0x250>
 80054e6:	e764      	b.n	80053b2 <_printf_float+0xc2>
 80054e8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80054ec:	f240 80e0 	bls.w	80056b0 <_printf_float+0x3c0>
 80054f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80054f4:	2200      	movs	r2, #0
 80054f6:	2300      	movs	r3, #0
 80054f8:	f7fb faee 	bl	8000ad8 <__aeabi_dcmpeq>
 80054fc:	2800      	cmp	r0, #0
 80054fe:	d034      	beq.n	800556a <_printf_float+0x27a>
 8005500:	4a37      	ldr	r2, [pc, #220]	; (80055e0 <_printf_float+0x2f0>)
 8005502:	2301      	movs	r3, #1
 8005504:	4631      	mov	r1, r6
 8005506:	4628      	mov	r0, r5
 8005508:	47b8      	blx	r7
 800550a:	3001      	adds	r0, #1
 800550c:	f43f af51 	beq.w	80053b2 <_printf_float+0xc2>
 8005510:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005514:	429a      	cmp	r2, r3
 8005516:	db02      	blt.n	800551e <_printf_float+0x22e>
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	07d8      	lsls	r0, r3, #31
 800551c:	d510      	bpl.n	8005540 <_printf_float+0x250>
 800551e:	ee18 3a10 	vmov	r3, s16
 8005522:	4652      	mov	r2, sl
 8005524:	4631      	mov	r1, r6
 8005526:	4628      	mov	r0, r5
 8005528:	47b8      	blx	r7
 800552a:	3001      	adds	r0, #1
 800552c:	f43f af41 	beq.w	80053b2 <_printf_float+0xc2>
 8005530:	f04f 0800 	mov.w	r8, #0
 8005534:	f104 091a 	add.w	r9, r4, #26
 8005538:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800553a:	3b01      	subs	r3, #1
 800553c:	4543      	cmp	r3, r8
 800553e:	dc09      	bgt.n	8005554 <_printf_float+0x264>
 8005540:	6823      	ldr	r3, [r4, #0]
 8005542:	079b      	lsls	r3, r3, #30
 8005544:	f100 8105 	bmi.w	8005752 <_printf_float+0x462>
 8005548:	68e0      	ldr	r0, [r4, #12]
 800554a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800554c:	4298      	cmp	r0, r3
 800554e:	bfb8      	it	lt
 8005550:	4618      	movlt	r0, r3
 8005552:	e730      	b.n	80053b6 <_printf_float+0xc6>
 8005554:	2301      	movs	r3, #1
 8005556:	464a      	mov	r2, r9
 8005558:	4631      	mov	r1, r6
 800555a:	4628      	mov	r0, r5
 800555c:	47b8      	blx	r7
 800555e:	3001      	adds	r0, #1
 8005560:	f43f af27 	beq.w	80053b2 <_printf_float+0xc2>
 8005564:	f108 0801 	add.w	r8, r8, #1
 8005568:	e7e6      	b.n	8005538 <_printf_float+0x248>
 800556a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800556c:	2b00      	cmp	r3, #0
 800556e:	dc39      	bgt.n	80055e4 <_printf_float+0x2f4>
 8005570:	4a1b      	ldr	r2, [pc, #108]	; (80055e0 <_printf_float+0x2f0>)
 8005572:	2301      	movs	r3, #1
 8005574:	4631      	mov	r1, r6
 8005576:	4628      	mov	r0, r5
 8005578:	47b8      	blx	r7
 800557a:	3001      	adds	r0, #1
 800557c:	f43f af19 	beq.w	80053b2 <_printf_float+0xc2>
 8005580:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005584:	4313      	orrs	r3, r2
 8005586:	d102      	bne.n	800558e <_printf_float+0x29e>
 8005588:	6823      	ldr	r3, [r4, #0]
 800558a:	07d9      	lsls	r1, r3, #31
 800558c:	d5d8      	bpl.n	8005540 <_printf_float+0x250>
 800558e:	ee18 3a10 	vmov	r3, s16
 8005592:	4652      	mov	r2, sl
 8005594:	4631      	mov	r1, r6
 8005596:	4628      	mov	r0, r5
 8005598:	47b8      	blx	r7
 800559a:	3001      	adds	r0, #1
 800559c:	f43f af09 	beq.w	80053b2 <_printf_float+0xc2>
 80055a0:	f04f 0900 	mov.w	r9, #0
 80055a4:	f104 0a1a 	add.w	sl, r4, #26
 80055a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055aa:	425b      	negs	r3, r3
 80055ac:	454b      	cmp	r3, r9
 80055ae:	dc01      	bgt.n	80055b4 <_printf_float+0x2c4>
 80055b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055b2:	e792      	b.n	80054da <_printf_float+0x1ea>
 80055b4:	2301      	movs	r3, #1
 80055b6:	4652      	mov	r2, sl
 80055b8:	4631      	mov	r1, r6
 80055ba:	4628      	mov	r0, r5
 80055bc:	47b8      	blx	r7
 80055be:	3001      	adds	r0, #1
 80055c0:	f43f aef7 	beq.w	80053b2 <_printf_float+0xc2>
 80055c4:	f109 0901 	add.w	r9, r9, #1
 80055c8:	e7ee      	b.n	80055a8 <_printf_float+0x2b8>
 80055ca:	bf00      	nop
 80055cc:	7fefffff 	.word	0x7fefffff
 80055d0:	08009bd4 	.word	0x08009bd4
 80055d4:	08009bd8 	.word	0x08009bd8
 80055d8:	08009be0 	.word	0x08009be0
 80055dc:	08009bdc 	.word	0x08009bdc
 80055e0:	08009be4 	.word	0x08009be4
 80055e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80055e8:	429a      	cmp	r2, r3
 80055ea:	bfa8      	it	ge
 80055ec:	461a      	movge	r2, r3
 80055ee:	2a00      	cmp	r2, #0
 80055f0:	4691      	mov	r9, r2
 80055f2:	dc37      	bgt.n	8005664 <_printf_float+0x374>
 80055f4:	f04f 0b00 	mov.w	fp, #0
 80055f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055fc:	f104 021a 	add.w	r2, r4, #26
 8005600:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005602:	9305      	str	r3, [sp, #20]
 8005604:	eba3 0309 	sub.w	r3, r3, r9
 8005608:	455b      	cmp	r3, fp
 800560a:	dc33      	bgt.n	8005674 <_printf_float+0x384>
 800560c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005610:	429a      	cmp	r2, r3
 8005612:	db3b      	blt.n	800568c <_printf_float+0x39c>
 8005614:	6823      	ldr	r3, [r4, #0]
 8005616:	07da      	lsls	r2, r3, #31
 8005618:	d438      	bmi.n	800568c <_printf_float+0x39c>
 800561a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800561c:	9a05      	ldr	r2, [sp, #20]
 800561e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005620:	1a9a      	subs	r2, r3, r2
 8005622:	eba3 0901 	sub.w	r9, r3, r1
 8005626:	4591      	cmp	r9, r2
 8005628:	bfa8      	it	ge
 800562a:	4691      	movge	r9, r2
 800562c:	f1b9 0f00 	cmp.w	r9, #0
 8005630:	dc35      	bgt.n	800569e <_printf_float+0x3ae>
 8005632:	f04f 0800 	mov.w	r8, #0
 8005636:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800563a:	f104 0a1a 	add.w	sl, r4, #26
 800563e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005642:	1a9b      	subs	r3, r3, r2
 8005644:	eba3 0309 	sub.w	r3, r3, r9
 8005648:	4543      	cmp	r3, r8
 800564a:	f77f af79 	ble.w	8005540 <_printf_float+0x250>
 800564e:	2301      	movs	r3, #1
 8005650:	4652      	mov	r2, sl
 8005652:	4631      	mov	r1, r6
 8005654:	4628      	mov	r0, r5
 8005656:	47b8      	blx	r7
 8005658:	3001      	adds	r0, #1
 800565a:	f43f aeaa 	beq.w	80053b2 <_printf_float+0xc2>
 800565e:	f108 0801 	add.w	r8, r8, #1
 8005662:	e7ec      	b.n	800563e <_printf_float+0x34e>
 8005664:	4613      	mov	r3, r2
 8005666:	4631      	mov	r1, r6
 8005668:	4642      	mov	r2, r8
 800566a:	4628      	mov	r0, r5
 800566c:	47b8      	blx	r7
 800566e:	3001      	adds	r0, #1
 8005670:	d1c0      	bne.n	80055f4 <_printf_float+0x304>
 8005672:	e69e      	b.n	80053b2 <_printf_float+0xc2>
 8005674:	2301      	movs	r3, #1
 8005676:	4631      	mov	r1, r6
 8005678:	4628      	mov	r0, r5
 800567a:	9205      	str	r2, [sp, #20]
 800567c:	47b8      	blx	r7
 800567e:	3001      	adds	r0, #1
 8005680:	f43f ae97 	beq.w	80053b2 <_printf_float+0xc2>
 8005684:	9a05      	ldr	r2, [sp, #20]
 8005686:	f10b 0b01 	add.w	fp, fp, #1
 800568a:	e7b9      	b.n	8005600 <_printf_float+0x310>
 800568c:	ee18 3a10 	vmov	r3, s16
 8005690:	4652      	mov	r2, sl
 8005692:	4631      	mov	r1, r6
 8005694:	4628      	mov	r0, r5
 8005696:	47b8      	blx	r7
 8005698:	3001      	adds	r0, #1
 800569a:	d1be      	bne.n	800561a <_printf_float+0x32a>
 800569c:	e689      	b.n	80053b2 <_printf_float+0xc2>
 800569e:	9a05      	ldr	r2, [sp, #20]
 80056a0:	464b      	mov	r3, r9
 80056a2:	4442      	add	r2, r8
 80056a4:	4631      	mov	r1, r6
 80056a6:	4628      	mov	r0, r5
 80056a8:	47b8      	blx	r7
 80056aa:	3001      	adds	r0, #1
 80056ac:	d1c1      	bne.n	8005632 <_printf_float+0x342>
 80056ae:	e680      	b.n	80053b2 <_printf_float+0xc2>
 80056b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056b2:	2a01      	cmp	r2, #1
 80056b4:	dc01      	bgt.n	80056ba <_printf_float+0x3ca>
 80056b6:	07db      	lsls	r3, r3, #31
 80056b8:	d538      	bpl.n	800572c <_printf_float+0x43c>
 80056ba:	2301      	movs	r3, #1
 80056bc:	4642      	mov	r2, r8
 80056be:	4631      	mov	r1, r6
 80056c0:	4628      	mov	r0, r5
 80056c2:	47b8      	blx	r7
 80056c4:	3001      	adds	r0, #1
 80056c6:	f43f ae74 	beq.w	80053b2 <_printf_float+0xc2>
 80056ca:	ee18 3a10 	vmov	r3, s16
 80056ce:	4652      	mov	r2, sl
 80056d0:	4631      	mov	r1, r6
 80056d2:	4628      	mov	r0, r5
 80056d4:	47b8      	blx	r7
 80056d6:	3001      	adds	r0, #1
 80056d8:	f43f ae6b 	beq.w	80053b2 <_printf_float+0xc2>
 80056dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80056e0:	2200      	movs	r2, #0
 80056e2:	2300      	movs	r3, #0
 80056e4:	f7fb f9f8 	bl	8000ad8 <__aeabi_dcmpeq>
 80056e8:	b9d8      	cbnz	r0, 8005722 <_printf_float+0x432>
 80056ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056ec:	f108 0201 	add.w	r2, r8, #1
 80056f0:	3b01      	subs	r3, #1
 80056f2:	4631      	mov	r1, r6
 80056f4:	4628      	mov	r0, r5
 80056f6:	47b8      	blx	r7
 80056f8:	3001      	adds	r0, #1
 80056fa:	d10e      	bne.n	800571a <_printf_float+0x42a>
 80056fc:	e659      	b.n	80053b2 <_printf_float+0xc2>
 80056fe:	2301      	movs	r3, #1
 8005700:	4652      	mov	r2, sl
 8005702:	4631      	mov	r1, r6
 8005704:	4628      	mov	r0, r5
 8005706:	47b8      	blx	r7
 8005708:	3001      	adds	r0, #1
 800570a:	f43f ae52 	beq.w	80053b2 <_printf_float+0xc2>
 800570e:	f108 0801 	add.w	r8, r8, #1
 8005712:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005714:	3b01      	subs	r3, #1
 8005716:	4543      	cmp	r3, r8
 8005718:	dcf1      	bgt.n	80056fe <_printf_float+0x40e>
 800571a:	464b      	mov	r3, r9
 800571c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005720:	e6dc      	b.n	80054dc <_printf_float+0x1ec>
 8005722:	f04f 0800 	mov.w	r8, #0
 8005726:	f104 0a1a 	add.w	sl, r4, #26
 800572a:	e7f2      	b.n	8005712 <_printf_float+0x422>
 800572c:	2301      	movs	r3, #1
 800572e:	4642      	mov	r2, r8
 8005730:	e7df      	b.n	80056f2 <_printf_float+0x402>
 8005732:	2301      	movs	r3, #1
 8005734:	464a      	mov	r2, r9
 8005736:	4631      	mov	r1, r6
 8005738:	4628      	mov	r0, r5
 800573a:	47b8      	blx	r7
 800573c:	3001      	adds	r0, #1
 800573e:	f43f ae38 	beq.w	80053b2 <_printf_float+0xc2>
 8005742:	f108 0801 	add.w	r8, r8, #1
 8005746:	68e3      	ldr	r3, [r4, #12]
 8005748:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800574a:	1a5b      	subs	r3, r3, r1
 800574c:	4543      	cmp	r3, r8
 800574e:	dcf0      	bgt.n	8005732 <_printf_float+0x442>
 8005750:	e6fa      	b.n	8005548 <_printf_float+0x258>
 8005752:	f04f 0800 	mov.w	r8, #0
 8005756:	f104 0919 	add.w	r9, r4, #25
 800575a:	e7f4      	b.n	8005746 <_printf_float+0x456>

0800575c <_printf_common>:
 800575c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005760:	4616      	mov	r6, r2
 8005762:	4699      	mov	r9, r3
 8005764:	688a      	ldr	r2, [r1, #8]
 8005766:	690b      	ldr	r3, [r1, #16]
 8005768:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800576c:	4293      	cmp	r3, r2
 800576e:	bfb8      	it	lt
 8005770:	4613      	movlt	r3, r2
 8005772:	6033      	str	r3, [r6, #0]
 8005774:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005778:	4607      	mov	r7, r0
 800577a:	460c      	mov	r4, r1
 800577c:	b10a      	cbz	r2, 8005782 <_printf_common+0x26>
 800577e:	3301      	adds	r3, #1
 8005780:	6033      	str	r3, [r6, #0]
 8005782:	6823      	ldr	r3, [r4, #0]
 8005784:	0699      	lsls	r1, r3, #26
 8005786:	bf42      	ittt	mi
 8005788:	6833      	ldrmi	r3, [r6, #0]
 800578a:	3302      	addmi	r3, #2
 800578c:	6033      	strmi	r3, [r6, #0]
 800578e:	6825      	ldr	r5, [r4, #0]
 8005790:	f015 0506 	ands.w	r5, r5, #6
 8005794:	d106      	bne.n	80057a4 <_printf_common+0x48>
 8005796:	f104 0a19 	add.w	sl, r4, #25
 800579a:	68e3      	ldr	r3, [r4, #12]
 800579c:	6832      	ldr	r2, [r6, #0]
 800579e:	1a9b      	subs	r3, r3, r2
 80057a0:	42ab      	cmp	r3, r5
 80057a2:	dc26      	bgt.n	80057f2 <_printf_common+0x96>
 80057a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057a8:	1e13      	subs	r3, r2, #0
 80057aa:	6822      	ldr	r2, [r4, #0]
 80057ac:	bf18      	it	ne
 80057ae:	2301      	movne	r3, #1
 80057b0:	0692      	lsls	r2, r2, #26
 80057b2:	d42b      	bmi.n	800580c <_printf_common+0xb0>
 80057b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057b8:	4649      	mov	r1, r9
 80057ba:	4638      	mov	r0, r7
 80057bc:	47c0      	blx	r8
 80057be:	3001      	adds	r0, #1
 80057c0:	d01e      	beq.n	8005800 <_printf_common+0xa4>
 80057c2:	6823      	ldr	r3, [r4, #0]
 80057c4:	68e5      	ldr	r5, [r4, #12]
 80057c6:	6832      	ldr	r2, [r6, #0]
 80057c8:	f003 0306 	and.w	r3, r3, #6
 80057cc:	2b04      	cmp	r3, #4
 80057ce:	bf08      	it	eq
 80057d0:	1aad      	subeq	r5, r5, r2
 80057d2:	68a3      	ldr	r3, [r4, #8]
 80057d4:	6922      	ldr	r2, [r4, #16]
 80057d6:	bf0c      	ite	eq
 80057d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80057dc:	2500      	movne	r5, #0
 80057de:	4293      	cmp	r3, r2
 80057e0:	bfc4      	itt	gt
 80057e2:	1a9b      	subgt	r3, r3, r2
 80057e4:	18ed      	addgt	r5, r5, r3
 80057e6:	2600      	movs	r6, #0
 80057e8:	341a      	adds	r4, #26
 80057ea:	42b5      	cmp	r5, r6
 80057ec:	d11a      	bne.n	8005824 <_printf_common+0xc8>
 80057ee:	2000      	movs	r0, #0
 80057f0:	e008      	b.n	8005804 <_printf_common+0xa8>
 80057f2:	2301      	movs	r3, #1
 80057f4:	4652      	mov	r2, sl
 80057f6:	4649      	mov	r1, r9
 80057f8:	4638      	mov	r0, r7
 80057fa:	47c0      	blx	r8
 80057fc:	3001      	adds	r0, #1
 80057fe:	d103      	bne.n	8005808 <_printf_common+0xac>
 8005800:	f04f 30ff 	mov.w	r0, #4294967295
 8005804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005808:	3501      	adds	r5, #1
 800580a:	e7c6      	b.n	800579a <_printf_common+0x3e>
 800580c:	18e1      	adds	r1, r4, r3
 800580e:	1c5a      	adds	r2, r3, #1
 8005810:	2030      	movs	r0, #48	; 0x30
 8005812:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005816:	4422      	add	r2, r4
 8005818:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800581c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005820:	3302      	adds	r3, #2
 8005822:	e7c7      	b.n	80057b4 <_printf_common+0x58>
 8005824:	2301      	movs	r3, #1
 8005826:	4622      	mov	r2, r4
 8005828:	4649      	mov	r1, r9
 800582a:	4638      	mov	r0, r7
 800582c:	47c0      	blx	r8
 800582e:	3001      	adds	r0, #1
 8005830:	d0e6      	beq.n	8005800 <_printf_common+0xa4>
 8005832:	3601      	adds	r6, #1
 8005834:	e7d9      	b.n	80057ea <_printf_common+0x8e>
	...

08005838 <_printf_i>:
 8005838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800583c:	7e0f      	ldrb	r7, [r1, #24]
 800583e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005840:	2f78      	cmp	r7, #120	; 0x78
 8005842:	4691      	mov	r9, r2
 8005844:	4680      	mov	r8, r0
 8005846:	460c      	mov	r4, r1
 8005848:	469a      	mov	sl, r3
 800584a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800584e:	d807      	bhi.n	8005860 <_printf_i+0x28>
 8005850:	2f62      	cmp	r7, #98	; 0x62
 8005852:	d80a      	bhi.n	800586a <_printf_i+0x32>
 8005854:	2f00      	cmp	r7, #0
 8005856:	f000 80d8 	beq.w	8005a0a <_printf_i+0x1d2>
 800585a:	2f58      	cmp	r7, #88	; 0x58
 800585c:	f000 80a3 	beq.w	80059a6 <_printf_i+0x16e>
 8005860:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005864:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005868:	e03a      	b.n	80058e0 <_printf_i+0xa8>
 800586a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800586e:	2b15      	cmp	r3, #21
 8005870:	d8f6      	bhi.n	8005860 <_printf_i+0x28>
 8005872:	a101      	add	r1, pc, #4	; (adr r1, 8005878 <_printf_i+0x40>)
 8005874:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005878:	080058d1 	.word	0x080058d1
 800587c:	080058e5 	.word	0x080058e5
 8005880:	08005861 	.word	0x08005861
 8005884:	08005861 	.word	0x08005861
 8005888:	08005861 	.word	0x08005861
 800588c:	08005861 	.word	0x08005861
 8005890:	080058e5 	.word	0x080058e5
 8005894:	08005861 	.word	0x08005861
 8005898:	08005861 	.word	0x08005861
 800589c:	08005861 	.word	0x08005861
 80058a0:	08005861 	.word	0x08005861
 80058a4:	080059f1 	.word	0x080059f1
 80058a8:	08005915 	.word	0x08005915
 80058ac:	080059d3 	.word	0x080059d3
 80058b0:	08005861 	.word	0x08005861
 80058b4:	08005861 	.word	0x08005861
 80058b8:	08005a13 	.word	0x08005a13
 80058bc:	08005861 	.word	0x08005861
 80058c0:	08005915 	.word	0x08005915
 80058c4:	08005861 	.word	0x08005861
 80058c8:	08005861 	.word	0x08005861
 80058cc:	080059db 	.word	0x080059db
 80058d0:	682b      	ldr	r3, [r5, #0]
 80058d2:	1d1a      	adds	r2, r3, #4
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	602a      	str	r2, [r5, #0]
 80058d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80058e0:	2301      	movs	r3, #1
 80058e2:	e0a3      	b.n	8005a2c <_printf_i+0x1f4>
 80058e4:	6820      	ldr	r0, [r4, #0]
 80058e6:	6829      	ldr	r1, [r5, #0]
 80058e8:	0606      	lsls	r6, r0, #24
 80058ea:	f101 0304 	add.w	r3, r1, #4
 80058ee:	d50a      	bpl.n	8005906 <_printf_i+0xce>
 80058f0:	680e      	ldr	r6, [r1, #0]
 80058f2:	602b      	str	r3, [r5, #0]
 80058f4:	2e00      	cmp	r6, #0
 80058f6:	da03      	bge.n	8005900 <_printf_i+0xc8>
 80058f8:	232d      	movs	r3, #45	; 0x2d
 80058fa:	4276      	negs	r6, r6
 80058fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005900:	485e      	ldr	r0, [pc, #376]	; (8005a7c <_printf_i+0x244>)
 8005902:	230a      	movs	r3, #10
 8005904:	e019      	b.n	800593a <_printf_i+0x102>
 8005906:	680e      	ldr	r6, [r1, #0]
 8005908:	602b      	str	r3, [r5, #0]
 800590a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800590e:	bf18      	it	ne
 8005910:	b236      	sxthne	r6, r6
 8005912:	e7ef      	b.n	80058f4 <_printf_i+0xbc>
 8005914:	682b      	ldr	r3, [r5, #0]
 8005916:	6820      	ldr	r0, [r4, #0]
 8005918:	1d19      	adds	r1, r3, #4
 800591a:	6029      	str	r1, [r5, #0]
 800591c:	0601      	lsls	r1, r0, #24
 800591e:	d501      	bpl.n	8005924 <_printf_i+0xec>
 8005920:	681e      	ldr	r6, [r3, #0]
 8005922:	e002      	b.n	800592a <_printf_i+0xf2>
 8005924:	0646      	lsls	r6, r0, #25
 8005926:	d5fb      	bpl.n	8005920 <_printf_i+0xe8>
 8005928:	881e      	ldrh	r6, [r3, #0]
 800592a:	4854      	ldr	r0, [pc, #336]	; (8005a7c <_printf_i+0x244>)
 800592c:	2f6f      	cmp	r7, #111	; 0x6f
 800592e:	bf0c      	ite	eq
 8005930:	2308      	moveq	r3, #8
 8005932:	230a      	movne	r3, #10
 8005934:	2100      	movs	r1, #0
 8005936:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800593a:	6865      	ldr	r5, [r4, #4]
 800593c:	60a5      	str	r5, [r4, #8]
 800593e:	2d00      	cmp	r5, #0
 8005940:	bfa2      	ittt	ge
 8005942:	6821      	ldrge	r1, [r4, #0]
 8005944:	f021 0104 	bicge.w	r1, r1, #4
 8005948:	6021      	strge	r1, [r4, #0]
 800594a:	b90e      	cbnz	r6, 8005950 <_printf_i+0x118>
 800594c:	2d00      	cmp	r5, #0
 800594e:	d04d      	beq.n	80059ec <_printf_i+0x1b4>
 8005950:	4615      	mov	r5, r2
 8005952:	fbb6 f1f3 	udiv	r1, r6, r3
 8005956:	fb03 6711 	mls	r7, r3, r1, r6
 800595a:	5dc7      	ldrb	r7, [r0, r7]
 800595c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005960:	4637      	mov	r7, r6
 8005962:	42bb      	cmp	r3, r7
 8005964:	460e      	mov	r6, r1
 8005966:	d9f4      	bls.n	8005952 <_printf_i+0x11a>
 8005968:	2b08      	cmp	r3, #8
 800596a:	d10b      	bne.n	8005984 <_printf_i+0x14c>
 800596c:	6823      	ldr	r3, [r4, #0]
 800596e:	07de      	lsls	r6, r3, #31
 8005970:	d508      	bpl.n	8005984 <_printf_i+0x14c>
 8005972:	6923      	ldr	r3, [r4, #16]
 8005974:	6861      	ldr	r1, [r4, #4]
 8005976:	4299      	cmp	r1, r3
 8005978:	bfde      	ittt	le
 800597a:	2330      	movle	r3, #48	; 0x30
 800597c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005980:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005984:	1b52      	subs	r2, r2, r5
 8005986:	6122      	str	r2, [r4, #16]
 8005988:	f8cd a000 	str.w	sl, [sp]
 800598c:	464b      	mov	r3, r9
 800598e:	aa03      	add	r2, sp, #12
 8005990:	4621      	mov	r1, r4
 8005992:	4640      	mov	r0, r8
 8005994:	f7ff fee2 	bl	800575c <_printf_common>
 8005998:	3001      	adds	r0, #1
 800599a:	d14c      	bne.n	8005a36 <_printf_i+0x1fe>
 800599c:	f04f 30ff 	mov.w	r0, #4294967295
 80059a0:	b004      	add	sp, #16
 80059a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059a6:	4835      	ldr	r0, [pc, #212]	; (8005a7c <_printf_i+0x244>)
 80059a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80059ac:	6829      	ldr	r1, [r5, #0]
 80059ae:	6823      	ldr	r3, [r4, #0]
 80059b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80059b4:	6029      	str	r1, [r5, #0]
 80059b6:	061d      	lsls	r5, r3, #24
 80059b8:	d514      	bpl.n	80059e4 <_printf_i+0x1ac>
 80059ba:	07df      	lsls	r7, r3, #31
 80059bc:	bf44      	itt	mi
 80059be:	f043 0320 	orrmi.w	r3, r3, #32
 80059c2:	6023      	strmi	r3, [r4, #0]
 80059c4:	b91e      	cbnz	r6, 80059ce <_printf_i+0x196>
 80059c6:	6823      	ldr	r3, [r4, #0]
 80059c8:	f023 0320 	bic.w	r3, r3, #32
 80059cc:	6023      	str	r3, [r4, #0]
 80059ce:	2310      	movs	r3, #16
 80059d0:	e7b0      	b.n	8005934 <_printf_i+0xfc>
 80059d2:	6823      	ldr	r3, [r4, #0]
 80059d4:	f043 0320 	orr.w	r3, r3, #32
 80059d8:	6023      	str	r3, [r4, #0]
 80059da:	2378      	movs	r3, #120	; 0x78
 80059dc:	4828      	ldr	r0, [pc, #160]	; (8005a80 <_printf_i+0x248>)
 80059de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80059e2:	e7e3      	b.n	80059ac <_printf_i+0x174>
 80059e4:	0659      	lsls	r1, r3, #25
 80059e6:	bf48      	it	mi
 80059e8:	b2b6      	uxthmi	r6, r6
 80059ea:	e7e6      	b.n	80059ba <_printf_i+0x182>
 80059ec:	4615      	mov	r5, r2
 80059ee:	e7bb      	b.n	8005968 <_printf_i+0x130>
 80059f0:	682b      	ldr	r3, [r5, #0]
 80059f2:	6826      	ldr	r6, [r4, #0]
 80059f4:	6961      	ldr	r1, [r4, #20]
 80059f6:	1d18      	adds	r0, r3, #4
 80059f8:	6028      	str	r0, [r5, #0]
 80059fa:	0635      	lsls	r5, r6, #24
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	d501      	bpl.n	8005a04 <_printf_i+0x1cc>
 8005a00:	6019      	str	r1, [r3, #0]
 8005a02:	e002      	b.n	8005a0a <_printf_i+0x1d2>
 8005a04:	0670      	lsls	r0, r6, #25
 8005a06:	d5fb      	bpl.n	8005a00 <_printf_i+0x1c8>
 8005a08:	8019      	strh	r1, [r3, #0]
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	6123      	str	r3, [r4, #16]
 8005a0e:	4615      	mov	r5, r2
 8005a10:	e7ba      	b.n	8005988 <_printf_i+0x150>
 8005a12:	682b      	ldr	r3, [r5, #0]
 8005a14:	1d1a      	adds	r2, r3, #4
 8005a16:	602a      	str	r2, [r5, #0]
 8005a18:	681d      	ldr	r5, [r3, #0]
 8005a1a:	6862      	ldr	r2, [r4, #4]
 8005a1c:	2100      	movs	r1, #0
 8005a1e:	4628      	mov	r0, r5
 8005a20:	f7fa fbe6 	bl	80001f0 <memchr>
 8005a24:	b108      	cbz	r0, 8005a2a <_printf_i+0x1f2>
 8005a26:	1b40      	subs	r0, r0, r5
 8005a28:	6060      	str	r0, [r4, #4]
 8005a2a:	6863      	ldr	r3, [r4, #4]
 8005a2c:	6123      	str	r3, [r4, #16]
 8005a2e:	2300      	movs	r3, #0
 8005a30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a34:	e7a8      	b.n	8005988 <_printf_i+0x150>
 8005a36:	6923      	ldr	r3, [r4, #16]
 8005a38:	462a      	mov	r2, r5
 8005a3a:	4649      	mov	r1, r9
 8005a3c:	4640      	mov	r0, r8
 8005a3e:	47d0      	blx	sl
 8005a40:	3001      	adds	r0, #1
 8005a42:	d0ab      	beq.n	800599c <_printf_i+0x164>
 8005a44:	6823      	ldr	r3, [r4, #0]
 8005a46:	079b      	lsls	r3, r3, #30
 8005a48:	d413      	bmi.n	8005a72 <_printf_i+0x23a>
 8005a4a:	68e0      	ldr	r0, [r4, #12]
 8005a4c:	9b03      	ldr	r3, [sp, #12]
 8005a4e:	4298      	cmp	r0, r3
 8005a50:	bfb8      	it	lt
 8005a52:	4618      	movlt	r0, r3
 8005a54:	e7a4      	b.n	80059a0 <_printf_i+0x168>
 8005a56:	2301      	movs	r3, #1
 8005a58:	4632      	mov	r2, r6
 8005a5a:	4649      	mov	r1, r9
 8005a5c:	4640      	mov	r0, r8
 8005a5e:	47d0      	blx	sl
 8005a60:	3001      	adds	r0, #1
 8005a62:	d09b      	beq.n	800599c <_printf_i+0x164>
 8005a64:	3501      	adds	r5, #1
 8005a66:	68e3      	ldr	r3, [r4, #12]
 8005a68:	9903      	ldr	r1, [sp, #12]
 8005a6a:	1a5b      	subs	r3, r3, r1
 8005a6c:	42ab      	cmp	r3, r5
 8005a6e:	dcf2      	bgt.n	8005a56 <_printf_i+0x21e>
 8005a70:	e7eb      	b.n	8005a4a <_printf_i+0x212>
 8005a72:	2500      	movs	r5, #0
 8005a74:	f104 0619 	add.w	r6, r4, #25
 8005a78:	e7f5      	b.n	8005a66 <_printf_i+0x22e>
 8005a7a:	bf00      	nop
 8005a7c:	08009be6 	.word	0x08009be6
 8005a80:	08009bf7 	.word	0x08009bf7

08005a84 <_scanf_float>:
 8005a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a88:	b087      	sub	sp, #28
 8005a8a:	4617      	mov	r7, r2
 8005a8c:	9303      	str	r3, [sp, #12]
 8005a8e:	688b      	ldr	r3, [r1, #8]
 8005a90:	1e5a      	subs	r2, r3, #1
 8005a92:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005a96:	bf83      	ittte	hi
 8005a98:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005a9c:	195b      	addhi	r3, r3, r5
 8005a9e:	9302      	strhi	r3, [sp, #8]
 8005aa0:	2300      	movls	r3, #0
 8005aa2:	bf86      	itte	hi
 8005aa4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005aa8:	608b      	strhi	r3, [r1, #8]
 8005aaa:	9302      	strls	r3, [sp, #8]
 8005aac:	680b      	ldr	r3, [r1, #0]
 8005aae:	468b      	mov	fp, r1
 8005ab0:	2500      	movs	r5, #0
 8005ab2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005ab6:	f84b 3b1c 	str.w	r3, [fp], #28
 8005aba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005abe:	4680      	mov	r8, r0
 8005ac0:	460c      	mov	r4, r1
 8005ac2:	465e      	mov	r6, fp
 8005ac4:	46aa      	mov	sl, r5
 8005ac6:	46a9      	mov	r9, r5
 8005ac8:	9501      	str	r5, [sp, #4]
 8005aca:	68a2      	ldr	r2, [r4, #8]
 8005acc:	b152      	cbz	r2, 8005ae4 <_scanf_float+0x60>
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	781b      	ldrb	r3, [r3, #0]
 8005ad2:	2b4e      	cmp	r3, #78	; 0x4e
 8005ad4:	d864      	bhi.n	8005ba0 <_scanf_float+0x11c>
 8005ad6:	2b40      	cmp	r3, #64	; 0x40
 8005ad8:	d83c      	bhi.n	8005b54 <_scanf_float+0xd0>
 8005ada:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005ade:	b2c8      	uxtb	r0, r1
 8005ae0:	280e      	cmp	r0, #14
 8005ae2:	d93a      	bls.n	8005b5a <_scanf_float+0xd6>
 8005ae4:	f1b9 0f00 	cmp.w	r9, #0
 8005ae8:	d003      	beq.n	8005af2 <_scanf_float+0x6e>
 8005aea:	6823      	ldr	r3, [r4, #0]
 8005aec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005af0:	6023      	str	r3, [r4, #0]
 8005af2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005af6:	f1ba 0f01 	cmp.w	sl, #1
 8005afa:	f200 8113 	bhi.w	8005d24 <_scanf_float+0x2a0>
 8005afe:	455e      	cmp	r6, fp
 8005b00:	f200 8105 	bhi.w	8005d0e <_scanf_float+0x28a>
 8005b04:	2501      	movs	r5, #1
 8005b06:	4628      	mov	r0, r5
 8005b08:	b007      	add	sp, #28
 8005b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b0e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005b12:	2a0d      	cmp	r2, #13
 8005b14:	d8e6      	bhi.n	8005ae4 <_scanf_float+0x60>
 8005b16:	a101      	add	r1, pc, #4	; (adr r1, 8005b1c <_scanf_float+0x98>)
 8005b18:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005b1c:	08005c5b 	.word	0x08005c5b
 8005b20:	08005ae5 	.word	0x08005ae5
 8005b24:	08005ae5 	.word	0x08005ae5
 8005b28:	08005ae5 	.word	0x08005ae5
 8005b2c:	08005cbb 	.word	0x08005cbb
 8005b30:	08005c93 	.word	0x08005c93
 8005b34:	08005ae5 	.word	0x08005ae5
 8005b38:	08005ae5 	.word	0x08005ae5
 8005b3c:	08005c69 	.word	0x08005c69
 8005b40:	08005ae5 	.word	0x08005ae5
 8005b44:	08005ae5 	.word	0x08005ae5
 8005b48:	08005ae5 	.word	0x08005ae5
 8005b4c:	08005ae5 	.word	0x08005ae5
 8005b50:	08005c21 	.word	0x08005c21
 8005b54:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005b58:	e7db      	b.n	8005b12 <_scanf_float+0x8e>
 8005b5a:	290e      	cmp	r1, #14
 8005b5c:	d8c2      	bhi.n	8005ae4 <_scanf_float+0x60>
 8005b5e:	a001      	add	r0, pc, #4	; (adr r0, 8005b64 <_scanf_float+0xe0>)
 8005b60:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005b64:	08005c13 	.word	0x08005c13
 8005b68:	08005ae5 	.word	0x08005ae5
 8005b6c:	08005c13 	.word	0x08005c13
 8005b70:	08005ca7 	.word	0x08005ca7
 8005b74:	08005ae5 	.word	0x08005ae5
 8005b78:	08005bc1 	.word	0x08005bc1
 8005b7c:	08005bfd 	.word	0x08005bfd
 8005b80:	08005bfd 	.word	0x08005bfd
 8005b84:	08005bfd 	.word	0x08005bfd
 8005b88:	08005bfd 	.word	0x08005bfd
 8005b8c:	08005bfd 	.word	0x08005bfd
 8005b90:	08005bfd 	.word	0x08005bfd
 8005b94:	08005bfd 	.word	0x08005bfd
 8005b98:	08005bfd 	.word	0x08005bfd
 8005b9c:	08005bfd 	.word	0x08005bfd
 8005ba0:	2b6e      	cmp	r3, #110	; 0x6e
 8005ba2:	d809      	bhi.n	8005bb8 <_scanf_float+0x134>
 8005ba4:	2b60      	cmp	r3, #96	; 0x60
 8005ba6:	d8b2      	bhi.n	8005b0e <_scanf_float+0x8a>
 8005ba8:	2b54      	cmp	r3, #84	; 0x54
 8005baa:	d077      	beq.n	8005c9c <_scanf_float+0x218>
 8005bac:	2b59      	cmp	r3, #89	; 0x59
 8005bae:	d199      	bne.n	8005ae4 <_scanf_float+0x60>
 8005bb0:	2d07      	cmp	r5, #7
 8005bb2:	d197      	bne.n	8005ae4 <_scanf_float+0x60>
 8005bb4:	2508      	movs	r5, #8
 8005bb6:	e029      	b.n	8005c0c <_scanf_float+0x188>
 8005bb8:	2b74      	cmp	r3, #116	; 0x74
 8005bba:	d06f      	beq.n	8005c9c <_scanf_float+0x218>
 8005bbc:	2b79      	cmp	r3, #121	; 0x79
 8005bbe:	e7f6      	b.n	8005bae <_scanf_float+0x12a>
 8005bc0:	6821      	ldr	r1, [r4, #0]
 8005bc2:	05c8      	lsls	r0, r1, #23
 8005bc4:	d51a      	bpl.n	8005bfc <_scanf_float+0x178>
 8005bc6:	9b02      	ldr	r3, [sp, #8]
 8005bc8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005bcc:	6021      	str	r1, [r4, #0]
 8005bce:	f109 0901 	add.w	r9, r9, #1
 8005bd2:	b11b      	cbz	r3, 8005bdc <_scanf_float+0x158>
 8005bd4:	3b01      	subs	r3, #1
 8005bd6:	3201      	adds	r2, #1
 8005bd8:	9302      	str	r3, [sp, #8]
 8005bda:	60a2      	str	r2, [r4, #8]
 8005bdc:	68a3      	ldr	r3, [r4, #8]
 8005bde:	3b01      	subs	r3, #1
 8005be0:	60a3      	str	r3, [r4, #8]
 8005be2:	6923      	ldr	r3, [r4, #16]
 8005be4:	3301      	adds	r3, #1
 8005be6:	6123      	str	r3, [r4, #16]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	3b01      	subs	r3, #1
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	607b      	str	r3, [r7, #4]
 8005bf0:	f340 8084 	ble.w	8005cfc <_scanf_float+0x278>
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	603b      	str	r3, [r7, #0]
 8005bfa:	e766      	b.n	8005aca <_scanf_float+0x46>
 8005bfc:	eb1a 0f05 	cmn.w	sl, r5
 8005c00:	f47f af70 	bne.w	8005ae4 <_scanf_float+0x60>
 8005c04:	6822      	ldr	r2, [r4, #0]
 8005c06:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005c0a:	6022      	str	r2, [r4, #0]
 8005c0c:	f806 3b01 	strb.w	r3, [r6], #1
 8005c10:	e7e4      	b.n	8005bdc <_scanf_float+0x158>
 8005c12:	6822      	ldr	r2, [r4, #0]
 8005c14:	0610      	lsls	r0, r2, #24
 8005c16:	f57f af65 	bpl.w	8005ae4 <_scanf_float+0x60>
 8005c1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c1e:	e7f4      	b.n	8005c0a <_scanf_float+0x186>
 8005c20:	f1ba 0f00 	cmp.w	sl, #0
 8005c24:	d10e      	bne.n	8005c44 <_scanf_float+0x1c0>
 8005c26:	f1b9 0f00 	cmp.w	r9, #0
 8005c2a:	d10e      	bne.n	8005c4a <_scanf_float+0x1c6>
 8005c2c:	6822      	ldr	r2, [r4, #0]
 8005c2e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005c32:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005c36:	d108      	bne.n	8005c4a <_scanf_float+0x1c6>
 8005c38:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005c3c:	6022      	str	r2, [r4, #0]
 8005c3e:	f04f 0a01 	mov.w	sl, #1
 8005c42:	e7e3      	b.n	8005c0c <_scanf_float+0x188>
 8005c44:	f1ba 0f02 	cmp.w	sl, #2
 8005c48:	d055      	beq.n	8005cf6 <_scanf_float+0x272>
 8005c4a:	2d01      	cmp	r5, #1
 8005c4c:	d002      	beq.n	8005c54 <_scanf_float+0x1d0>
 8005c4e:	2d04      	cmp	r5, #4
 8005c50:	f47f af48 	bne.w	8005ae4 <_scanf_float+0x60>
 8005c54:	3501      	adds	r5, #1
 8005c56:	b2ed      	uxtb	r5, r5
 8005c58:	e7d8      	b.n	8005c0c <_scanf_float+0x188>
 8005c5a:	f1ba 0f01 	cmp.w	sl, #1
 8005c5e:	f47f af41 	bne.w	8005ae4 <_scanf_float+0x60>
 8005c62:	f04f 0a02 	mov.w	sl, #2
 8005c66:	e7d1      	b.n	8005c0c <_scanf_float+0x188>
 8005c68:	b97d      	cbnz	r5, 8005c8a <_scanf_float+0x206>
 8005c6a:	f1b9 0f00 	cmp.w	r9, #0
 8005c6e:	f47f af3c 	bne.w	8005aea <_scanf_float+0x66>
 8005c72:	6822      	ldr	r2, [r4, #0]
 8005c74:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005c78:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005c7c:	f47f af39 	bne.w	8005af2 <_scanf_float+0x6e>
 8005c80:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005c84:	6022      	str	r2, [r4, #0]
 8005c86:	2501      	movs	r5, #1
 8005c88:	e7c0      	b.n	8005c0c <_scanf_float+0x188>
 8005c8a:	2d03      	cmp	r5, #3
 8005c8c:	d0e2      	beq.n	8005c54 <_scanf_float+0x1d0>
 8005c8e:	2d05      	cmp	r5, #5
 8005c90:	e7de      	b.n	8005c50 <_scanf_float+0x1cc>
 8005c92:	2d02      	cmp	r5, #2
 8005c94:	f47f af26 	bne.w	8005ae4 <_scanf_float+0x60>
 8005c98:	2503      	movs	r5, #3
 8005c9a:	e7b7      	b.n	8005c0c <_scanf_float+0x188>
 8005c9c:	2d06      	cmp	r5, #6
 8005c9e:	f47f af21 	bne.w	8005ae4 <_scanf_float+0x60>
 8005ca2:	2507      	movs	r5, #7
 8005ca4:	e7b2      	b.n	8005c0c <_scanf_float+0x188>
 8005ca6:	6822      	ldr	r2, [r4, #0]
 8005ca8:	0591      	lsls	r1, r2, #22
 8005caa:	f57f af1b 	bpl.w	8005ae4 <_scanf_float+0x60>
 8005cae:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005cb2:	6022      	str	r2, [r4, #0]
 8005cb4:	f8cd 9004 	str.w	r9, [sp, #4]
 8005cb8:	e7a8      	b.n	8005c0c <_scanf_float+0x188>
 8005cba:	6822      	ldr	r2, [r4, #0]
 8005cbc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005cc0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005cc4:	d006      	beq.n	8005cd4 <_scanf_float+0x250>
 8005cc6:	0550      	lsls	r0, r2, #21
 8005cc8:	f57f af0c 	bpl.w	8005ae4 <_scanf_float+0x60>
 8005ccc:	f1b9 0f00 	cmp.w	r9, #0
 8005cd0:	f43f af0f 	beq.w	8005af2 <_scanf_float+0x6e>
 8005cd4:	0591      	lsls	r1, r2, #22
 8005cd6:	bf58      	it	pl
 8005cd8:	9901      	ldrpl	r1, [sp, #4]
 8005cda:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005cde:	bf58      	it	pl
 8005ce0:	eba9 0101 	subpl.w	r1, r9, r1
 8005ce4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005ce8:	bf58      	it	pl
 8005cea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005cee:	6022      	str	r2, [r4, #0]
 8005cf0:	f04f 0900 	mov.w	r9, #0
 8005cf4:	e78a      	b.n	8005c0c <_scanf_float+0x188>
 8005cf6:	f04f 0a03 	mov.w	sl, #3
 8005cfa:	e787      	b.n	8005c0c <_scanf_float+0x188>
 8005cfc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005d00:	4639      	mov	r1, r7
 8005d02:	4640      	mov	r0, r8
 8005d04:	4798      	blx	r3
 8005d06:	2800      	cmp	r0, #0
 8005d08:	f43f aedf 	beq.w	8005aca <_scanf_float+0x46>
 8005d0c:	e6ea      	b.n	8005ae4 <_scanf_float+0x60>
 8005d0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d16:	463a      	mov	r2, r7
 8005d18:	4640      	mov	r0, r8
 8005d1a:	4798      	blx	r3
 8005d1c:	6923      	ldr	r3, [r4, #16]
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	6123      	str	r3, [r4, #16]
 8005d22:	e6ec      	b.n	8005afe <_scanf_float+0x7a>
 8005d24:	1e6b      	subs	r3, r5, #1
 8005d26:	2b06      	cmp	r3, #6
 8005d28:	d825      	bhi.n	8005d76 <_scanf_float+0x2f2>
 8005d2a:	2d02      	cmp	r5, #2
 8005d2c:	d836      	bhi.n	8005d9c <_scanf_float+0x318>
 8005d2e:	455e      	cmp	r6, fp
 8005d30:	f67f aee8 	bls.w	8005b04 <_scanf_float+0x80>
 8005d34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d38:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d3c:	463a      	mov	r2, r7
 8005d3e:	4640      	mov	r0, r8
 8005d40:	4798      	blx	r3
 8005d42:	6923      	ldr	r3, [r4, #16]
 8005d44:	3b01      	subs	r3, #1
 8005d46:	6123      	str	r3, [r4, #16]
 8005d48:	e7f1      	b.n	8005d2e <_scanf_float+0x2aa>
 8005d4a:	9802      	ldr	r0, [sp, #8]
 8005d4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d50:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005d54:	9002      	str	r0, [sp, #8]
 8005d56:	463a      	mov	r2, r7
 8005d58:	4640      	mov	r0, r8
 8005d5a:	4798      	blx	r3
 8005d5c:	6923      	ldr	r3, [r4, #16]
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	6123      	str	r3, [r4, #16]
 8005d62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d66:	fa5f fa8a 	uxtb.w	sl, sl
 8005d6a:	f1ba 0f02 	cmp.w	sl, #2
 8005d6e:	d1ec      	bne.n	8005d4a <_scanf_float+0x2c6>
 8005d70:	3d03      	subs	r5, #3
 8005d72:	b2ed      	uxtb	r5, r5
 8005d74:	1b76      	subs	r6, r6, r5
 8005d76:	6823      	ldr	r3, [r4, #0]
 8005d78:	05da      	lsls	r2, r3, #23
 8005d7a:	d52f      	bpl.n	8005ddc <_scanf_float+0x358>
 8005d7c:	055b      	lsls	r3, r3, #21
 8005d7e:	d510      	bpl.n	8005da2 <_scanf_float+0x31e>
 8005d80:	455e      	cmp	r6, fp
 8005d82:	f67f aebf 	bls.w	8005b04 <_scanf_float+0x80>
 8005d86:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005d8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005d8e:	463a      	mov	r2, r7
 8005d90:	4640      	mov	r0, r8
 8005d92:	4798      	blx	r3
 8005d94:	6923      	ldr	r3, [r4, #16]
 8005d96:	3b01      	subs	r3, #1
 8005d98:	6123      	str	r3, [r4, #16]
 8005d9a:	e7f1      	b.n	8005d80 <_scanf_float+0x2fc>
 8005d9c:	46aa      	mov	sl, r5
 8005d9e:	9602      	str	r6, [sp, #8]
 8005da0:	e7df      	b.n	8005d62 <_scanf_float+0x2de>
 8005da2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005da6:	6923      	ldr	r3, [r4, #16]
 8005da8:	2965      	cmp	r1, #101	; 0x65
 8005daa:	f103 33ff 	add.w	r3, r3, #4294967295
 8005dae:	f106 35ff 	add.w	r5, r6, #4294967295
 8005db2:	6123      	str	r3, [r4, #16]
 8005db4:	d00c      	beq.n	8005dd0 <_scanf_float+0x34c>
 8005db6:	2945      	cmp	r1, #69	; 0x45
 8005db8:	d00a      	beq.n	8005dd0 <_scanf_float+0x34c>
 8005dba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005dbe:	463a      	mov	r2, r7
 8005dc0:	4640      	mov	r0, r8
 8005dc2:	4798      	blx	r3
 8005dc4:	6923      	ldr	r3, [r4, #16]
 8005dc6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	1eb5      	subs	r5, r6, #2
 8005dce:	6123      	str	r3, [r4, #16]
 8005dd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005dd4:	463a      	mov	r2, r7
 8005dd6:	4640      	mov	r0, r8
 8005dd8:	4798      	blx	r3
 8005dda:	462e      	mov	r6, r5
 8005ddc:	6825      	ldr	r5, [r4, #0]
 8005dde:	f015 0510 	ands.w	r5, r5, #16
 8005de2:	d159      	bne.n	8005e98 <_scanf_float+0x414>
 8005de4:	7035      	strb	r5, [r6, #0]
 8005de6:	6823      	ldr	r3, [r4, #0]
 8005de8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005dec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005df0:	d11b      	bne.n	8005e2a <_scanf_float+0x3a6>
 8005df2:	9b01      	ldr	r3, [sp, #4]
 8005df4:	454b      	cmp	r3, r9
 8005df6:	eba3 0209 	sub.w	r2, r3, r9
 8005dfa:	d123      	bne.n	8005e44 <_scanf_float+0x3c0>
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	4659      	mov	r1, fp
 8005e00:	4640      	mov	r0, r8
 8005e02:	f000 fed7 	bl	8006bb4 <_strtod_r>
 8005e06:	6822      	ldr	r2, [r4, #0]
 8005e08:	9b03      	ldr	r3, [sp, #12]
 8005e0a:	f012 0f02 	tst.w	r2, #2
 8005e0e:	ec57 6b10 	vmov	r6, r7, d0
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	d021      	beq.n	8005e5a <_scanf_float+0x3d6>
 8005e16:	9903      	ldr	r1, [sp, #12]
 8005e18:	1d1a      	adds	r2, r3, #4
 8005e1a:	600a      	str	r2, [r1, #0]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	e9c3 6700 	strd	r6, r7, [r3]
 8005e22:	68e3      	ldr	r3, [r4, #12]
 8005e24:	3301      	adds	r3, #1
 8005e26:	60e3      	str	r3, [r4, #12]
 8005e28:	e66d      	b.n	8005b06 <_scanf_float+0x82>
 8005e2a:	9b04      	ldr	r3, [sp, #16]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d0e5      	beq.n	8005dfc <_scanf_float+0x378>
 8005e30:	9905      	ldr	r1, [sp, #20]
 8005e32:	230a      	movs	r3, #10
 8005e34:	462a      	mov	r2, r5
 8005e36:	3101      	adds	r1, #1
 8005e38:	4640      	mov	r0, r8
 8005e3a:	f000 ff43 	bl	8006cc4 <_strtol_r>
 8005e3e:	9b04      	ldr	r3, [sp, #16]
 8005e40:	9e05      	ldr	r6, [sp, #20]
 8005e42:	1ac2      	subs	r2, r0, r3
 8005e44:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005e48:	429e      	cmp	r6, r3
 8005e4a:	bf28      	it	cs
 8005e4c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005e50:	4912      	ldr	r1, [pc, #72]	; (8005e9c <_scanf_float+0x418>)
 8005e52:	4630      	mov	r0, r6
 8005e54:	f000 f86a 	bl	8005f2c <siprintf>
 8005e58:	e7d0      	b.n	8005dfc <_scanf_float+0x378>
 8005e5a:	9903      	ldr	r1, [sp, #12]
 8005e5c:	f012 0f04 	tst.w	r2, #4
 8005e60:	f103 0204 	add.w	r2, r3, #4
 8005e64:	600a      	str	r2, [r1, #0]
 8005e66:	d1d9      	bne.n	8005e1c <_scanf_float+0x398>
 8005e68:	f8d3 8000 	ldr.w	r8, [r3]
 8005e6c:	ee10 2a10 	vmov	r2, s0
 8005e70:	ee10 0a10 	vmov	r0, s0
 8005e74:	463b      	mov	r3, r7
 8005e76:	4639      	mov	r1, r7
 8005e78:	f7fa fe60 	bl	8000b3c <__aeabi_dcmpun>
 8005e7c:	b128      	cbz	r0, 8005e8a <_scanf_float+0x406>
 8005e7e:	4808      	ldr	r0, [pc, #32]	; (8005ea0 <_scanf_float+0x41c>)
 8005e80:	f000 f84e 	bl	8005f20 <nanf>
 8005e84:	ed88 0a00 	vstr	s0, [r8]
 8005e88:	e7cb      	b.n	8005e22 <_scanf_float+0x39e>
 8005e8a:	4630      	mov	r0, r6
 8005e8c:	4639      	mov	r1, r7
 8005e8e:	f7fa feb3 	bl	8000bf8 <__aeabi_d2f>
 8005e92:	f8c8 0000 	str.w	r0, [r8]
 8005e96:	e7c4      	b.n	8005e22 <_scanf_float+0x39e>
 8005e98:	2500      	movs	r5, #0
 8005e9a:	e634      	b.n	8005b06 <_scanf_float+0x82>
 8005e9c:	08009c08 	.word	0x08009c08
 8005ea0:	08009d0b 	.word	0x08009d0b

08005ea4 <rand>:
 8005ea4:	4b16      	ldr	r3, [pc, #88]	; (8005f00 <rand+0x5c>)
 8005ea6:	b510      	push	{r4, lr}
 8005ea8:	681c      	ldr	r4, [r3, #0]
 8005eaa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005eac:	b9b3      	cbnz	r3, 8005edc <rand+0x38>
 8005eae:	2018      	movs	r0, #24
 8005eb0:	f002 f92a 	bl	8008108 <malloc>
 8005eb4:	63a0      	str	r0, [r4, #56]	; 0x38
 8005eb6:	b928      	cbnz	r0, 8005ec4 <rand+0x20>
 8005eb8:	4602      	mov	r2, r0
 8005eba:	4b12      	ldr	r3, [pc, #72]	; (8005f04 <rand+0x60>)
 8005ebc:	4812      	ldr	r0, [pc, #72]	; (8005f08 <rand+0x64>)
 8005ebe:	214e      	movs	r1, #78	; 0x4e
 8005ec0:	f000 ff02 	bl	8006cc8 <__assert_func>
 8005ec4:	4a11      	ldr	r2, [pc, #68]	; (8005f0c <rand+0x68>)
 8005ec6:	4b12      	ldr	r3, [pc, #72]	; (8005f10 <rand+0x6c>)
 8005ec8:	e9c0 2300 	strd	r2, r3, [r0]
 8005ecc:	4b11      	ldr	r3, [pc, #68]	; (8005f14 <rand+0x70>)
 8005ece:	6083      	str	r3, [r0, #8]
 8005ed0:	230b      	movs	r3, #11
 8005ed2:	8183      	strh	r3, [r0, #12]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8005edc:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8005ede:	4a0e      	ldr	r2, [pc, #56]	; (8005f18 <rand+0x74>)
 8005ee0:	6920      	ldr	r0, [r4, #16]
 8005ee2:	6963      	ldr	r3, [r4, #20]
 8005ee4:	490d      	ldr	r1, [pc, #52]	; (8005f1c <rand+0x78>)
 8005ee6:	4342      	muls	r2, r0
 8005ee8:	fb01 2203 	mla	r2, r1, r3, r2
 8005eec:	fba0 0101 	umull	r0, r1, r0, r1
 8005ef0:	1c43      	adds	r3, r0, #1
 8005ef2:	eb42 0001 	adc.w	r0, r2, r1
 8005ef6:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8005efa:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005efe:	bd10      	pop	{r4, pc}
 8005f00:	20000020 	.word	0x20000020
 8005f04:	08009c0d 	.word	0x08009c0d
 8005f08:	08009c24 	.word	0x08009c24
 8005f0c:	abcd330e 	.word	0xabcd330e
 8005f10:	e66d1234 	.word	0xe66d1234
 8005f14:	0005deec 	.word	0x0005deec
 8005f18:	5851f42d 	.word	0x5851f42d
 8005f1c:	4c957f2d 	.word	0x4c957f2d

08005f20 <nanf>:
 8005f20:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005f28 <nanf+0x8>
 8005f24:	4770      	bx	lr
 8005f26:	bf00      	nop
 8005f28:	7fc00000 	.word	0x7fc00000

08005f2c <siprintf>:
 8005f2c:	b40e      	push	{r1, r2, r3}
 8005f2e:	b500      	push	{lr}
 8005f30:	b09c      	sub	sp, #112	; 0x70
 8005f32:	ab1d      	add	r3, sp, #116	; 0x74
 8005f34:	9002      	str	r0, [sp, #8]
 8005f36:	9006      	str	r0, [sp, #24]
 8005f38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005f3c:	4809      	ldr	r0, [pc, #36]	; (8005f64 <siprintf+0x38>)
 8005f3e:	9107      	str	r1, [sp, #28]
 8005f40:	9104      	str	r1, [sp, #16]
 8005f42:	4909      	ldr	r1, [pc, #36]	; (8005f68 <siprintf+0x3c>)
 8005f44:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f48:	9105      	str	r1, [sp, #20]
 8005f4a:	6800      	ldr	r0, [r0, #0]
 8005f4c:	9301      	str	r3, [sp, #4]
 8005f4e:	a902      	add	r1, sp, #8
 8005f50:	f002 ff16 	bl	8008d80 <_svfiprintf_r>
 8005f54:	9b02      	ldr	r3, [sp, #8]
 8005f56:	2200      	movs	r2, #0
 8005f58:	701a      	strb	r2, [r3, #0]
 8005f5a:	b01c      	add	sp, #112	; 0x70
 8005f5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f60:	b003      	add	sp, #12
 8005f62:	4770      	bx	lr
 8005f64:	20000020 	.word	0x20000020
 8005f68:	ffff0208 	.word	0xffff0208

08005f6c <sulp>:
 8005f6c:	b570      	push	{r4, r5, r6, lr}
 8005f6e:	4604      	mov	r4, r0
 8005f70:	460d      	mov	r5, r1
 8005f72:	ec45 4b10 	vmov	d0, r4, r5
 8005f76:	4616      	mov	r6, r2
 8005f78:	f002 fc60 	bl	800883c <__ulp>
 8005f7c:	ec51 0b10 	vmov	r0, r1, d0
 8005f80:	b17e      	cbz	r6, 8005fa2 <sulp+0x36>
 8005f82:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005f86:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	dd09      	ble.n	8005fa2 <sulp+0x36>
 8005f8e:	051b      	lsls	r3, r3, #20
 8005f90:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005f94:	2400      	movs	r4, #0
 8005f96:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005f9a:	4622      	mov	r2, r4
 8005f9c:	462b      	mov	r3, r5
 8005f9e:	f7fa fb33 	bl	8000608 <__aeabi_dmul>
 8005fa2:	bd70      	pop	{r4, r5, r6, pc}
 8005fa4:	0000      	movs	r0, r0
	...

08005fa8 <_strtod_l>:
 8005fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fac:	ed2d 8b02 	vpush	{d8}
 8005fb0:	b09d      	sub	sp, #116	; 0x74
 8005fb2:	461f      	mov	r7, r3
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	9318      	str	r3, [sp, #96]	; 0x60
 8005fb8:	4ba2      	ldr	r3, [pc, #648]	; (8006244 <_strtod_l+0x29c>)
 8005fba:	9213      	str	r2, [sp, #76]	; 0x4c
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	9305      	str	r3, [sp, #20]
 8005fc0:	4604      	mov	r4, r0
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	4688      	mov	r8, r1
 8005fc6:	f7fa f90b 	bl	80001e0 <strlen>
 8005fca:	f04f 0a00 	mov.w	sl, #0
 8005fce:	4605      	mov	r5, r0
 8005fd0:	f04f 0b00 	mov.w	fp, #0
 8005fd4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005fd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005fda:	781a      	ldrb	r2, [r3, #0]
 8005fdc:	2a2b      	cmp	r2, #43	; 0x2b
 8005fde:	d04e      	beq.n	800607e <_strtod_l+0xd6>
 8005fe0:	d83b      	bhi.n	800605a <_strtod_l+0xb2>
 8005fe2:	2a0d      	cmp	r2, #13
 8005fe4:	d834      	bhi.n	8006050 <_strtod_l+0xa8>
 8005fe6:	2a08      	cmp	r2, #8
 8005fe8:	d834      	bhi.n	8006054 <_strtod_l+0xac>
 8005fea:	2a00      	cmp	r2, #0
 8005fec:	d03e      	beq.n	800606c <_strtod_l+0xc4>
 8005fee:	2300      	movs	r3, #0
 8005ff0:	930a      	str	r3, [sp, #40]	; 0x28
 8005ff2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005ff4:	7833      	ldrb	r3, [r6, #0]
 8005ff6:	2b30      	cmp	r3, #48	; 0x30
 8005ff8:	f040 80b0 	bne.w	800615c <_strtod_l+0x1b4>
 8005ffc:	7873      	ldrb	r3, [r6, #1]
 8005ffe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006002:	2b58      	cmp	r3, #88	; 0x58
 8006004:	d168      	bne.n	80060d8 <_strtod_l+0x130>
 8006006:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006008:	9301      	str	r3, [sp, #4]
 800600a:	ab18      	add	r3, sp, #96	; 0x60
 800600c:	9702      	str	r7, [sp, #8]
 800600e:	9300      	str	r3, [sp, #0]
 8006010:	4a8d      	ldr	r2, [pc, #564]	; (8006248 <_strtod_l+0x2a0>)
 8006012:	ab19      	add	r3, sp, #100	; 0x64
 8006014:	a917      	add	r1, sp, #92	; 0x5c
 8006016:	4620      	mov	r0, r4
 8006018:	f001 fd6a 	bl	8007af0 <__gethex>
 800601c:	f010 0707 	ands.w	r7, r0, #7
 8006020:	4605      	mov	r5, r0
 8006022:	d005      	beq.n	8006030 <_strtod_l+0x88>
 8006024:	2f06      	cmp	r7, #6
 8006026:	d12c      	bne.n	8006082 <_strtod_l+0xda>
 8006028:	3601      	adds	r6, #1
 800602a:	2300      	movs	r3, #0
 800602c:	9617      	str	r6, [sp, #92]	; 0x5c
 800602e:	930a      	str	r3, [sp, #40]	; 0x28
 8006030:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006032:	2b00      	cmp	r3, #0
 8006034:	f040 8590 	bne.w	8006b58 <_strtod_l+0xbb0>
 8006038:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800603a:	b1eb      	cbz	r3, 8006078 <_strtod_l+0xd0>
 800603c:	4652      	mov	r2, sl
 800603e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006042:	ec43 2b10 	vmov	d0, r2, r3
 8006046:	b01d      	add	sp, #116	; 0x74
 8006048:	ecbd 8b02 	vpop	{d8}
 800604c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006050:	2a20      	cmp	r2, #32
 8006052:	d1cc      	bne.n	8005fee <_strtod_l+0x46>
 8006054:	3301      	adds	r3, #1
 8006056:	9317      	str	r3, [sp, #92]	; 0x5c
 8006058:	e7be      	b.n	8005fd8 <_strtod_l+0x30>
 800605a:	2a2d      	cmp	r2, #45	; 0x2d
 800605c:	d1c7      	bne.n	8005fee <_strtod_l+0x46>
 800605e:	2201      	movs	r2, #1
 8006060:	920a      	str	r2, [sp, #40]	; 0x28
 8006062:	1c5a      	adds	r2, r3, #1
 8006064:	9217      	str	r2, [sp, #92]	; 0x5c
 8006066:	785b      	ldrb	r3, [r3, #1]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1c2      	bne.n	8005ff2 <_strtod_l+0x4a>
 800606c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800606e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006072:	2b00      	cmp	r3, #0
 8006074:	f040 856e 	bne.w	8006b54 <_strtod_l+0xbac>
 8006078:	4652      	mov	r2, sl
 800607a:	465b      	mov	r3, fp
 800607c:	e7e1      	b.n	8006042 <_strtod_l+0x9a>
 800607e:	2200      	movs	r2, #0
 8006080:	e7ee      	b.n	8006060 <_strtod_l+0xb8>
 8006082:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006084:	b13a      	cbz	r2, 8006096 <_strtod_l+0xee>
 8006086:	2135      	movs	r1, #53	; 0x35
 8006088:	a81a      	add	r0, sp, #104	; 0x68
 800608a:	f002 fce2 	bl	8008a52 <__copybits>
 800608e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006090:	4620      	mov	r0, r4
 8006092:	f002 f8a1 	bl	80081d8 <_Bfree>
 8006096:	3f01      	subs	r7, #1
 8006098:	2f04      	cmp	r7, #4
 800609a:	d806      	bhi.n	80060aa <_strtod_l+0x102>
 800609c:	e8df f007 	tbb	[pc, r7]
 80060a0:	1714030a 	.word	0x1714030a
 80060a4:	0a          	.byte	0x0a
 80060a5:	00          	.byte	0x00
 80060a6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80060aa:	0728      	lsls	r0, r5, #28
 80060ac:	d5c0      	bpl.n	8006030 <_strtod_l+0x88>
 80060ae:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80060b2:	e7bd      	b.n	8006030 <_strtod_l+0x88>
 80060b4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80060b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80060ba:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80060be:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80060c2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80060c6:	e7f0      	b.n	80060aa <_strtod_l+0x102>
 80060c8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800624c <_strtod_l+0x2a4>
 80060cc:	e7ed      	b.n	80060aa <_strtod_l+0x102>
 80060ce:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80060d2:	f04f 3aff 	mov.w	sl, #4294967295
 80060d6:	e7e8      	b.n	80060aa <_strtod_l+0x102>
 80060d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80060da:	1c5a      	adds	r2, r3, #1
 80060dc:	9217      	str	r2, [sp, #92]	; 0x5c
 80060de:	785b      	ldrb	r3, [r3, #1]
 80060e0:	2b30      	cmp	r3, #48	; 0x30
 80060e2:	d0f9      	beq.n	80060d8 <_strtod_l+0x130>
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d0a3      	beq.n	8006030 <_strtod_l+0x88>
 80060e8:	2301      	movs	r3, #1
 80060ea:	f04f 0900 	mov.w	r9, #0
 80060ee:	9304      	str	r3, [sp, #16]
 80060f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80060f2:	9308      	str	r3, [sp, #32]
 80060f4:	f8cd 901c 	str.w	r9, [sp, #28]
 80060f8:	464f      	mov	r7, r9
 80060fa:	220a      	movs	r2, #10
 80060fc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80060fe:	7806      	ldrb	r6, [r0, #0]
 8006100:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006104:	b2d9      	uxtb	r1, r3
 8006106:	2909      	cmp	r1, #9
 8006108:	d92a      	bls.n	8006160 <_strtod_l+0x1b8>
 800610a:	9905      	ldr	r1, [sp, #20]
 800610c:	462a      	mov	r2, r5
 800610e:	f003 f8ab 	bl	8009268 <strncmp>
 8006112:	b398      	cbz	r0, 800617c <_strtod_l+0x1d4>
 8006114:	2000      	movs	r0, #0
 8006116:	4632      	mov	r2, r6
 8006118:	463d      	mov	r5, r7
 800611a:	9005      	str	r0, [sp, #20]
 800611c:	4603      	mov	r3, r0
 800611e:	2a65      	cmp	r2, #101	; 0x65
 8006120:	d001      	beq.n	8006126 <_strtod_l+0x17e>
 8006122:	2a45      	cmp	r2, #69	; 0x45
 8006124:	d118      	bne.n	8006158 <_strtod_l+0x1b0>
 8006126:	b91d      	cbnz	r5, 8006130 <_strtod_l+0x188>
 8006128:	9a04      	ldr	r2, [sp, #16]
 800612a:	4302      	orrs	r2, r0
 800612c:	d09e      	beq.n	800606c <_strtod_l+0xc4>
 800612e:	2500      	movs	r5, #0
 8006130:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8006134:	f108 0201 	add.w	r2, r8, #1
 8006138:	9217      	str	r2, [sp, #92]	; 0x5c
 800613a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800613e:	2a2b      	cmp	r2, #43	; 0x2b
 8006140:	d075      	beq.n	800622e <_strtod_l+0x286>
 8006142:	2a2d      	cmp	r2, #45	; 0x2d
 8006144:	d07b      	beq.n	800623e <_strtod_l+0x296>
 8006146:	f04f 0c00 	mov.w	ip, #0
 800614a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800614e:	2909      	cmp	r1, #9
 8006150:	f240 8082 	bls.w	8006258 <_strtod_l+0x2b0>
 8006154:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006158:	2600      	movs	r6, #0
 800615a:	e09d      	b.n	8006298 <_strtod_l+0x2f0>
 800615c:	2300      	movs	r3, #0
 800615e:	e7c4      	b.n	80060ea <_strtod_l+0x142>
 8006160:	2f08      	cmp	r7, #8
 8006162:	bfd8      	it	le
 8006164:	9907      	ldrle	r1, [sp, #28]
 8006166:	f100 0001 	add.w	r0, r0, #1
 800616a:	bfda      	itte	le
 800616c:	fb02 3301 	mlale	r3, r2, r1, r3
 8006170:	9307      	strle	r3, [sp, #28]
 8006172:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006176:	3701      	adds	r7, #1
 8006178:	9017      	str	r0, [sp, #92]	; 0x5c
 800617a:	e7bf      	b.n	80060fc <_strtod_l+0x154>
 800617c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800617e:	195a      	adds	r2, r3, r5
 8006180:	9217      	str	r2, [sp, #92]	; 0x5c
 8006182:	5d5a      	ldrb	r2, [r3, r5]
 8006184:	2f00      	cmp	r7, #0
 8006186:	d037      	beq.n	80061f8 <_strtod_l+0x250>
 8006188:	9005      	str	r0, [sp, #20]
 800618a:	463d      	mov	r5, r7
 800618c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006190:	2b09      	cmp	r3, #9
 8006192:	d912      	bls.n	80061ba <_strtod_l+0x212>
 8006194:	2301      	movs	r3, #1
 8006196:	e7c2      	b.n	800611e <_strtod_l+0x176>
 8006198:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800619a:	1c5a      	adds	r2, r3, #1
 800619c:	9217      	str	r2, [sp, #92]	; 0x5c
 800619e:	785a      	ldrb	r2, [r3, #1]
 80061a0:	3001      	adds	r0, #1
 80061a2:	2a30      	cmp	r2, #48	; 0x30
 80061a4:	d0f8      	beq.n	8006198 <_strtod_l+0x1f0>
 80061a6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80061aa:	2b08      	cmp	r3, #8
 80061ac:	f200 84d9 	bhi.w	8006b62 <_strtod_l+0xbba>
 80061b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061b2:	9005      	str	r0, [sp, #20]
 80061b4:	2000      	movs	r0, #0
 80061b6:	9308      	str	r3, [sp, #32]
 80061b8:	4605      	mov	r5, r0
 80061ba:	3a30      	subs	r2, #48	; 0x30
 80061bc:	f100 0301 	add.w	r3, r0, #1
 80061c0:	d014      	beq.n	80061ec <_strtod_l+0x244>
 80061c2:	9905      	ldr	r1, [sp, #20]
 80061c4:	4419      	add	r1, r3
 80061c6:	9105      	str	r1, [sp, #20]
 80061c8:	462b      	mov	r3, r5
 80061ca:	eb00 0e05 	add.w	lr, r0, r5
 80061ce:	210a      	movs	r1, #10
 80061d0:	4573      	cmp	r3, lr
 80061d2:	d113      	bne.n	80061fc <_strtod_l+0x254>
 80061d4:	182b      	adds	r3, r5, r0
 80061d6:	2b08      	cmp	r3, #8
 80061d8:	f105 0501 	add.w	r5, r5, #1
 80061dc:	4405      	add	r5, r0
 80061de:	dc1c      	bgt.n	800621a <_strtod_l+0x272>
 80061e0:	9907      	ldr	r1, [sp, #28]
 80061e2:	230a      	movs	r3, #10
 80061e4:	fb03 2301 	mla	r3, r3, r1, r2
 80061e8:	9307      	str	r3, [sp, #28]
 80061ea:	2300      	movs	r3, #0
 80061ec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80061ee:	1c51      	adds	r1, r2, #1
 80061f0:	9117      	str	r1, [sp, #92]	; 0x5c
 80061f2:	7852      	ldrb	r2, [r2, #1]
 80061f4:	4618      	mov	r0, r3
 80061f6:	e7c9      	b.n	800618c <_strtod_l+0x1e4>
 80061f8:	4638      	mov	r0, r7
 80061fa:	e7d2      	b.n	80061a2 <_strtod_l+0x1fa>
 80061fc:	2b08      	cmp	r3, #8
 80061fe:	dc04      	bgt.n	800620a <_strtod_l+0x262>
 8006200:	9e07      	ldr	r6, [sp, #28]
 8006202:	434e      	muls	r6, r1
 8006204:	9607      	str	r6, [sp, #28]
 8006206:	3301      	adds	r3, #1
 8006208:	e7e2      	b.n	80061d0 <_strtod_l+0x228>
 800620a:	f103 0c01 	add.w	ip, r3, #1
 800620e:	f1bc 0f10 	cmp.w	ip, #16
 8006212:	bfd8      	it	le
 8006214:	fb01 f909 	mulle.w	r9, r1, r9
 8006218:	e7f5      	b.n	8006206 <_strtod_l+0x25e>
 800621a:	2d10      	cmp	r5, #16
 800621c:	bfdc      	itt	le
 800621e:	230a      	movle	r3, #10
 8006220:	fb03 2909 	mlale	r9, r3, r9, r2
 8006224:	e7e1      	b.n	80061ea <_strtod_l+0x242>
 8006226:	2300      	movs	r3, #0
 8006228:	9305      	str	r3, [sp, #20]
 800622a:	2301      	movs	r3, #1
 800622c:	e77c      	b.n	8006128 <_strtod_l+0x180>
 800622e:	f04f 0c00 	mov.w	ip, #0
 8006232:	f108 0202 	add.w	r2, r8, #2
 8006236:	9217      	str	r2, [sp, #92]	; 0x5c
 8006238:	f898 2002 	ldrb.w	r2, [r8, #2]
 800623c:	e785      	b.n	800614a <_strtod_l+0x1a2>
 800623e:	f04f 0c01 	mov.w	ip, #1
 8006242:	e7f6      	b.n	8006232 <_strtod_l+0x28a>
 8006244:	08009eec 	.word	0x08009eec
 8006248:	08009c80 	.word	0x08009c80
 800624c:	7ff00000 	.word	0x7ff00000
 8006250:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006252:	1c51      	adds	r1, r2, #1
 8006254:	9117      	str	r1, [sp, #92]	; 0x5c
 8006256:	7852      	ldrb	r2, [r2, #1]
 8006258:	2a30      	cmp	r2, #48	; 0x30
 800625a:	d0f9      	beq.n	8006250 <_strtod_l+0x2a8>
 800625c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006260:	2908      	cmp	r1, #8
 8006262:	f63f af79 	bhi.w	8006158 <_strtod_l+0x1b0>
 8006266:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800626a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800626c:	9206      	str	r2, [sp, #24]
 800626e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006270:	1c51      	adds	r1, r2, #1
 8006272:	9117      	str	r1, [sp, #92]	; 0x5c
 8006274:	7852      	ldrb	r2, [r2, #1]
 8006276:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800627a:	2e09      	cmp	r6, #9
 800627c:	d937      	bls.n	80062ee <_strtod_l+0x346>
 800627e:	9e06      	ldr	r6, [sp, #24]
 8006280:	1b89      	subs	r1, r1, r6
 8006282:	2908      	cmp	r1, #8
 8006284:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006288:	dc02      	bgt.n	8006290 <_strtod_l+0x2e8>
 800628a:	4576      	cmp	r6, lr
 800628c:	bfa8      	it	ge
 800628e:	4676      	movge	r6, lr
 8006290:	f1bc 0f00 	cmp.w	ip, #0
 8006294:	d000      	beq.n	8006298 <_strtod_l+0x2f0>
 8006296:	4276      	negs	r6, r6
 8006298:	2d00      	cmp	r5, #0
 800629a:	d14d      	bne.n	8006338 <_strtod_l+0x390>
 800629c:	9904      	ldr	r1, [sp, #16]
 800629e:	4301      	orrs	r1, r0
 80062a0:	f47f aec6 	bne.w	8006030 <_strtod_l+0x88>
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f47f aee1 	bne.w	800606c <_strtod_l+0xc4>
 80062aa:	2a69      	cmp	r2, #105	; 0x69
 80062ac:	d027      	beq.n	80062fe <_strtod_l+0x356>
 80062ae:	dc24      	bgt.n	80062fa <_strtod_l+0x352>
 80062b0:	2a49      	cmp	r2, #73	; 0x49
 80062b2:	d024      	beq.n	80062fe <_strtod_l+0x356>
 80062b4:	2a4e      	cmp	r2, #78	; 0x4e
 80062b6:	f47f aed9 	bne.w	800606c <_strtod_l+0xc4>
 80062ba:	499f      	ldr	r1, [pc, #636]	; (8006538 <_strtod_l+0x590>)
 80062bc:	a817      	add	r0, sp, #92	; 0x5c
 80062be:	f001 fe6f 	bl	8007fa0 <__match>
 80062c2:	2800      	cmp	r0, #0
 80062c4:	f43f aed2 	beq.w	800606c <_strtod_l+0xc4>
 80062c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	2b28      	cmp	r3, #40	; 0x28
 80062ce:	d12d      	bne.n	800632c <_strtod_l+0x384>
 80062d0:	499a      	ldr	r1, [pc, #616]	; (800653c <_strtod_l+0x594>)
 80062d2:	aa1a      	add	r2, sp, #104	; 0x68
 80062d4:	a817      	add	r0, sp, #92	; 0x5c
 80062d6:	f001 fe77 	bl	8007fc8 <__hexnan>
 80062da:	2805      	cmp	r0, #5
 80062dc:	d126      	bne.n	800632c <_strtod_l+0x384>
 80062de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80062e0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80062e4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80062e8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80062ec:	e6a0      	b.n	8006030 <_strtod_l+0x88>
 80062ee:	210a      	movs	r1, #10
 80062f0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80062f4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80062f8:	e7b9      	b.n	800626e <_strtod_l+0x2c6>
 80062fa:	2a6e      	cmp	r2, #110	; 0x6e
 80062fc:	e7db      	b.n	80062b6 <_strtod_l+0x30e>
 80062fe:	4990      	ldr	r1, [pc, #576]	; (8006540 <_strtod_l+0x598>)
 8006300:	a817      	add	r0, sp, #92	; 0x5c
 8006302:	f001 fe4d 	bl	8007fa0 <__match>
 8006306:	2800      	cmp	r0, #0
 8006308:	f43f aeb0 	beq.w	800606c <_strtod_l+0xc4>
 800630c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800630e:	498d      	ldr	r1, [pc, #564]	; (8006544 <_strtod_l+0x59c>)
 8006310:	3b01      	subs	r3, #1
 8006312:	a817      	add	r0, sp, #92	; 0x5c
 8006314:	9317      	str	r3, [sp, #92]	; 0x5c
 8006316:	f001 fe43 	bl	8007fa0 <__match>
 800631a:	b910      	cbnz	r0, 8006322 <_strtod_l+0x37a>
 800631c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800631e:	3301      	adds	r3, #1
 8006320:	9317      	str	r3, [sp, #92]	; 0x5c
 8006322:	f8df b230 	ldr.w	fp, [pc, #560]	; 8006554 <_strtod_l+0x5ac>
 8006326:	f04f 0a00 	mov.w	sl, #0
 800632a:	e681      	b.n	8006030 <_strtod_l+0x88>
 800632c:	4886      	ldr	r0, [pc, #536]	; (8006548 <_strtod_l+0x5a0>)
 800632e:	f002 ff83 	bl	8009238 <nan>
 8006332:	ec5b ab10 	vmov	sl, fp, d0
 8006336:	e67b      	b.n	8006030 <_strtod_l+0x88>
 8006338:	9b05      	ldr	r3, [sp, #20]
 800633a:	9807      	ldr	r0, [sp, #28]
 800633c:	1af3      	subs	r3, r6, r3
 800633e:	2f00      	cmp	r7, #0
 8006340:	bf08      	it	eq
 8006342:	462f      	moveq	r7, r5
 8006344:	2d10      	cmp	r5, #16
 8006346:	9306      	str	r3, [sp, #24]
 8006348:	46a8      	mov	r8, r5
 800634a:	bfa8      	it	ge
 800634c:	f04f 0810 	movge.w	r8, #16
 8006350:	f7fa f8e0 	bl	8000514 <__aeabi_ui2d>
 8006354:	2d09      	cmp	r5, #9
 8006356:	4682      	mov	sl, r0
 8006358:	468b      	mov	fp, r1
 800635a:	dd13      	ble.n	8006384 <_strtod_l+0x3dc>
 800635c:	4b7b      	ldr	r3, [pc, #492]	; (800654c <_strtod_l+0x5a4>)
 800635e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006362:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006366:	f7fa f94f 	bl	8000608 <__aeabi_dmul>
 800636a:	4682      	mov	sl, r0
 800636c:	4648      	mov	r0, r9
 800636e:	468b      	mov	fp, r1
 8006370:	f7fa f8d0 	bl	8000514 <__aeabi_ui2d>
 8006374:	4602      	mov	r2, r0
 8006376:	460b      	mov	r3, r1
 8006378:	4650      	mov	r0, sl
 800637a:	4659      	mov	r1, fp
 800637c:	f7f9 ff8e 	bl	800029c <__adddf3>
 8006380:	4682      	mov	sl, r0
 8006382:	468b      	mov	fp, r1
 8006384:	2d0f      	cmp	r5, #15
 8006386:	dc38      	bgt.n	80063fa <_strtod_l+0x452>
 8006388:	9b06      	ldr	r3, [sp, #24]
 800638a:	2b00      	cmp	r3, #0
 800638c:	f43f ae50 	beq.w	8006030 <_strtod_l+0x88>
 8006390:	dd24      	ble.n	80063dc <_strtod_l+0x434>
 8006392:	2b16      	cmp	r3, #22
 8006394:	dc0b      	bgt.n	80063ae <_strtod_l+0x406>
 8006396:	496d      	ldr	r1, [pc, #436]	; (800654c <_strtod_l+0x5a4>)
 8006398:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800639c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063a0:	4652      	mov	r2, sl
 80063a2:	465b      	mov	r3, fp
 80063a4:	f7fa f930 	bl	8000608 <__aeabi_dmul>
 80063a8:	4682      	mov	sl, r0
 80063aa:	468b      	mov	fp, r1
 80063ac:	e640      	b.n	8006030 <_strtod_l+0x88>
 80063ae:	9a06      	ldr	r2, [sp, #24]
 80063b0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80063b4:	4293      	cmp	r3, r2
 80063b6:	db20      	blt.n	80063fa <_strtod_l+0x452>
 80063b8:	4c64      	ldr	r4, [pc, #400]	; (800654c <_strtod_l+0x5a4>)
 80063ba:	f1c5 050f 	rsb	r5, r5, #15
 80063be:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80063c2:	4652      	mov	r2, sl
 80063c4:	465b      	mov	r3, fp
 80063c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063ca:	f7fa f91d 	bl	8000608 <__aeabi_dmul>
 80063ce:	9b06      	ldr	r3, [sp, #24]
 80063d0:	1b5d      	subs	r5, r3, r5
 80063d2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80063d6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80063da:	e7e3      	b.n	80063a4 <_strtod_l+0x3fc>
 80063dc:	9b06      	ldr	r3, [sp, #24]
 80063de:	3316      	adds	r3, #22
 80063e0:	db0b      	blt.n	80063fa <_strtod_l+0x452>
 80063e2:	9b05      	ldr	r3, [sp, #20]
 80063e4:	1b9e      	subs	r6, r3, r6
 80063e6:	4b59      	ldr	r3, [pc, #356]	; (800654c <_strtod_l+0x5a4>)
 80063e8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80063ec:	e9d6 2300 	ldrd	r2, r3, [r6]
 80063f0:	4650      	mov	r0, sl
 80063f2:	4659      	mov	r1, fp
 80063f4:	f7fa fa32 	bl	800085c <__aeabi_ddiv>
 80063f8:	e7d6      	b.n	80063a8 <_strtod_l+0x400>
 80063fa:	9b06      	ldr	r3, [sp, #24]
 80063fc:	eba5 0808 	sub.w	r8, r5, r8
 8006400:	4498      	add	r8, r3
 8006402:	f1b8 0f00 	cmp.w	r8, #0
 8006406:	dd74      	ble.n	80064f2 <_strtod_l+0x54a>
 8006408:	f018 030f 	ands.w	r3, r8, #15
 800640c:	d00a      	beq.n	8006424 <_strtod_l+0x47c>
 800640e:	494f      	ldr	r1, [pc, #316]	; (800654c <_strtod_l+0x5a4>)
 8006410:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006414:	4652      	mov	r2, sl
 8006416:	465b      	mov	r3, fp
 8006418:	e9d1 0100 	ldrd	r0, r1, [r1]
 800641c:	f7fa f8f4 	bl	8000608 <__aeabi_dmul>
 8006420:	4682      	mov	sl, r0
 8006422:	468b      	mov	fp, r1
 8006424:	f038 080f 	bics.w	r8, r8, #15
 8006428:	d04f      	beq.n	80064ca <_strtod_l+0x522>
 800642a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800642e:	dd22      	ble.n	8006476 <_strtod_l+0x4ce>
 8006430:	2500      	movs	r5, #0
 8006432:	462e      	mov	r6, r5
 8006434:	9507      	str	r5, [sp, #28]
 8006436:	9505      	str	r5, [sp, #20]
 8006438:	2322      	movs	r3, #34	; 0x22
 800643a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8006554 <_strtod_l+0x5ac>
 800643e:	6023      	str	r3, [r4, #0]
 8006440:	f04f 0a00 	mov.w	sl, #0
 8006444:	9b07      	ldr	r3, [sp, #28]
 8006446:	2b00      	cmp	r3, #0
 8006448:	f43f adf2 	beq.w	8006030 <_strtod_l+0x88>
 800644c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800644e:	4620      	mov	r0, r4
 8006450:	f001 fec2 	bl	80081d8 <_Bfree>
 8006454:	9905      	ldr	r1, [sp, #20]
 8006456:	4620      	mov	r0, r4
 8006458:	f001 febe 	bl	80081d8 <_Bfree>
 800645c:	4631      	mov	r1, r6
 800645e:	4620      	mov	r0, r4
 8006460:	f001 feba 	bl	80081d8 <_Bfree>
 8006464:	9907      	ldr	r1, [sp, #28]
 8006466:	4620      	mov	r0, r4
 8006468:	f001 feb6 	bl	80081d8 <_Bfree>
 800646c:	4629      	mov	r1, r5
 800646e:	4620      	mov	r0, r4
 8006470:	f001 feb2 	bl	80081d8 <_Bfree>
 8006474:	e5dc      	b.n	8006030 <_strtod_l+0x88>
 8006476:	4b36      	ldr	r3, [pc, #216]	; (8006550 <_strtod_l+0x5a8>)
 8006478:	9304      	str	r3, [sp, #16]
 800647a:	2300      	movs	r3, #0
 800647c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006480:	4650      	mov	r0, sl
 8006482:	4659      	mov	r1, fp
 8006484:	4699      	mov	r9, r3
 8006486:	f1b8 0f01 	cmp.w	r8, #1
 800648a:	dc21      	bgt.n	80064d0 <_strtod_l+0x528>
 800648c:	b10b      	cbz	r3, 8006492 <_strtod_l+0x4ea>
 800648e:	4682      	mov	sl, r0
 8006490:	468b      	mov	fp, r1
 8006492:	4b2f      	ldr	r3, [pc, #188]	; (8006550 <_strtod_l+0x5a8>)
 8006494:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006498:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800649c:	4652      	mov	r2, sl
 800649e:	465b      	mov	r3, fp
 80064a0:	e9d9 0100 	ldrd	r0, r1, [r9]
 80064a4:	f7fa f8b0 	bl	8000608 <__aeabi_dmul>
 80064a8:	4b2a      	ldr	r3, [pc, #168]	; (8006554 <_strtod_l+0x5ac>)
 80064aa:	460a      	mov	r2, r1
 80064ac:	400b      	ands	r3, r1
 80064ae:	492a      	ldr	r1, [pc, #168]	; (8006558 <_strtod_l+0x5b0>)
 80064b0:	428b      	cmp	r3, r1
 80064b2:	4682      	mov	sl, r0
 80064b4:	d8bc      	bhi.n	8006430 <_strtod_l+0x488>
 80064b6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80064ba:	428b      	cmp	r3, r1
 80064bc:	bf86      	itte	hi
 80064be:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800655c <_strtod_l+0x5b4>
 80064c2:	f04f 3aff 	movhi.w	sl, #4294967295
 80064c6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80064ca:	2300      	movs	r3, #0
 80064cc:	9304      	str	r3, [sp, #16]
 80064ce:	e084      	b.n	80065da <_strtod_l+0x632>
 80064d0:	f018 0f01 	tst.w	r8, #1
 80064d4:	d005      	beq.n	80064e2 <_strtod_l+0x53a>
 80064d6:	9b04      	ldr	r3, [sp, #16]
 80064d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064dc:	f7fa f894 	bl	8000608 <__aeabi_dmul>
 80064e0:	2301      	movs	r3, #1
 80064e2:	9a04      	ldr	r2, [sp, #16]
 80064e4:	3208      	adds	r2, #8
 80064e6:	f109 0901 	add.w	r9, r9, #1
 80064ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 80064ee:	9204      	str	r2, [sp, #16]
 80064f0:	e7c9      	b.n	8006486 <_strtod_l+0x4de>
 80064f2:	d0ea      	beq.n	80064ca <_strtod_l+0x522>
 80064f4:	f1c8 0800 	rsb	r8, r8, #0
 80064f8:	f018 020f 	ands.w	r2, r8, #15
 80064fc:	d00a      	beq.n	8006514 <_strtod_l+0x56c>
 80064fe:	4b13      	ldr	r3, [pc, #76]	; (800654c <_strtod_l+0x5a4>)
 8006500:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006504:	4650      	mov	r0, sl
 8006506:	4659      	mov	r1, fp
 8006508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800650c:	f7fa f9a6 	bl	800085c <__aeabi_ddiv>
 8006510:	4682      	mov	sl, r0
 8006512:	468b      	mov	fp, r1
 8006514:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006518:	d0d7      	beq.n	80064ca <_strtod_l+0x522>
 800651a:	f1b8 0f1f 	cmp.w	r8, #31
 800651e:	dd1f      	ble.n	8006560 <_strtod_l+0x5b8>
 8006520:	2500      	movs	r5, #0
 8006522:	462e      	mov	r6, r5
 8006524:	9507      	str	r5, [sp, #28]
 8006526:	9505      	str	r5, [sp, #20]
 8006528:	2322      	movs	r3, #34	; 0x22
 800652a:	f04f 0a00 	mov.w	sl, #0
 800652e:	f04f 0b00 	mov.w	fp, #0
 8006532:	6023      	str	r3, [r4, #0]
 8006534:	e786      	b.n	8006444 <_strtod_l+0x49c>
 8006536:	bf00      	nop
 8006538:	08009be1 	.word	0x08009be1
 800653c:	08009c94 	.word	0x08009c94
 8006540:	08009bd9 	.word	0x08009bd9
 8006544:	08009e10 	.word	0x08009e10
 8006548:	08009d0b 	.word	0x08009d0b
 800654c:	08009f88 	.word	0x08009f88
 8006550:	08009f60 	.word	0x08009f60
 8006554:	7ff00000 	.word	0x7ff00000
 8006558:	7ca00000 	.word	0x7ca00000
 800655c:	7fefffff 	.word	0x7fefffff
 8006560:	f018 0310 	ands.w	r3, r8, #16
 8006564:	bf18      	it	ne
 8006566:	236a      	movne	r3, #106	; 0x6a
 8006568:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8006918 <_strtod_l+0x970>
 800656c:	9304      	str	r3, [sp, #16]
 800656e:	4650      	mov	r0, sl
 8006570:	4659      	mov	r1, fp
 8006572:	2300      	movs	r3, #0
 8006574:	f018 0f01 	tst.w	r8, #1
 8006578:	d004      	beq.n	8006584 <_strtod_l+0x5dc>
 800657a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800657e:	f7fa f843 	bl	8000608 <__aeabi_dmul>
 8006582:	2301      	movs	r3, #1
 8006584:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006588:	f109 0908 	add.w	r9, r9, #8
 800658c:	d1f2      	bne.n	8006574 <_strtod_l+0x5cc>
 800658e:	b10b      	cbz	r3, 8006594 <_strtod_l+0x5ec>
 8006590:	4682      	mov	sl, r0
 8006592:	468b      	mov	fp, r1
 8006594:	9b04      	ldr	r3, [sp, #16]
 8006596:	b1c3      	cbz	r3, 80065ca <_strtod_l+0x622>
 8006598:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800659c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	4659      	mov	r1, fp
 80065a4:	dd11      	ble.n	80065ca <_strtod_l+0x622>
 80065a6:	2b1f      	cmp	r3, #31
 80065a8:	f340 8124 	ble.w	80067f4 <_strtod_l+0x84c>
 80065ac:	2b34      	cmp	r3, #52	; 0x34
 80065ae:	bfde      	ittt	le
 80065b0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80065b4:	f04f 33ff 	movle.w	r3, #4294967295
 80065b8:	fa03 f202 	lslle.w	r2, r3, r2
 80065bc:	f04f 0a00 	mov.w	sl, #0
 80065c0:	bfcc      	ite	gt
 80065c2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80065c6:	ea02 0b01 	andle.w	fp, r2, r1
 80065ca:	2200      	movs	r2, #0
 80065cc:	2300      	movs	r3, #0
 80065ce:	4650      	mov	r0, sl
 80065d0:	4659      	mov	r1, fp
 80065d2:	f7fa fa81 	bl	8000ad8 <__aeabi_dcmpeq>
 80065d6:	2800      	cmp	r0, #0
 80065d8:	d1a2      	bne.n	8006520 <_strtod_l+0x578>
 80065da:	9b07      	ldr	r3, [sp, #28]
 80065dc:	9300      	str	r3, [sp, #0]
 80065de:	9908      	ldr	r1, [sp, #32]
 80065e0:	462b      	mov	r3, r5
 80065e2:	463a      	mov	r2, r7
 80065e4:	4620      	mov	r0, r4
 80065e6:	f001 fe5f 	bl	80082a8 <__s2b>
 80065ea:	9007      	str	r0, [sp, #28]
 80065ec:	2800      	cmp	r0, #0
 80065ee:	f43f af1f 	beq.w	8006430 <_strtod_l+0x488>
 80065f2:	9b05      	ldr	r3, [sp, #20]
 80065f4:	1b9e      	subs	r6, r3, r6
 80065f6:	9b06      	ldr	r3, [sp, #24]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	bfb4      	ite	lt
 80065fc:	4633      	movlt	r3, r6
 80065fe:	2300      	movge	r3, #0
 8006600:	930c      	str	r3, [sp, #48]	; 0x30
 8006602:	9b06      	ldr	r3, [sp, #24]
 8006604:	2500      	movs	r5, #0
 8006606:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800660a:	9312      	str	r3, [sp, #72]	; 0x48
 800660c:	462e      	mov	r6, r5
 800660e:	9b07      	ldr	r3, [sp, #28]
 8006610:	4620      	mov	r0, r4
 8006612:	6859      	ldr	r1, [r3, #4]
 8006614:	f001 fda0 	bl	8008158 <_Balloc>
 8006618:	9005      	str	r0, [sp, #20]
 800661a:	2800      	cmp	r0, #0
 800661c:	f43f af0c 	beq.w	8006438 <_strtod_l+0x490>
 8006620:	9b07      	ldr	r3, [sp, #28]
 8006622:	691a      	ldr	r2, [r3, #16]
 8006624:	3202      	adds	r2, #2
 8006626:	f103 010c 	add.w	r1, r3, #12
 800662a:	0092      	lsls	r2, r2, #2
 800662c:	300c      	adds	r0, #12
 800662e:	f001 fd85 	bl	800813c <memcpy>
 8006632:	ec4b ab10 	vmov	d0, sl, fp
 8006636:	aa1a      	add	r2, sp, #104	; 0x68
 8006638:	a919      	add	r1, sp, #100	; 0x64
 800663a:	4620      	mov	r0, r4
 800663c:	f002 f97a 	bl	8008934 <__d2b>
 8006640:	ec4b ab18 	vmov	d8, sl, fp
 8006644:	9018      	str	r0, [sp, #96]	; 0x60
 8006646:	2800      	cmp	r0, #0
 8006648:	f43f aef6 	beq.w	8006438 <_strtod_l+0x490>
 800664c:	2101      	movs	r1, #1
 800664e:	4620      	mov	r0, r4
 8006650:	f001 fec4 	bl	80083dc <__i2b>
 8006654:	4606      	mov	r6, r0
 8006656:	2800      	cmp	r0, #0
 8006658:	f43f aeee 	beq.w	8006438 <_strtod_l+0x490>
 800665c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800665e:	9904      	ldr	r1, [sp, #16]
 8006660:	2b00      	cmp	r3, #0
 8006662:	bfab      	itete	ge
 8006664:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8006666:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006668:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800666a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800666e:	bfac      	ite	ge
 8006670:	eb03 0902 	addge.w	r9, r3, r2
 8006674:	1ad7      	sublt	r7, r2, r3
 8006676:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006678:	eba3 0801 	sub.w	r8, r3, r1
 800667c:	4490      	add	r8, r2
 800667e:	4ba1      	ldr	r3, [pc, #644]	; (8006904 <_strtod_l+0x95c>)
 8006680:	f108 38ff 	add.w	r8, r8, #4294967295
 8006684:	4598      	cmp	r8, r3
 8006686:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800668a:	f280 80c7 	bge.w	800681c <_strtod_l+0x874>
 800668e:	eba3 0308 	sub.w	r3, r3, r8
 8006692:	2b1f      	cmp	r3, #31
 8006694:	eba2 0203 	sub.w	r2, r2, r3
 8006698:	f04f 0101 	mov.w	r1, #1
 800669c:	f300 80b1 	bgt.w	8006802 <_strtod_l+0x85a>
 80066a0:	fa01 f303 	lsl.w	r3, r1, r3
 80066a4:	930d      	str	r3, [sp, #52]	; 0x34
 80066a6:	2300      	movs	r3, #0
 80066a8:	9308      	str	r3, [sp, #32]
 80066aa:	eb09 0802 	add.w	r8, r9, r2
 80066ae:	9b04      	ldr	r3, [sp, #16]
 80066b0:	45c1      	cmp	r9, r8
 80066b2:	4417      	add	r7, r2
 80066b4:	441f      	add	r7, r3
 80066b6:	464b      	mov	r3, r9
 80066b8:	bfa8      	it	ge
 80066ba:	4643      	movge	r3, r8
 80066bc:	42bb      	cmp	r3, r7
 80066be:	bfa8      	it	ge
 80066c0:	463b      	movge	r3, r7
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	bfc2      	ittt	gt
 80066c6:	eba8 0803 	subgt.w	r8, r8, r3
 80066ca:	1aff      	subgt	r7, r7, r3
 80066cc:	eba9 0903 	subgt.w	r9, r9, r3
 80066d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	dd17      	ble.n	8006706 <_strtod_l+0x75e>
 80066d6:	4631      	mov	r1, r6
 80066d8:	461a      	mov	r2, r3
 80066da:	4620      	mov	r0, r4
 80066dc:	f001 ff3e 	bl	800855c <__pow5mult>
 80066e0:	4606      	mov	r6, r0
 80066e2:	2800      	cmp	r0, #0
 80066e4:	f43f aea8 	beq.w	8006438 <_strtod_l+0x490>
 80066e8:	4601      	mov	r1, r0
 80066ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80066ec:	4620      	mov	r0, r4
 80066ee:	f001 fe8b 	bl	8008408 <__multiply>
 80066f2:	900b      	str	r0, [sp, #44]	; 0x2c
 80066f4:	2800      	cmp	r0, #0
 80066f6:	f43f ae9f 	beq.w	8006438 <_strtod_l+0x490>
 80066fa:	9918      	ldr	r1, [sp, #96]	; 0x60
 80066fc:	4620      	mov	r0, r4
 80066fe:	f001 fd6b 	bl	80081d8 <_Bfree>
 8006702:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006704:	9318      	str	r3, [sp, #96]	; 0x60
 8006706:	f1b8 0f00 	cmp.w	r8, #0
 800670a:	f300 808c 	bgt.w	8006826 <_strtod_l+0x87e>
 800670e:	9b06      	ldr	r3, [sp, #24]
 8006710:	2b00      	cmp	r3, #0
 8006712:	dd08      	ble.n	8006726 <_strtod_l+0x77e>
 8006714:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006716:	9905      	ldr	r1, [sp, #20]
 8006718:	4620      	mov	r0, r4
 800671a:	f001 ff1f 	bl	800855c <__pow5mult>
 800671e:	9005      	str	r0, [sp, #20]
 8006720:	2800      	cmp	r0, #0
 8006722:	f43f ae89 	beq.w	8006438 <_strtod_l+0x490>
 8006726:	2f00      	cmp	r7, #0
 8006728:	dd08      	ble.n	800673c <_strtod_l+0x794>
 800672a:	9905      	ldr	r1, [sp, #20]
 800672c:	463a      	mov	r2, r7
 800672e:	4620      	mov	r0, r4
 8006730:	f001 ff6e 	bl	8008610 <__lshift>
 8006734:	9005      	str	r0, [sp, #20]
 8006736:	2800      	cmp	r0, #0
 8006738:	f43f ae7e 	beq.w	8006438 <_strtod_l+0x490>
 800673c:	f1b9 0f00 	cmp.w	r9, #0
 8006740:	dd08      	ble.n	8006754 <_strtod_l+0x7ac>
 8006742:	4631      	mov	r1, r6
 8006744:	464a      	mov	r2, r9
 8006746:	4620      	mov	r0, r4
 8006748:	f001 ff62 	bl	8008610 <__lshift>
 800674c:	4606      	mov	r6, r0
 800674e:	2800      	cmp	r0, #0
 8006750:	f43f ae72 	beq.w	8006438 <_strtod_l+0x490>
 8006754:	9a05      	ldr	r2, [sp, #20]
 8006756:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006758:	4620      	mov	r0, r4
 800675a:	f001 ffe5 	bl	8008728 <__mdiff>
 800675e:	4605      	mov	r5, r0
 8006760:	2800      	cmp	r0, #0
 8006762:	f43f ae69 	beq.w	8006438 <_strtod_l+0x490>
 8006766:	68c3      	ldr	r3, [r0, #12]
 8006768:	930b      	str	r3, [sp, #44]	; 0x2c
 800676a:	2300      	movs	r3, #0
 800676c:	60c3      	str	r3, [r0, #12]
 800676e:	4631      	mov	r1, r6
 8006770:	f001 ffbe 	bl	80086f0 <__mcmp>
 8006774:	2800      	cmp	r0, #0
 8006776:	da60      	bge.n	800683a <_strtod_l+0x892>
 8006778:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800677a:	ea53 030a 	orrs.w	r3, r3, sl
 800677e:	f040 8082 	bne.w	8006886 <_strtod_l+0x8de>
 8006782:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006786:	2b00      	cmp	r3, #0
 8006788:	d17d      	bne.n	8006886 <_strtod_l+0x8de>
 800678a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800678e:	0d1b      	lsrs	r3, r3, #20
 8006790:	051b      	lsls	r3, r3, #20
 8006792:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006796:	d976      	bls.n	8006886 <_strtod_l+0x8de>
 8006798:	696b      	ldr	r3, [r5, #20]
 800679a:	b913      	cbnz	r3, 80067a2 <_strtod_l+0x7fa>
 800679c:	692b      	ldr	r3, [r5, #16]
 800679e:	2b01      	cmp	r3, #1
 80067a0:	dd71      	ble.n	8006886 <_strtod_l+0x8de>
 80067a2:	4629      	mov	r1, r5
 80067a4:	2201      	movs	r2, #1
 80067a6:	4620      	mov	r0, r4
 80067a8:	f001 ff32 	bl	8008610 <__lshift>
 80067ac:	4631      	mov	r1, r6
 80067ae:	4605      	mov	r5, r0
 80067b0:	f001 ff9e 	bl	80086f0 <__mcmp>
 80067b4:	2800      	cmp	r0, #0
 80067b6:	dd66      	ble.n	8006886 <_strtod_l+0x8de>
 80067b8:	9904      	ldr	r1, [sp, #16]
 80067ba:	4a53      	ldr	r2, [pc, #332]	; (8006908 <_strtod_l+0x960>)
 80067bc:	465b      	mov	r3, fp
 80067be:	2900      	cmp	r1, #0
 80067c0:	f000 8081 	beq.w	80068c6 <_strtod_l+0x91e>
 80067c4:	ea02 010b 	and.w	r1, r2, fp
 80067c8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80067cc:	dc7b      	bgt.n	80068c6 <_strtod_l+0x91e>
 80067ce:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80067d2:	f77f aea9 	ble.w	8006528 <_strtod_l+0x580>
 80067d6:	4b4d      	ldr	r3, [pc, #308]	; (800690c <_strtod_l+0x964>)
 80067d8:	4650      	mov	r0, sl
 80067da:	4659      	mov	r1, fp
 80067dc:	2200      	movs	r2, #0
 80067de:	f7f9 ff13 	bl	8000608 <__aeabi_dmul>
 80067e2:	460b      	mov	r3, r1
 80067e4:	4303      	orrs	r3, r0
 80067e6:	bf08      	it	eq
 80067e8:	2322      	moveq	r3, #34	; 0x22
 80067ea:	4682      	mov	sl, r0
 80067ec:	468b      	mov	fp, r1
 80067ee:	bf08      	it	eq
 80067f0:	6023      	streq	r3, [r4, #0]
 80067f2:	e62b      	b.n	800644c <_strtod_l+0x4a4>
 80067f4:	f04f 32ff 	mov.w	r2, #4294967295
 80067f8:	fa02 f303 	lsl.w	r3, r2, r3
 80067fc:	ea03 0a0a 	and.w	sl, r3, sl
 8006800:	e6e3      	b.n	80065ca <_strtod_l+0x622>
 8006802:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006806:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800680a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800680e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006812:	fa01 f308 	lsl.w	r3, r1, r8
 8006816:	9308      	str	r3, [sp, #32]
 8006818:	910d      	str	r1, [sp, #52]	; 0x34
 800681a:	e746      	b.n	80066aa <_strtod_l+0x702>
 800681c:	2300      	movs	r3, #0
 800681e:	9308      	str	r3, [sp, #32]
 8006820:	2301      	movs	r3, #1
 8006822:	930d      	str	r3, [sp, #52]	; 0x34
 8006824:	e741      	b.n	80066aa <_strtod_l+0x702>
 8006826:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006828:	4642      	mov	r2, r8
 800682a:	4620      	mov	r0, r4
 800682c:	f001 fef0 	bl	8008610 <__lshift>
 8006830:	9018      	str	r0, [sp, #96]	; 0x60
 8006832:	2800      	cmp	r0, #0
 8006834:	f47f af6b 	bne.w	800670e <_strtod_l+0x766>
 8006838:	e5fe      	b.n	8006438 <_strtod_l+0x490>
 800683a:	465f      	mov	r7, fp
 800683c:	d16e      	bne.n	800691c <_strtod_l+0x974>
 800683e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006840:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006844:	b342      	cbz	r2, 8006898 <_strtod_l+0x8f0>
 8006846:	4a32      	ldr	r2, [pc, #200]	; (8006910 <_strtod_l+0x968>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d128      	bne.n	800689e <_strtod_l+0x8f6>
 800684c:	9b04      	ldr	r3, [sp, #16]
 800684e:	4651      	mov	r1, sl
 8006850:	b1eb      	cbz	r3, 800688e <_strtod_l+0x8e6>
 8006852:	4b2d      	ldr	r3, [pc, #180]	; (8006908 <_strtod_l+0x960>)
 8006854:	403b      	ands	r3, r7
 8006856:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800685a:	f04f 32ff 	mov.w	r2, #4294967295
 800685e:	d819      	bhi.n	8006894 <_strtod_l+0x8ec>
 8006860:	0d1b      	lsrs	r3, r3, #20
 8006862:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006866:	fa02 f303 	lsl.w	r3, r2, r3
 800686a:	4299      	cmp	r1, r3
 800686c:	d117      	bne.n	800689e <_strtod_l+0x8f6>
 800686e:	4b29      	ldr	r3, [pc, #164]	; (8006914 <_strtod_l+0x96c>)
 8006870:	429f      	cmp	r7, r3
 8006872:	d102      	bne.n	800687a <_strtod_l+0x8d2>
 8006874:	3101      	adds	r1, #1
 8006876:	f43f addf 	beq.w	8006438 <_strtod_l+0x490>
 800687a:	4b23      	ldr	r3, [pc, #140]	; (8006908 <_strtod_l+0x960>)
 800687c:	403b      	ands	r3, r7
 800687e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006882:	f04f 0a00 	mov.w	sl, #0
 8006886:	9b04      	ldr	r3, [sp, #16]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d1a4      	bne.n	80067d6 <_strtod_l+0x82e>
 800688c:	e5de      	b.n	800644c <_strtod_l+0x4a4>
 800688e:	f04f 33ff 	mov.w	r3, #4294967295
 8006892:	e7ea      	b.n	800686a <_strtod_l+0x8c2>
 8006894:	4613      	mov	r3, r2
 8006896:	e7e8      	b.n	800686a <_strtod_l+0x8c2>
 8006898:	ea53 030a 	orrs.w	r3, r3, sl
 800689c:	d08c      	beq.n	80067b8 <_strtod_l+0x810>
 800689e:	9b08      	ldr	r3, [sp, #32]
 80068a0:	b1db      	cbz	r3, 80068da <_strtod_l+0x932>
 80068a2:	423b      	tst	r3, r7
 80068a4:	d0ef      	beq.n	8006886 <_strtod_l+0x8de>
 80068a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068a8:	9a04      	ldr	r2, [sp, #16]
 80068aa:	4650      	mov	r0, sl
 80068ac:	4659      	mov	r1, fp
 80068ae:	b1c3      	cbz	r3, 80068e2 <_strtod_l+0x93a>
 80068b0:	f7ff fb5c 	bl	8005f6c <sulp>
 80068b4:	4602      	mov	r2, r0
 80068b6:	460b      	mov	r3, r1
 80068b8:	ec51 0b18 	vmov	r0, r1, d8
 80068bc:	f7f9 fcee 	bl	800029c <__adddf3>
 80068c0:	4682      	mov	sl, r0
 80068c2:	468b      	mov	fp, r1
 80068c4:	e7df      	b.n	8006886 <_strtod_l+0x8de>
 80068c6:	4013      	ands	r3, r2
 80068c8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80068cc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80068d0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80068d4:	f04f 3aff 	mov.w	sl, #4294967295
 80068d8:	e7d5      	b.n	8006886 <_strtod_l+0x8de>
 80068da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068dc:	ea13 0f0a 	tst.w	r3, sl
 80068e0:	e7e0      	b.n	80068a4 <_strtod_l+0x8fc>
 80068e2:	f7ff fb43 	bl	8005f6c <sulp>
 80068e6:	4602      	mov	r2, r0
 80068e8:	460b      	mov	r3, r1
 80068ea:	ec51 0b18 	vmov	r0, r1, d8
 80068ee:	f7f9 fcd3 	bl	8000298 <__aeabi_dsub>
 80068f2:	2200      	movs	r2, #0
 80068f4:	2300      	movs	r3, #0
 80068f6:	4682      	mov	sl, r0
 80068f8:	468b      	mov	fp, r1
 80068fa:	f7fa f8ed 	bl	8000ad8 <__aeabi_dcmpeq>
 80068fe:	2800      	cmp	r0, #0
 8006900:	d0c1      	beq.n	8006886 <_strtod_l+0x8de>
 8006902:	e611      	b.n	8006528 <_strtod_l+0x580>
 8006904:	fffffc02 	.word	0xfffffc02
 8006908:	7ff00000 	.word	0x7ff00000
 800690c:	39500000 	.word	0x39500000
 8006910:	000fffff 	.word	0x000fffff
 8006914:	7fefffff 	.word	0x7fefffff
 8006918:	08009ca8 	.word	0x08009ca8
 800691c:	4631      	mov	r1, r6
 800691e:	4628      	mov	r0, r5
 8006920:	f002 f864 	bl	80089ec <__ratio>
 8006924:	ec59 8b10 	vmov	r8, r9, d0
 8006928:	ee10 0a10 	vmov	r0, s0
 800692c:	2200      	movs	r2, #0
 800692e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006932:	4649      	mov	r1, r9
 8006934:	f7fa f8e4 	bl	8000b00 <__aeabi_dcmple>
 8006938:	2800      	cmp	r0, #0
 800693a:	d07a      	beq.n	8006a32 <_strtod_l+0xa8a>
 800693c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800693e:	2b00      	cmp	r3, #0
 8006940:	d04a      	beq.n	80069d8 <_strtod_l+0xa30>
 8006942:	4b95      	ldr	r3, [pc, #596]	; (8006b98 <_strtod_l+0xbf0>)
 8006944:	2200      	movs	r2, #0
 8006946:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800694a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006b98 <_strtod_l+0xbf0>
 800694e:	f04f 0800 	mov.w	r8, #0
 8006952:	4b92      	ldr	r3, [pc, #584]	; (8006b9c <_strtod_l+0xbf4>)
 8006954:	403b      	ands	r3, r7
 8006956:	930d      	str	r3, [sp, #52]	; 0x34
 8006958:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800695a:	4b91      	ldr	r3, [pc, #580]	; (8006ba0 <_strtod_l+0xbf8>)
 800695c:	429a      	cmp	r2, r3
 800695e:	f040 80b0 	bne.w	8006ac2 <_strtod_l+0xb1a>
 8006962:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006966:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800696a:	ec4b ab10 	vmov	d0, sl, fp
 800696e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006972:	f001 ff63 	bl	800883c <__ulp>
 8006976:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800697a:	ec53 2b10 	vmov	r2, r3, d0
 800697e:	f7f9 fe43 	bl	8000608 <__aeabi_dmul>
 8006982:	4652      	mov	r2, sl
 8006984:	465b      	mov	r3, fp
 8006986:	f7f9 fc89 	bl	800029c <__adddf3>
 800698a:	460b      	mov	r3, r1
 800698c:	4983      	ldr	r1, [pc, #524]	; (8006b9c <_strtod_l+0xbf4>)
 800698e:	4a85      	ldr	r2, [pc, #532]	; (8006ba4 <_strtod_l+0xbfc>)
 8006990:	4019      	ands	r1, r3
 8006992:	4291      	cmp	r1, r2
 8006994:	4682      	mov	sl, r0
 8006996:	d960      	bls.n	8006a5a <_strtod_l+0xab2>
 8006998:	ee18 3a90 	vmov	r3, s17
 800699c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80069a0:	4293      	cmp	r3, r2
 80069a2:	d104      	bne.n	80069ae <_strtod_l+0xa06>
 80069a4:	ee18 3a10 	vmov	r3, s16
 80069a8:	3301      	adds	r3, #1
 80069aa:	f43f ad45 	beq.w	8006438 <_strtod_l+0x490>
 80069ae:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006bb0 <_strtod_l+0xc08>
 80069b2:	f04f 3aff 	mov.w	sl, #4294967295
 80069b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80069b8:	4620      	mov	r0, r4
 80069ba:	f001 fc0d 	bl	80081d8 <_Bfree>
 80069be:	9905      	ldr	r1, [sp, #20]
 80069c0:	4620      	mov	r0, r4
 80069c2:	f001 fc09 	bl	80081d8 <_Bfree>
 80069c6:	4631      	mov	r1, r6
 80069c8:	4620      	mov	r0, r4
 80069ca:	f001 fc05 	bl	80081d8 <_Bfree>
 80069ce:	4629      	mov	r1, r5
 80069d0:	4620      	mov	r0, r4
 80069d2:	f001 fc01 	bl	80081d8 <_Bfree>
 80069d6:	e61a      	b.n	800660e <_strtod_l+0x666>
 80069d8:	f1ba 0f00 	cmp.w	sl, #0
 80069dc:	d11b      	bne.n	8006a16 <_strtod_l+0xa6e>
 80069de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80069e2:	b9f3      	cbnz	r3, 8006a22 <_strtod_l+0xa7a>
 80069e4:	4b6c      	ldr	r3, [pc, #432]	; (8006b98 <_strtod_l+0xbf0>)
 80069e6:	2200      	movs	r2, #0
 80069e8:	4640      	mov	r0, r8
 80069ea:	4649      	mov	r1, r9
 80069ec:	f7fa f87e 	bl	8000aec <__aeabi_dcmplt>
 80069f0:	b9d0      	cbnz	r0, 8006a28 <_strtod_l+0xa80>
 80069f2:	4640      	mov	r0, r8
 80069f4:	4649      	mov	r1, r9
 80069f6:	4b6c      	ldr	r3, [pc, #432]	; (8006ba8 <_strtod_l+0xc00>)
 80069f8:	2200      	movs	r2, #0
 80069fa:	f7f9 fe05 	bl	8000608 <__aeabi_dmul>
 80069fe:	4680      	mov	r8, r0
 8006a00:	4689      	mov	r9, r1
 8006a02:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006a06:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8006a0a:	9315      	str	r3, [sp, #84]	; 0x54
 8006a0c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006a10:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006a14:	e79d      	b.n	8006952 <_strtod_l+0x9aa>
 8006a16:	f1ba 0f01 	cmp.w	sl, #1
 8006a1a:	d102      	bne.n	8006a22 <_strtod_l+0xa7a>
 8006a1c:	2f00      	cmp	r7, #0
 8006a1e:	f43f ad83 	beq.w	8006528 <_strtod_l+0x580>
 8006a22:	4b62      	ldr	r3, [pc, #392]	; (8006bac <_strtod_l+0xc04>)
 8006a24:	2200      	movs	r2, #0
 8006a26:	e78e      	b.n	8006946 <_strtod_l+0x99e>
 8006a28:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006ba8 <_strtod_l+0xc00>
 8006a2c:	f04f 0800 	mov.w	r8, #0
 8006a30:	e7e7      	b.n	8006a02 <_strtod_l+0xa5a>
 8006a32:	4b5d      	ldr	r3, [pc, #372]	; (8006ba8 <_strtod_l+0xc00>)
 8006a34:	4640      	mov	r0, r8
 8006a36:	4649      	mov	r1, r9
 8006a38:	2200      	movs	r2, #0
 8006a3a:	f7f9 fde5 	bl	8000608 <__aeabi_dmul>
 8006a3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a40:	4680      	mov	r8, r0
 8006a42:	4689      	mov	r9, r1
 8006a44:	b933      	cbnz	r3, 8006a54 <_strtod_l+0xaac>
 8006a46:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a4a:	900e      	str	r0, [sp, #56]	; 0x38
 8006a4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006a52:	e7dd      	b.n	8006a10 <_strtod_l+0xa68>
 8006a54:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006a58:	e7f9      	b.n	8006a4e <_strtod_l+0xaa6>
 8006a5a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006a5e:	9b04      	ldr	r3, [sp, #16]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d1a8      	bne.n	80069b6 <_strtod_l+0xa0e>
 8006a64:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006a68:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a6a:	0d1b      	lsrs	r3, r3, #20
 8006a6c:	051b      	lsls	r3, r3, #20
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d1a1      	bne.n	80069b6 <_strtod_l+0xa0e>
 8006a72:	4640      	mov	r0, r8
 8006a74:	4649      	mov	r1, r9
 8006a76:	f7fa f927 	bl	8000cc8 <__aeabi_d2lz>
 8006a7a:	f7f9 fd97 	bl	80005ac <__aeabi_l2d>
 8006a7e:	4602      	mov	r2, r0
 8006a80:	460b      	mov	r3, r1
 8006a82:	4640      	mov	r0, r8
 8006a84:	4649      	mov	r1, r9
 8006a86:	f7f9 fc07 	bl	8000298 <__aeabi_dsub>
 8006a8a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a90:	ea43 030a 	orr.w	r3, r3, sl
 8006a94:	4313      	orrs	r3, r2
 8006a96:	4680      	mov	r8, r0
 8006a98:	4689      	mov	r9, r1
 8006a9a:	d055      	beq.n	8006b48 <_strtod_l+0xba0>
 8006a9c:	a336      	add	r3, pc, #216	; (adr r3, 8006b78 <_strtod_l+0xbd0>)
 8006a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa2:	f7fa f823 	bl	8000aec <__aeabi_dcmplt>
 8006aa6:	2800      	cmp	r0, #0
 8006aa8:	f47f acd0 	bne.w	800644c <_strtod_l+0x4a4>
 8006aac:	a334      	add	r3, pc, #208	; (adr r3, 8006b80 <_strtod_l+0xbd8>)
 8006aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab2:	4640      	mov	r0, r8
 8006ab4:	4649      	mov	r1, r9
 8006ab6:	f7fa f837 	bl	8000b28 <__aeabi_dcmpgt>
 8006aba:	2800      	cmp	r0, #0
 8006abc:	f43f af7b 	beq.w	80069b6 <_strtod_l+0xa0e>
 8006ac0:	e4c4      	b.n	800644c <_strtod_l+0x4a4>
 8006ac2:	9b04      	ldr	r3, [sp, #16]
 8006ac4:	b333      	cbz	r3, 8006b14 <_strtod_l+0xb6c>
 8006ac6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ac8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006acc:	d822      	bhi.n	8006b14 <_strtod_l+0xb6c>
 8006ace:	a32e      	add	r3, pc, #184	; (adr r3, 8006b88 <_strtod_l+0xbe0>)
 8006ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad4:	4640      	mov	r0, r8
 8006ad6:	4649      	mov	r1, r9
 8006ad8:	f7fa f812 	bl	8000b00 <__aeabi_dcmple>
 8006adc:	b1a0      	cbz	r0, 8006b08 <_strtod_l+0xb60>
 8006ade:	4649      	mov	r1, r9
 8006ae0:	4640      	mov	r0, r8
 8006ae2:	f7fa f869 	bl	8000bb8 <__aeabi_d2uiz>
 8006ae6:	2801      	cmp	r0, #1
 8006ae8:	bf38      	it	cc
 8006aea:	2001      	movcc	r0, #1
 8006aec:	f7f9 fd12 	bl	8000514 <__aeabi_ui2d>
 8006af0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006af2:	4680      	mov	r8, r0
 8006af4:	4689      	mov	r9, r1
 8006af6:	bb23      	cbnz	r3, 8006b42 <_strtod_l+0xb9a>
 8006af8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006afc:	9010      	str	r0, [sp, #64]	; 0x40
 8006afe:	9311      	str	r3, [sp, #68]	; 0x44
 8006b00:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b04:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006b08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b0a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b0c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006b10:	1a9b      	subs	r3, r3, r2
 8006b12:	9309      	str	r3, [sp, #36]	; 0x24
 8006b14:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b18:	eeb0 0a48 	vmov.f32	s0, s16
 8006b1c:	eef0 0a68 	vmov.f32	s1, s17
 8006b20:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006b24:	f001 fe8a 	bl	800883c <__ulp>
 8006b28:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b2c:	ec53 2b10 	vmov	r2, r3, d0
 8006b30:	f7f9 fd6a 	bl	8000608 <__aeabi_dmul>
 8006b34:	ec53 2b18 	vmov	r2, r3, d8
 8006b38:	f7f9 fbb0 	bl	800029c <__adddf3>
 8006b3c:	4682      	mov	sl, r0
 8006b3e:	468b      	mov	fp, r1
 8006b40:	e78d      	b.n	8006a5e <_strtod_l+0xab6>
 8006b42:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8006b46:	e7db      	b.n	8006b00 <_strtod_l+0xb58>
 8006b48:	a311      	add	r3, pc, #68	; (adr r3, 8006b90 <_strtod_l+0xbe8>)
 8006b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b4e:	f7f9 ffcd 	bl	8000aec <__aeabi_dcmplt>
 8006b52:	e7b2      	b.n	8006aba <_strtod_l+0xb12>
 8006b54:	2300      	movs	r3, #0
 8006b56:	930a      	str	r3, [sp, #40]	; 0x28
 8006b58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006b5a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006b5c:	6013      	str	r3, [r2, #0]
 8006b5e:	f7ff ba6b 	b.w	8006038 <_strtod_l+0x90>
 8006b62:	2a65      	cmp	r2, #101	; 0x65
 8006b64:	f43f ab5f 	beq.w	8006226 <_strtod_l+0x27e>
 8006b68:	2a45      	cmp	r2, #69	; 0x45
 8006b6a:	f43f ab5c 	beq.w	8006226 <_strtod_l+0x27e>
 8006b6e:	2301      	movs	r3, #1
 8006b70:	f7ff bb94 	b.w	800629c <_strtod_l+0x2f4>
 8006b74:	f3af 8000 	nop.w
 8006b78:	94a03595 	.word	0x94a03595
 8006b7c:	3fdfffff 	.word	0x3fdfffff
 8006b80:	35afe535 	.word	0x35afe535
 8006b84:	3fe00000 	.word	0x3fe00000
 8006b88:	ffc00000 	.word	0xffc00000
 8006b8c:	41dfffff 	.word	0x41dfffff
 8006b90:	94a03595 	.word	0x94a03595
 8006b94:	3fcfffff 	.word	0x3fcfffff
 8006b98:	3ff00000 	.word	0x3ff00000
 8006b9c:	7ff00000 	.word	0x7ff00000
 8006ba0:	7fe00000 	.word	0x7fe00000
 8006ba4:	7c9fffff 	.word	0x7c9fffff
 8006ba8:	3fe00000 	.word	0x3fe00000
 8006bac:	bff00000 	.word	0xbff00000
 8006bb0:	7fefffff 	.word	0x7fefffff

08006bb4 <_strtod_r>:
 8006bb4:	4b01      	ldr	r3, [pc, #4]	; (8006bbc <_strtod_r+0x8>)
 8006bb6:	f7ff b9f7 	b.w	8005fa8 <_strtod_l>
 8006bba:	bf00      	nop
 8006bbc:	20000088 	.word	0x20000088

08006bc0 <_strtol_l.constprop.0>:
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bc6:	d001      	beq.n	8006bcc <_strtol_l.constprop.0+0xc>
 8006bc8:	2b24      	cmp	r3, #36	; 0x24
 8006bca:	d906      	bls.n	8006bda <_strtol_l.constprop.0+0x1a>
 8006bcc:	f7fe fabe 	bl	800514c <__errno>
 8006bd0:	2316      	movs	r3, #22
 8006bd2:	6003      	str	r3, [r0, #0]
 8006bd4:	2000      	movs	r0, #0
 8006bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bda:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006cc0 <_strtol_l.constprop.0+0x100>
 8006bde:	460d      	mov	r5, r1
 8006be0:	462e      	mov	r6, r5
 8006be2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006be6:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006bea:	f017 0708 	ands.w	r7, r7, #8
 8006bee:	d1f7      	bne.n	8006be0 <_strtol_l.constprop.0+0x20>
 8006bf0:	2c2d      	cmp	r4, #45	; 0x2d
 8006bf2:	d132      	bne.n	8006c5a <_strtol_l.constprop.0+0x9a>
 8006bf4:	782c      	ldrb	r4, [r5, #0]
 8006bf6:	2701      	movs	r7, #1
 8006bf8:	1cb5      	adds	r5, r6, #2
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d05b      	beq.n	8006cb6 <_strtol_l.constprop.0+0xf6>
 8006bfe:	2b10      	cmp	r3, #16
 8006c00:	d109      	bne.n	8006c16 <_strtol_l.constprop.0+0x56>
 8006c02:	2c30      	cmp	r4, #48	; 0x30
 8006c04:	d107      	bne.n	8006c16 <_strtol_l.constprop.0+0x56>
 8006c06:	782c      	ldrb	r4, [r5, #0]
 8006c08:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006c0c:	2c58      	cmp	r4, #88	; 0x58
 8006c0e:	d14d      	bne.n	8006cac <_strtol_l.constprop.0+0xec>
 8006c10:	786c      	ldrb	r4, [r5, #1]
 8006c12:	2310      	movs	r3, #16
 8006c14:	3502      	adds	r5, #2
 8006c16:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006c1a:	f108 38ff 	add.w	r8, r8, #4294967295
 8006c1e:	f04f 0c00 	mov.w	ip, #0
 8006c22:	fbb8 f9f3 	udiv	r9, r8, r3
 8006c26:	4666      	mov	r6, ip
 8006c28:	fb03 8a19 	mls	sl, r3, r9, r8
 8006c2c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006c30:	f1be 0f09 	cmp.w	lr, #9
 8006c34:	d816      	bhi.n	8006c64 <_strtol_l.constprop.0+0xa4>
 8006c36:	4674      	mov	r4, lr
 8006c38:	42a3      	cmp	r3, r4
 8006c3a:	dd24      	ble.n	8006c86 <_strtol_l.constprop.0+0xc6>
 8006c3c:	f1bc 0f00 	cmp.w	ip, #0
 8006c40:	db1e      	blt.n	8006c80 <_strtol_l.constprop.0+0xc0>
 8006c42:	45b1      	cmp	r9, r6
 8006c44:	d31c      	bcc.n	8006c80 <_strtol_l.constprop.0+0xc0>
 8006c46:	d101      	bne.n	8006c4c <_strtol_l.constprop.0+0x8c>
 8006c48:	45a2      	cmp	sl, r4
 8006c4a:	db19      	blt.n	8006c80 <_strtol_l.constprop.0+0xc0>
 8006c4c:	fb06 4603 	mla	r6, r6, r3, r4
 8006c50:	f04f 0c01 	mov.w	ip, #1
 8006c54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006c58:	e7e8      	b.n	8006c2c <_strtol_l.constprop.0+0x6c>
 8006c5a:	2c2b      	cmp	r4, #43	; 0x2b
 8006c5c:	bf04      	itt	eq
 8006c5e:	782c      	ldrbeq	r4, [r5, #0]
 8006c60:	1cb5      	addeq	r5, r6, #2
 8006c62:	e7ca      	b.n	8006bfa <_strtol_l.constprop.0+0x3a>
 8006c64:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006c68:	f1be 0f19 	cmp.w	lr, #25
 8006c6c:	d801      	bhi.n	8006c72 <_strtol_l.constprop.0+0xb2>
 8006c6e:	3c37      	subs	r4, #55	; 0x37
 8006c70:	e7e2      	b.n	8006c38 <_strtol_l.constprop.0+0x78>
 8006c72:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006c76:	f1be 0f19 	cmp.w	lr, #25
 8006c7a:	d804      	bhi.n	8006c86 <_strtol_l.constprop.0+0xc6>
 8006c7c:	3c57      	subs	r4, #87	; 0x57
 8006c7e:	e7db      	b.n	8006c38 <_strtol_l.constprop.0+0x78>
 8006c80:	f04f 3cff 	mov.w	ip, #4294967295
 8006c84:	e7e6      	b.n	8006c54 <_strtol_l.constprop.0+0x94>
 8006c86:	f1bc 0f00 	cmp.w	ip, #0
 8006c8a:	da05      	bge.n	8006c98 <_strtol_l.constprop.0+0xd8>
 8006c8c:	2322      	movs	r3, #34	; 0x22
 8006c8e:	6003      	str	r3, [r0, #0]
 8006c90:	4646      	mov	r6, r8
 8006c92:	b942      	cbnz	r2, 8006ca6 <_strtol_l.constprop.0+0xe6>
 8006c94:	4630      	mov	r0, r6
 8006c96:	e79e      	b.n	8006bd6 <_strtol_l.constprop.0+0x16>
 8006c98:	b107      	cbz	r7, 8006c9c <_strtol_l.constprop.0+0xdc>
 8006c9a:	4276      	negs	r6, r6
 8006c9c:	2a00      	cmp	r2, #0
 8006c9e:	d0f9      	beq.n	8006c94 <_strtol_l.constprop.0+0xd4>
 8006ca0:	f1bc 0f00 	cmp.w	ip, #0
 8006ca4:	d000      	beq.n	8006ca8 <_strtol_l.constprop.0+0xe8>
 8006ca6:	1e69      	subs	r1, r5, #1
 8006ca8:	6011      	str	r1, [r2, #0]
 8006caa:	e7f3      	b.n	8006c94 <_strtol_l.constprop.0+0xd4>
 8006cac:	2430      	movs	r4, #48	; 0x30
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1b1      	bne.n	8006c16 <_strtol_l.constprop.0+0x56>
 8006cb2:	2308      	movs	r3, #8
 8006cb4:	e7af      	b.n	8006c16 <_strtol_l.constprop.0+0x56>
 8006cb6:	2c30      	cmp	r4, #48	; 0x30
 8006cb8:	d0a5      	beq.n	8006c06 <_strtol_l.constprop.0+0x46>
 8006cba:	230a      	movs	r3, #10
 8006cbc:	e7ab      	b.n	8006c16 <_strtol_l.constprop.0+0x56>
 8006cbe:	bf00      	nop
 8006cc0:	08009d0d 	.word	0x08009d0d

08006cc4 <_strtol_r>:
 8006cc4:	f7ff bf7c 	b.w	8006bc0 <_strtol_l.constprop.0>

08006cc8 <__assert_func>:
 8006cc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006cca:	4614      	mov	r4, r2
 8006ccc:	461a      	mov	r2, r3
 8006cce:	4b09      	ldr	r3, [pc, #36]	; (8006cf4 <__assert_func+0x2c>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	4605      	mov	r5, r0
 8006cd4:	68d8      	ldr	r0, [r3, #12]
 8006cd6:	b14c      	cbz	r4, 8006cec <__assert_func+0x24>
 8006cd8:	4b07      	ldr	r3, [pc, #28]	; (8006cf8 <__assert_func+0x30>)
 8006cda:	9100      	str	r1, [sp, #0]
 8006cdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ce0:	4906      	ldr	r1, [pc, #24]	; (8006cfc <__assert_func+0x34>)
 8006ce2:	462b      	mov	r3, r5
 8006ce4:	f000 fe8a 	bl	80079fc <fiprintf>
 8006ce8:	f002 fba0 	bl	800942c <abort>
 8006cec:	4b04      	ldr	r3, [pc, #16]	; (8006d00 <__assert_func+0x38>)
 8006cee:	461c      	mov	r4, r3
 8006cf0:	e7f3      	b.n	8006cda <__assert_func+0x12>
 8006cf2:	bf00      	nop
 8006cf4:	20000020 	.word	0x20000020
 8006cf8:	08009cd0 	.word	0x08009cd0
 8006cfc:	08009cdd 	.word	0x08009cdd
 8006d00:	08009d0b 	.word	0x08009d0b

08006d04 <quorem>:
 8006d04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d08:	6903      	ldr	r3, [r0, #16]
 8006d0a:	690c      	ldr	r4, [r1, #16]
 8006d0c:	42a3      	cmp	r3, r4
 8006d0e:	4607      	mov	r7, r0
 8006d10:	f2c0 8081 	blt.w	8006e16 <quorem+0x112>
 8006d14:	3c01      	subs	r4, #1
 8006d16:	f101 0814 	add.w	r8, r1, #20
 8006d1a:	f100 0514 	add.w	r5, r0, #20
 8006d1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d22:	9301      	str	r3, [sp, #4]
 8006d24:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006d28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006d34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006d38:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d3c:	d331      	bcc.n	8006da2 <quorem+0x9e>
 8006d3e:	f04f 0e00 	mov.w	lr, #0
 8006d42:	4640      	mov	r0, r8
 8006d44:	46ac      	mov	ip, r5
 8006d46:	46f2      	mov	sl, lr
 8006d48:	f850 2b04 	ldr.w	r2, [r0], #4
 8006d4c:	b293      	uxth	r3, r2
 8006d4e:	fb06 e303 	mla	r3, r6, r3, lr
 8006d52:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	ebaa 0303 	sub.w	r3, sl, r3
 8006d5c:	f8dc a000 	ldr.w	sl, [ip]
 8006d60:	0c12      	lsrs	r2, r2, #16
 8006d62:	fa13 f38a 	uxtah	r3, r3, sl
 8006d66:	fb06 e202 	mla	r2, r6, r2, lr
 8006d6a:	9300      	str	r3, [sp, #0]
 8006d6c:	9b00      	ldr	r3, [sp, #0]
 8006d6e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d72:	b292      	uxth	r2, r2
 8006d74:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006d78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d7c:	f8bd 3000 	ldrh.w	r3, [sp]
 8006d80:	4581      	cmp	r9, r0
 8006d82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d86:	f84c 3b04 	str.w	r3, [ip], #4
 8006d8a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006d8e:	d2db      	bcs.n	8006d48 <quorem+0x44>
 8006d90:	f855 300b 	ldr.w	r3, [r5, fp]
 8006d94:	b92b      	cbnz	r3, 8006da2 <quorem+0x9e>
 8006d96:	9b01      	ldr	r3, [sp, #4]
 8006d98:	3b04      	subs	r3, #4
 8006d9a:	429d      	cmp	r5, r3
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	d32e      	bcc.n	8006dfe <quorem+0xfa>
 8006da0:	613c      	str	r4, [r7, #16]
 8006da2:	4638      	mov	r0, r7
 8006da4:	f001 fca4 	bl	80086f0 <__mcmp>
 8006da8:	2800      	cmp	r0, #0
 8006daa:	db24      	blt.n	8006df6 <quorem+0xf2>
 8006dac:	3601      	adds	r6, #1
 8006dae:	4628      	mov	r0, r5
 8006db0:	f04f 0c00 	mov.w	ip, #0
 8006db4:	f858 2b04 	ldr.w	r2, [r8], #4
 8006db8:	f8d0 e000 	ldr.w	lr, [r0]
 8006dbc:	b293      	uxth	r3, r2
 8006dbe:	ebac 0303 	sub.w	r3, ip, r3
 8006dc2:	0c12      	lsrs	r2, r2, #16
 8006dc4:	fa13 f38e 	uxtah	r3, r3, lr
 8006dc8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006dcc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006dd6:	45c1      	cmp	r9, r8
 8006dd8:	f840 3b04 	str.w	r3, [r0], #4
 8006ddc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006de0:	d2e8      	bcs.n	8006db4 <quorem+0xb0>
 8006de2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006de6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006dea:	b922      	cbnz	r2, 8006df6 <quorem+0xf2>
 8006dec:	3b04      	subs	r3, #4
 8006dee:	429d      	cmp	r5, r3
 8006df0:	461a      	mov	r2, r3
 8006df2:	d30a      	bcc.n	8006e0a <quorem+0x106>
 8006df4:	613c      	str	r4, [r7, #16]
 8006df6:	4630      	mov	r0, r6
 8006df8:	b003      	add	sp, #12
 8006dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dfe:	6812      	ldr	r2, [r2, #0]
 8006e00:	3b04      	subs	r3, #4
 8006e02:	2a00      	cmp	r2, #0
 8006e04:	d1cc      	bne.n	8006da0 <quorem+0x9c>
 8006e06:	3c01      	subs	r4, #1
 8006e08:	e7c7      	b.n	8006d9a <quorem+0x96>
 8006e0a:	6812      	ldr	r2, [r2, #0]
 8006e0c:	3b04      	subs	r3, #4
 8006e0e:	2a00      	cmp	r2, #0
 8006e10:	d1f0      	bne.n	8006df4 <quorem+0xf0>
 8006e12:	3c01      	subs	r4, #1
 8006e14:	e7eb      	b.n	8006dee <quorem+0xea>
 8006e16:	2000      	movs	r0, #0
 8006e18:	e7ee      	b.n	8006df8 <quorem+0xf4>
 8006e1a:	0000      	movs	r0, r0
 8006e1c:	0000      	movs	r0, r0
	...

08006e20 <_dtoa_r>:
 8006e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e24:	ed2d 8b04 	vpush	{d8-d9}
 8006e28:	ec57 6b10 	vmov	r6, r7, d0
 8006e2c:	b093      	sub	sp, #76	; 0x4c
 8006e2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006e30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006e34:	9106      	str	r1, [sp, #24]
 8006e36:	ee10 aa10 	vmov	sl, s0
 8006e3a:	4604      	mov	r4, r0
 8006e3c:	9209      	str	r2, [sp, #36]	; 0x24
 8006e3e:	930c      	str	r3, [sp, #48]	; 0x30
 8006e40:	46bb      	mov	fp, r7
 8006e42:	b975      	cbnz	r5, 8006e62 <_dtoa_r+0x42>
 8006e44:	2010      	movs	r0, #16
 8006e46:	f001 f95f 	bl	8008108 <malloc>
 8006e4a:	4602      	mov	r2, r0
 8006e4c:	6260      	str	r0, [r4, #36]	; 0x24
 8006e4e:	b920      	cbnz	r0, 8006e5a <_dtoa_r+0x3a>
 8006e50:	4ba7      	ldr	r3, [pc, #668]	; (80070f0 <_dtoa_r+0x2d0>)
 8006e52:	21ea      	movs	r1, #234	; 0xea
 8006e54:	48a7      	ldr	r0, [pc, #668]	; (80070f4 <_dtoa_r+0x2d4>)
 8006e56:	f7ff ff37 	bl	8006cc8 <__assert_func>
 8006e5a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006e5e:	6005      	str	r5, [r0, #0]
 8006e60:	60c5      	str	r5, [r0, #12]
 8006e62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e64:	6819      	ldr	r1, [r3, #0]
 8006e66:	b151      	cbz	r1, 8006e7e <_dtoa_r+0x5e>
 8006e68:	685a      	ldr	r2, [r3, #4]
 8006e6a:	604a      	str	r2, [r1, #4]
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	4093      	lsls	r3, r2
 8006e70:	608b      	str	r3, [r1, #8]
 8006e72:	4620      	mov	r0, r4
 8006e74:	f001 f9b0 	bl	80081d8 <_Bfree>
 8006e78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	601a      	str	r2, [r3, #0]
 8006e7e:	1e3b      	subs	r3, r7, #0
 8006e80:	bfaa      	itet	ge
 8006e82:	2300      	movge	r3, #0
 8006e84:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006e88:	f8c8 3000 	strge.w	r3, [r8]
 8006e8c:	4b9a      	ldr	r3, [pc, #616]	; (80070f8 <_dtoa_r+0x2d8>)
 8006e8e:	bfbc      	itt	lt
 8006e90:	2201      	movlt	r2, #1
 8006e92:	f8c8 2000 	strlt.w	r2, [r8]
 8006e96:	ea33 030b 	bics.w	r3, r3, fp
 8006e9a:	d11b      	bne.n	8006ed4 <_dtoa_r+0xb4>
 8006e9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006e9e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006ea2:	6013      	str	r3, [r2, #0]
 8006ea4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006ea8:	4333      	orrs	r3, r6
 8006eaa:	f000 8592 	beq.w	80079d2 <_dtoa_r+0xbb2>
 8006eae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006eb0:	b963      	cbnz	r3, 8006ecc <_dtoa_r+0xac>
 8006eb2:	4b92      	ldr	r3, [pc, #584]	; (80070fc <_dtoa_r+0x2dc>)
 8006eb4:	e022      	b.n	8006efc <_dtoa_r+0xdc>
 8006eb6:	4b92      	ldr	r3, [pc, #584]	; (8007100 <_dtoa_r+0x2e0>)
 8006eb8:	9301      	str	r3, [sp, #4]
 8006eba:	3308      	adds	r3, #8
 8006ebc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006ebe:	6013      	str	r3, [r2, #0]
 8006ec0:	9801      	ldr	r0, [sp, #4]
 8006ec2:	b013      	add	sp, #76	; 0x4c
 8006ec4:	ecbd 8b04 	vpop	{d8-d9}
 8006ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ecc:	4b8b      	ldr	r3, [pc, #556]	; (80070fc <_dtoa_r+0x2dc>)
 8006ece:	9301      	str	r3, [sp, #4]
 8006ed0:	3303      	adds	r3, #3
 8006ed2:	e7f3      	b.n	8006ebc <_dtoa_r+0x9c>
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	4650      	mov	r0, sl
 8006eda:	4659      	mov	r1, fp
 8006edc:	f7f9 fdfc 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ee0:	ec4b ab19 	vmov	d9, sl, fp
 8006ee4:	4680      	mov	r8, r0
 8006ee6:	b158      	cbz	r0, 8006f00 <_dtoa_r+0xe0>
 8006ee8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006eea:	2301      	movs	r3, #1
 8006eec:	6013      	str	r3, [r2, #0]
 8006eee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	f000 856b 	beq.w	80079cc <_dtoa_r+0xbac>
 8006ef6:	4883      	ldr	r0, [pc, #524]	; (8007104 <_dtoa_r+0x2e4>)
 8006ef8:	6018      	str	r0, [r3, #0]
 8006efa:	1e43      	subs	r3, r0, #1
 8006efc:	9301      	str	r3, [sp, #4]
 8006efe:	e7df      	b.n	8006ec0 <_dtoa_r+0xa0>
 8006f00:	ec4b ab10 	vmov	d0, sl, fp
 8006f04:	aa10      	add	r2, sp, #64	; 0x40
 8006f06:	a911      	add	r1, sp, #68	; 0x44
 8006f08:	4620      	mov	r0, r4
 8006f0a:	f001 fd13 	bl	8008934 <__d2b>
 8006f0e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006f12:	ee08 0a10 	vmov	s16, r0
 8006f16:	2d00      	cmp	r5, #0
 8006f18:	f000 8084 	beq.w	8007024 <_dtoa_r+0x204>
 8006f1c:	ee19 3a90 	vmov	r3, s19
 8006f20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f24:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006f28:	4656      	mov	r6, sl
 8006f2a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006f2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006f32:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006f36:	4b74      	ldr	r3, [pc, #464]	; (8007108 <_dtoa_r+0x2e8>)
 8006f38:	2200      	movs	r2, #0
 8006f3a:	4630      	mov	r0, r6
 8006f3c:	4639      	mov	r1, r7
 8006f3e:	f7f9 f9ab 	bl	8000298 <__aeabi_dsub>
 8006f42:	a365      	add	r3, pc, #404	; (adr r3, 80070d8 <_dtoa_r+0x2b8>)
 8006f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f48:	f7f9 fb5e 	bl	8000608 <__aeabi_dmul>
 8006f4c:	a364      	add	r3, pc, #400	; (adr r3, 80070e0 <_dtoa_r+0x2c0>)
 8006f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f52:	f7f9 f9a3 	bl	800029c <__adddf3>
 8006f56:	4606      	mov	r6, r0
 8006f58:	4628      	mov	r0, r5
 8006f5a:	460f      	mov	r7, r1
 8006f5c:	f7f9 faea 	bl	8000534 <__aeabi_i2d>
 8006f60:	a361      	add	r3, pc, #388	; (adr r3, 80070e8 <_dtoa_r+0x2c8>)
 8006f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f66:	f7f9 fb4f 	bl	8000608 <__aeabi_dmul>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	4630      	mov	r0, r6
 8006f70:	4639      	mov	r1, r7
 8006f72:	f7f9 f993 	bl	800029c <__adddf3>
 8006f76:	4606      	mov	r6, r0
 8006f78:	460f      	mov	r7, r1
 8006f7a:	f7f9 fdf5 	bl	8000b68 <__aeabi_d2iz>
 8006f7e:	2200      	movs	r2, #0
 8006f80:	9000      	str	r0, [sp, #0]
 8006f82:	2300      	movs	r3, #0
 8006f84:	4630      	mov	r0, r6
 8006f86:	4639      	mov	r1, r7
 8006f88:	f7f9 fdb0 	bl	8000aec <__aeabi_dcmplt>
 8006f8c:	b150      	cbz	r0, 8006fa4 <_dtoa_r+0x184>
 8006f8e:	9800      	ldr	r0, [sp, #0]
 8006f90:	f7f9 fad0 	bl	8000534 <__aeabi_i2d>
 8006f94:	4632      	mov	r2, r6
 8006f96:	463b      	mov	r3, r7
 8006f98:	f7f9 fd9e 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f9c:	b910      	cbnz	r0, 8006fa4 <_dtoa_r+0x184>
 8006f9e:	9b00      	ldr	r3, [sp, #0]
 8006fa0:	3b01      	subs	r3, #1
 8006fa2:	9300      	str	r3, [sp, #0]
 8006fa4:	9b00      	ldr	r3, [sp, #0]
 8006fa6:	2b16      	cmp	r3, #22
 8006fa8:	d85a      	bhi.n	8007060 <_dtoa_r+0x240>
 8006faa:	9a00      	ldr	r2, [sp, #0]
 8006fac:	4b57      	ldr	r3, [pc, #348]	; (800710c <_dtoa_r+0x2ec>)
 8006fae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fb6:	ec51 0b19 	vmov	r0, r1, d9
 8006fba:	f7f9 fd97 	bl	8000aec <__aeabi_dcmplt>
 8006fbe:	2800      	cmp	r0, #0
 8006fc0:	d050      	beq.n	8007064 <_dtoa_r+0x244>
 8006fc2:	9b00      	ldr	r3, [sp, #0]
 8006fc4:	3b01      	subs	r3, #1
 8006fc6:	9300      	str	r3, [sp, #0]
 8006fc8:	2300      	movs	r3, #0
 8006fca:	930b      	str	r3, [sp, #44]	; 0x2c
 8006fcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006fce:	1b5d      	subs	r5, r3, r5
 8006fd0:	1e6b      	subs	r3, r5, #1
 8006fd2:	9305      	str	r3, [sp, #20]
 8006fd4:	bf45      	ittet	mi
 8006fd6:	f1c5 0301 	rsbmi	r3, r5, #1
 8006fda:	9304      	strmi	r3, [sp, #16]
 8006fdc:	2300      	movpl	r3, #0
 8006fde:	2300      	movmi	r3, #0
 8006fe0:	bf4c      	ite	mi
 8006fe2:	9305      	strmi	r3, [sp, #20]
 8006fe4:	9304      	strpl	r3, [sp, #16]
 8006fe6:	9b00      	ldr	r3, [sp, #0]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	db3d      	blt.n	8007068 <_dtoa_r+0x248>
 8006fec:	9b05      	ldr	r3, [sp, #20]
 8006fee:	9a00      	ldr	r2, [sp, #0]
 8006ff0:	920a      	str	r2, [sp, #40]	; 0x28
 8006ff2:	4413      	add	r3, r2
 8006ff4:	9305      	str	r3, [sp, #20]
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	9307      	str	r3, [sp, #28]
 8006ffa:	9b06      	ldr	r3, [sp, #24]
 8006ffc:	2b09      	cmp	r3, #9
 8006ffe:	f200 8089 	bhi.w	8007114 <_dtoa_r+0x2f4>
 8007002:	2b05      	cmp	r3, #5
 8007004:	bfc4      	itt	gt
 8007006:	3b04      	subgt	r3, #4
 8007008:	9306      	strgt	r3, [sp, #24]
 800700a:	9b06      	ldr	r3, [sp, #24]
 800700c:	f1a3 0302 	sub.w	r3, r3, #2
 8007010:	bfcc      	ite	gt
 8007012:	2500      	movgt	r5, #0
 8007014:	2501      	movle	r5, #1
 8007016:	2b03      	cmp	r3, #3
 8007018:	f200 8087 	bhi.w	800712a <_dtoa_r+0x30a>
 800701c:	e8df f003 	tbb	[pc, r3]
 8007020:	59383a2d 	.word	0x59383a2d
 8007024:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007028:	441d      	add	r5, r3
 800702a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800702e:	2b20      	cmp	r3, #32
 8007030:	bfc1      	itttt	gt
 8007032:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007036:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800703a:	fa0b f303 	lslgt.w	r3, fp, r3
 800703e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007042:	bfda      	itte	le
 8007044:	f1c3 0320 	rsble	r3, r3, #32
 8007048:	fa06 f003 	lslle.w	r0, r6, r3
 800704c:	4318      	orrgt	r0, r3
 800704e:	f7f9 fa61 	bl	8000514 <__aeabi_ui2d>
 8007052:	2301      	movs	r3, #1
 8007054:	4606      	mov	r6, r0
 8007056:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800705a:	3d01      	subs	r5, #1
 800705c:	930e      	str	r3, [sp, #56]	; 0x38
 800705e:	e76a      	b.n	8006f36 <_dtoa_r+0x116>
 8007060:	2301      	movs	r3, #1
 8007062:	e7b2      	b.n	8006fca <_dtoa_r+0x1aa>
 8007064:	900b      	str	r0, [sp, #44]	; 0x2c
 8007066:	e7b1      	b.n	8006fcc <_dtoa_r+0x1ac>
 8007068:	9b04      	ldr	r3, [sp, #16]
 800706a:	9a00      	ldr	r2, [sp, #0]
 800706c:	1a9b      	subs	r3, r3, r2
 800706e:	9304      	str	r3, [sp, #16]
 8007070:	4253      	negs	r3, r2
 8007072:	9307      	str	r3, [sp, #28]
 8007074:	2300      	movs	r3, #0
 8007076:	930a      	str	r3, [sp, #40]	; 0x28
 8007078:	e7bf      	b.n	8006ffa <_dtoa_r+0x1da>
 800707a:	2300      	movs	r3, #0
 800707c:	9308      	str	r3, [sp, #32]
 800707e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007080:	2b00      	cmp	r3, #0
 8007082:	dc55      	bgt.n	8007130 <_dtoa_r+0x310>
 8007084:	2301      	movs	r3, #1
 8007086:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800708a:	461a      	mov	r2, r3
 800708c:	9209      	str	r2, [sp, #36]	; 0x24
 800708e:	e00c      	b.n	80070aa <_dtoa_r+0x28a>
 8007090:	2301      	movs	r3, #1
 8007092:	e7f3      	b.n	800707c <_dtoa_r+0x25c>
 8007094:	2300      	movs	r3, #0
 8007096:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007098:	9308      	str	r3, [sp, #32]
 800709a:	9b00      	ldr	r3, [sp, #0]
 800709c:	4413      	add	r3, r2
 800709e:	9302      	str	r3, [sp, #8]
 80070a0:	3301      	adds	r3, #1
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	9303      	str	r3, [sp, #12]
 80070a6:	bfb8      	it	lt
 80070a8:	2301      	movlt	r3, #1
 80070aa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80070ac:	2200      	movs	r2, #0
 80070ae:	6042      	str	r2, [r0, #4]
 80070b0:	2204      	movs	r2, #4
 80070b2:	f102 0614 	add.w	r6, r2, #20
 80070b6:	429e      	cmp	r6, r3
 80070b8:	6841      	ldr	r1, [r0, #4]
 80070ba:	d93d      	bls.n	8007138 <_dtoa_r+0x318>
 80070bc:	4620      	mov	r0, r4
 80070be:	f001 f84b 	bl	8008158 <_Balloc>
 80070c2:	9001      	str	r0, [sp, #4]
 80070c4:	2800      	cmp	r0, #0
 80070c6:	d13b      	bne.n	8007140 <_dtoa_r+0x320>
 80070c8:	4b11      	ldr	r3, [pc, #68]	; (8007110 <_dtoa_r+0x2f0>)
 80070ca:	4602      	mov	r2, r0
 80070cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80070d0:	e6c0      	b.n	8006e54 <_dtoa_r+0x34>
 80070d2:	2301      	movs	r3, #1
 80070d4:	e7df      	b.n	8007096 <_dtoa_r+0x276>
 80070d6:	bf00      	nop
 80070d8:	636f4361 	.word	0x636f4361
 80070dc:	3fd287a7 	.word	0x3fd287a7
 80070e0:	8b60c8b3 	.word	0x8b60c8b3
 80070e4:	3fc68a28 	.word	0x3fc68a28
 80070e8:	509f79fb 	.word	0x509f79fb
 80070ec:	3fd34413 	.word	0x3fd34413
 80070f0:	08009c0d 	.word	0x08009c0d
 80070f4:	08009e1a 	.word	0x08009e1a
 80070f8:	7ff00000 	.word	0x7ff00000
 80070fc:	08009e16 	.word	0x08009e16
 8007100:	08009e0d 	.word	0x08009e0d
 8007104:	08009be5 	.word	0x08009be5
 8007108:	3ff80000 	.word	0x3ff80000
 800710c:	08009f88 	.word	0x08009f88
 8007110:	08009e75 	.word	0x08009e75
 8007114:	2501      	movs	r5, #1
 8007116:	2300      	movs	r3, #0
 8007118:	9306      	str	r3, [sp, #24]
 800711a:	9508      	str	r5, [sp, #32]
 800711c:	f04f 33ff 	mov.w	r3, #4294967295
 8007120:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007124:	2200      	movs	r2, #0
 8007126:	2312      	movs	r3, #18
 8007128:	e7b0      	b.n	800708c <_dtoa_r+0x26c>
 800712a:	2301      	movs	r3, #1
 800712c:	9308      	str	r3, [sp, #32]
 800712e:	e7f5      	b.n	800711c <_dtoa_r+0x2fc>
 8007130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007132:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007136:	e7b8      	b.n	80070aa <_dtoa_r+0x28a>
 8007138:	3101      	adds	r1, #1
 800713a:	6041      	str	r1, [r0, #4]
 800713c:	0052      	lsls	r2, r2, #1
 800713e:	e7b8      	b.n	80070b2 <_dtoa_r+0x292>
 8007140:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007142:	9a01      	ldr	r2, [sp, #4]
 8007144:	601a      	str	r2, [r3, #0]
 8007146:	9b03      	ldr	r3, [sp, #12]
 8007148:	2b0e      	cmp	r3, #14
 800714a:	f200 809d 	bhi.w	8007288 <_dtoa_r+0x468>
 800714e:	2d00      	cmp	r5, #0
 8007150:	f000 809a 	beq.w	8007288 <_dtoa_r+0x468>
 8007154:	9b00      	ldr	r3, [sp, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	dd32      	ble.n	80071c0 <_dtoa_r+0x3a0>
 800715a:	4ab7      	ldr	r2, [pc, #732]	; (8007438 <_dtoa_r+0x618>)
 800715c:	f003 030f 	and.w	r3, r3, #15
 8007160:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007164:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007168:	9b00      	ldr	r3, [sp, #0]
 800716a:	05d8      	lsls	r0, r3, #23
 800716c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007170:	d516      	bpl.n	80071a0 <_dtoa_r+0x380>
 8007172:	4bb2      	ldr	r3, [pc, #712]	; (800743c <_dtoa_r+0x61c>)
 8007174:	ec51 0b19 	vmov	r0, r1, d9
 8007178:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800717c:	f7f9 fb6e 	bl	800085c <__aeabi_ddiv>
 8007180:	f007 070f 	and.w	r7, r7, #15
 8007184:	4682      	mov	sl, r0
 8007186:	468b      	mov	fp, r1
 8007188:	2503      	movs	r5, #3
 800718a:	4eac      	ldr	r6, [pc, #688]	; (800743c <_dtoa_r+0x61c>)
 800718c:	b957      	cbnz	r7, 80071a4 <_dtoa_r+0x384>
 800718e:	4642      	mov	r2, r8
 8007190:	464b      	mov	r3, r9
 8007192:	4650      	mov	r0, sl
 8007194:	4659      	mov	r1, fp
 8007196:	f7f9 fb61 	bl	800085c <__aeabi_ddiv>
 800719a:	4682      	mov	sl, r0
 800719c:	468b      	mov	fp, r1
 800719e:	e028      	b.n	80071f2 <_dtoa_r+0x3d2>
 80071a0:	2502      	movs	r5, #2
 80071a2:	e7f2      	b.n	800718a <_dtoa_r+0x36a>
 80071a4:	07f9      	lsls	r1, r7, #31
 80071a6:	d508      	bpl.n	80071ba <_dtoa_r+0x39a>
 80071a8:	4640      	mov	r0, r8
 80071aa:	4649      	mov	r1, r9
 80071ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 80071b0:	f7f9 fa2a 	bl	8000608 <__aeabi_dmul>
 80071b4:	3501      	adds	r5, #1
 80071b6:	4680      	mov	r8, r0
 80071b8:	4689      	mov	r9, r1
 80071ba:	107f      	asrs	r7, r7, #1
 80071bc:	3608      	adds	r6, #8
 80071be:	e7e5      	b.n	800718c <_dtoa_r+0x36c>
 80071c0:	f000 809b 	beq.w	80072fa <_dtoa_r+0x4da>
 80071c4:	9b00      	ldr	r3, [sp, #0]
 80071c6:	4f9d      	ldr	r7, [pc, #628]	; (800743c <_dtoa_r+0x61c>)
 80071c8:	425e      	negs	r6, r3
 80071ca:	4b9b      	ldr	r3, [pc, #620]	; (8007438 <_dtoa_r+0x618>)
 80071cc:	f006 020f 	and.w	r2, r6, #15
 80071d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d8:	ec51 0b19 	vmov	r0, r1, d9
 80071dc:	f7f9 fa14 	bl	8000608 <__aeabi_dmul>
 80071e0:	1136      	asrs	r6, r6, #4
 80071e2:	4682      	mov	sl, r0
 80071e4:	468b      	mov	fp, r1
 80071e6:	2300      	movs	r3, #0
 80071e8:	2502      	movs	r5, #2
 80071ea:	2e00      	cmp	r6, #0
 80071ec:	d17a      	bne.n	80072e4 <_dtoa_r+0x4c4>
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1d3      	bne.n	800719a <_dtoa_r+0x37a>
 80071f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	f000 8082 	beq.w	80072fe <_dtoa_r+0x4de>
 80071fa:	4b91      	ldr	r3, [pc, #580]	; (8007440 <_dtoa_r+0x620>)
 80071fc:	2200      	movs	r2, #0
 80071fe:	4650      	mov	r0, sl
 8007200:	4659      	mov	r1, fp
 8007202:	f7f9 fc73 	bl	8000aec <__aeabi_dcmplt>
 8007206:	2800      	cmp	r0, #0
 8007208:	d079      	beq.n	80072fe <_dtoa_r+0x4de>
 800720a:	9b03      	ldr	r3, [sp, #12]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d076      	beq.n	80072fe <_dtoa_r+0x4de>
 8007210:	9b02      	ldr	r3, [sp, #8]
 8007212:	2b00      	cmp	r3, #0
 8007214:	dd36      	ble.n	8007284 <_dtoa_r+0x464>
 8007216:	9b00      	ldr	r3, [sp, #0]
 8007218:	4650      	mov	r0, sl
 800721a:	4659      	mov	r1, fp
 800721c:	1e5f      	subs	r7, r3, #1
 800721e:	2200      	movs	r2, #0
 8007220:	4b88      	ldr	r3, [pc, #544]	; (8007444 <_dtoa_r+0x624>)
 8007222:	f7f9 f9f1 	bl	8000608 <__aeabi_dmul>
 8007226:	9e02      	ldr	r6, [sp, #8]
 8007228:	4682      	mov	sl, r0
 800722a:	468b      	mov	fp, r1
 800722c:	3501      	adds	r5, #1
 800722e:	4628      	mov	r0, r5
 8007230:	f7f9 f980 	bl	8000534 <__aeabi_i2d>
 8007234:	4652      	mov	r2, sl
 8007236:	465b      	mov	r3, fp
 8007238:	f7f9 f9e6 	bl	8000608 <__aeabi_dmul>
 800723c:	4b82      	ldr	r3, [pc, #520]	; (8007448 <_dtoa_r+0x628>)
 800723e:	2200      	movs	r2, #0
 8007240:	f7f9 f82c 	bl	800029c <__adddf3>
 8007244:	46d0      	mov	r8, sl
 8007246:	46d9      	mov	r9, fp
 8007248:	4682      	mov	sl, r0
 800724a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800724e:	2e00      	cmp	r6, #0
 8007250:	d158      	bne.n	8007304 <_dtoa_r+0x4e4>
 8007252:	4b7e      	ldr	r3, [pc, #504]	; (800744c <_dtoa_r+0x62c>)
 8007254:	2200      	movs	r2, #0
 8007256:	4640      	mov	r0, r8
 8007258:	4649      	mov	r1, r9
 800725a:	f7f9 f81d 	bl	8000298 <__aeabi_dsub>
 800725e:	4652      	mov	r2, sl
 8007260:	465b      	mov	r3, fp
 8007262:	4680      	mov	r8, r0
 8007264:	4689      	mov	r9, r1
 8007266:	f7f9 fc5f 	bl	8000b28 <__aeabi_dcmpgt>
 800726a:	2800      	cmp	r0, #0
 800726c:	f040 8295 	bne.w	800779a <_dtoa_r+0x97a>
 8007270:	4652      	mov	r2, sl
 8007272:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007276:	4640      	mov	r0, r8
 8007278:	4649      	mov	r1, r9
 800727a:	f7f9 fc37 	bl	8000aec <__aeabi_dcmplt>
 800727e:	2800      	cmp	r0, #0
 8007280:	f040 8289 	bne.w	8007796 <_dtoa_r+0x976>
 8007284:	ec5b ab19 	vmov	sl, fp, d9
 8007288:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800728a:	2b00      	cmp	r3, #0
 800728c:	f2c0 8148 	blt.w	8007520 <_dtoa_r+0x700>
 8007290:	9a00      	ldr	r2, [sp, #0]
 8007292:	2a0e      	cmp	r2, #14
 8007294:	f300 8144 	bgt.w	8007520 <_dtoa_r+0x700>
 8007298:	4b67      	ldr	r3, [pc, #412]	; (8007438 <_dtoa_r+0x618>)
 800729a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800729e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f280 80d5 	bge.w	8007454 <_dtoa_r+0x634>
 80072aa:	9b03      	ldr	r3, [sp, #12]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f300 80d1 	bgt.w	8007454 <_dtoa_r+0x634>
 80072b2:	f040 826f 	bne.w	8007794 <_dtoa_r+0x974>
 80072b6:	4b65      	ldr	r3, [pc, #404]	; (800744c <_dtoa_r+0x62c>)
 80072b8:	2200      	movs	r2, #0
 80072ba:	4640      	mov	r0, r8
 80072bc:	4649      	mov	r1, r9
 80072be:	f7f9 f9a3 	bl	8000608 <__aeabi_dmul>
 80072c2:	4652      	mov	r2, sl
 80072c4:	465b      	mov	r3, fp
 80072c6:	f7f9 fc25 	bl	8000b14 <__aeabi_dcmpge>
 80072ca:	9e03      	ldr	r6, [sp, #12]
 80072cc:	4637      	mov	r7, r6
 80072ce:	2800      	cmp	r0, #0
 80072d0:	f040 8245 	bne.w	800775e <_dtoa_r+0x93e>
 80072d4:	9d01      	ldr	r5, [sp, #4]
 80072d6:	2331      	movs	r3, #49	; 0x31
 80072d8:	f805 3b01 	strb.w	r3, [r5], #1
 80072dc:	9b00      	ldr	r3, [sp, #0]
 80072de:	3301      	adds	r3, #1
 80072e0:	9300      	str	r3, [sp, #0]
 80072e2:	e240      	b.n	8007766 <_dtoa_r+0x946>
 80072e4:	07f2      	lsls	r2, r6, #31
 80072e6:	d505      	bpl.n	80072f4 <_dtoa_r+0x4d4>
 80072e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072ec:	f7f9 f98c 	bl	8000608 <__aeabi_dmul>
 80072f0:	3501      	adds	r5, #1
 80072f2:	2301      	movs	r3, #1
 80072f4:	1076      	asrs	r6, r6, #1
 80072f6:	3708      	adds	r7, #8
 80072f8:	e777      	b.n	80071ea <_dtoa_r+0x3ca>
 80072fa:	2502      	movs	r5, #2
 80072fc:	e779      	b.n	80071f2 <_dtoa_r+0x3d2>
 80072fe:	9f00      	ldr	r7, [sp, #0]
 8007300:	9e03      	ldr	r6, [sp, #12]
 8007302:	e794      	b.n	800722e <_dtoa_r+0x40e>
 8007304:	9901      	ldr	r1, [sp, #4]
 8007306:	4b4c      	ldr	r3, [pc, #304]	; (8007438 <_dtoa_r+0x618>)
 8007308:	4431      	add	r1, r6
 800730a:	910d      	str	r1, [sp, #52]	; 0x34
 800730c:	9908      	ldr	r1, [sp, #32]
 800730e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007312:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007316:	2900      	cmp	r1, #0
 8007318:	d043      	beq.n	80073a2 <_dtoa_r+0x582>
 800731a:	494d      	ldr	r1, [pc, #308]	; (8007450 <_dtoa_r+0x630>)
 800731c:	2000      	movs	r0, #0
 800731e:	f7f9 fa9d 	bl	800085c <__aeabi_ddiv>
 8007322:	4652      	mov	r2, sl
 8007324:	465b      	mov	r3, fp
 8007326:	f7f8 ffb7 	bl	8000298 <__aeabi_dsub>
 800732a:	9d01      	ldr	r5, [sp, #4]
 800732c:	4682      	mov	sl, r0
 800732e:	468b      	mov	fp, r1
 8007330:	4649      	mov	r1, r9
 8007332:	4640      	mov	r0, r8
 8007334:	f7f9 fc18 	bl	8000b68 <__aeabi_d2iz>
 8007338:	4606      	mov	r6, r0
 800733a:	f7f9 f8fb 	bl	8000534 <__aeabi_i2d>
 800733e:	4602      	mov	r2, r0
 8007340:	460b      	mov	r3, r1
 8007342:	4640      	mov	r0, r8
 8007344:	4649      	mov	r1, r9
 8007346:	f7f8 ffa7 	bl	8000298 <__aeabi_dsub>
 800734a:	3630      	adds	r6, #48	; 0x30
 800734c:	f805 6b01 	strb.w	r6, [r5], #1
 8007350:	4652      	mov	r2, sl
 8007352:	465b      	mov	r3, fp
 8007354:	4680      	mov	r8, r0
 8007356:	4689      	mov	r9, r1
 8007358:	f7f9 fbc8 	bl	8000aec <__aeabi_dcmplt>
 800735c:	2800      	cmp	r0, #0
 800735e:	d163      	bne.n	8007428 <_dtoa_r+0x608>
 8007360:	4642      	mov	r2, r8
 8007362:	464b      	mov	r3, r9
 8007364:	4936      	ldr	r1, [pc, #216]	; (8007440 <_dtoa_r+0x620>)
 8007366:	2000      	movs	r0, #0
 8007368:	f7f8 ff96 	bl	8000298 <__aeabi_dsub>
 800736c:	4652      	mov	r2, sl
 800736e:	465b      	mov	r3, fp
 8007370:	f7f9 fbbc 	bl	8000aec <__aeabi_dcmplt>
 8007374:	2800      	cmp	r0, #0
 8007376:	f040 80b5 	bne.w	80074e4 <_dtoa_r+0x6c4>
 800737a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800737c:	429d      	cmp	r5, r3
 800737e:	d081      	beq.n	8007284 <_dtoa_r+0x464>
 8007380:	4b30      	ldr	r3, [pc, #192]	; (8007444 <_dtoa_r+0x624>)
 8007382:	2200      	movs	r2, #0
 8007384:	4650      	mov	r0, sl
 8007386:	4659      	mov	r1, fp
 8007388:	f7f9 f93e 	bl	8000608 <__aeabi_dmul>
 800738c:	4b2d      	ldr	r3, [pc, #180]	; (8007444 <_dtoa_r+0x624>)
 800738e:	4682      	mov	sl, r0
 8007390:	468b      	mov	fp, r1
 8007392:	4640      	mov	r0, r8
 8007394:	4649      	mov	r1, r9
 8007396:	2200      	movs	r2, #0
 8007398:	f7f9 f936 	bl	8000608 <__aeabi_dmul>
 800739c:	4680      	mov	r8, r0
 800739e:	4689      	mov	r9, r1
 80073a0:	e7c6      	b.n	8007330 <_dtoa_r+0x510>
 80073a2:	4650      	mov	r0, sl
 80073a4:	4659      	mov	r1, fp
 80073a6:	f7f9 f92f 	bl	8000608 <__aeabi_dmul>
 80073aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073ac:	9d01      	ldr	r5, [sp, #4]
 80073ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80073b0:	4682      	mov	sl, r0
 80073b2:	468b      	mov	fp, r1
 80073b4:	4649      	mov	r1, r9
 80073b6:	4640      	mov	r0, r8
 80073b8:	f7f9 fbd6 	bl	8000b68 <__aeabi_d2iz>
 80073bc:	4606      	mov	r6, r0
 80073be:	f7f9 f8b9 	bl	8000534 <__aeabi_i2d>
 80073c2:	3630      	adds	r6, #48	; 0x30
 80073c4:	4602      	mov	r2, r0
 80073c6:	460b      	mov	r3, r1
 80073c8:	4640      	mov	r0, r8
 80073ca:	4649      	mov	r1, r9
 80073cc:	f7f8 ff64 	bl	8000298 <__aeabi_dsub>
 80073d0:	f805 6b01 	strb.w	r6, [r5], #1
 80073d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073d6:	429d      	cmp	r5, r3
 80073d8:	4680      	mov	r8, r0
 80073da:	4689      	mov	r9, r1
 80073dc:	f04f 0200 	mov.w	r2, #0
 80073e0:	d124      	bne.n	800742c <_dtoa_r+0x60c>
 80073e2:	4b1b      	ldr	r3, [pc, #108]	; (8007450 <_dtoa_r+0x630>)
 80073e4:	4650      	mov	r0, sl
 80073e6:	4659      	mov	r1, fp
 80073e8:	f7f8 ff58 	bl	800029c <__adddf3>
 80073ec:	4602      	mov	r2, r0
 80073ee:	460b      	mov	r3, r1
 80073f0:	4640      	mov	r0, r8
 80073f2:	4649      	mov	r1, r9
 80073f4:	f7f9 fb98 	bl	8000b28 <__aeabi_dcmpgt>
 80073f8:	2800      	cmp	r0, #0
 80073fa:	d173      	bne.n	80074e4 <_dtoa_r+0x6c4>
 80073fc:	4652      	mov	r2, sl
 80073fe:	465b      	mov	r3, fp
 8007400:	4913      	ldr	r1, [pc, #76]	; (8007450 <_dtoa_r+0x630>)
 8007402:	2000      	movs	r0, #0
 8007404:	f7f8 ff48 	bl	8000298 <__aeabi_dsub>
 8007408:	4602      	mov	r2, r0
 800740a:	460b      	mov	r3, r1
 800740c:	4640      	mov	r0, r8
 800740e:	4649      	mov	r1, r9
 8007410:	f7f9 fb6c 	bl	8000aec <__aeabi_dcmplt>
 8007414:	2800      	cmp	r0, #0
 8007416:	f43f af35 	beq.w	8007284 <_dtoa_r+0x464>
 800741a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800741c:	1e6b      	subs	r3, r5, #1
 800741e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007420:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007424:	2b30      	cmp	r3, #48	; 0x30
 8007426:	d0f8      	beq.n	800741a <_dtoa_r+0x5fa>
 8007428:	9700      	str	r7, [sp, #0]
 800742a:	e049      	b.n	80074c0 <_dtoa_r+0x6a0>
 800742c:	4b05      	ldr	r3, [pc, #20]	; (8007444 <_dtoa_r+0x624>)
 800742e:	f7f9 f8eb 	bl	8000608 <__aeabi_dmul>
 8007432:	4680      	mov	r8, r0
 8007434:	4689      	mov	r9, r1
 8007436:	e7bd      	b.n	80073b4 <_dtoa_r+0x594>
 8007438:	08009f88 	.word	0x08009f88
 800743c:	08009f60 	.word	0x08009f60
 8007440:	3ff00000 	.word	0x3ff00000
 8007444:	40240000 	.word	0x40240000
 8007448:	401c0000 	.word	0x401c0000
 800744c:	40140000 	.word	0x40140000
 8007450:	3fe00000 	.word	0x3fe00000
 8007454:	9d01      	ldr	r5, [sp, #4]
 8007456:	4656      	mov	r6, sl
 8007458:	465f      	mov	r7, fp
 800745a:	4642      	mov	r2, r8
 800745c:	464b      	mov	r3, r9
 800745e:	4630      	mov	r0, r6
 8007460:	4639      	mov	r1, r7
 8007462:	f7f9 f9fb 	bl	800085c <__aeabi_ddiv>
 8007466:	f7f9 fb7f 	bl	8000b68 <__aeabi_d2iz>
 800746a:	4682      	mov	sl, r0
 800746c:	f7f9 f862 	bl	8000534 <__aeabi_i2d>
 8007470:	4642      	mov	r2, r8
 8007472:	464b      	mov	r3, r9
 8007474:	f7f9 f8c8 	bl	8000608 <__aeabi_dmul>
 8007478:	4602      	mov	r2, r0
 800747a:	460b      	mov	r3, r1
 800747c:	4630      	mov	r0, r6
 800747e:	4639      	mov	r1, r7
 8007480:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007484:	f7f8 ff08 	bl	8000298 <__aeabi_dsub>
 8007488:	f805 6b01 	strb.w	r6, [r5], #1
 800748c:	9e01      	ldr	r6, [sp, #4]
 800748e:	9f03      	ldr	r7, [sp, #12]
 8007490:	1bae      	subs	r6, r5, r6
 8007492:	42b7      	cmp	r7, r6
 8007494:	4602      	mov	r2, r0
 8007496:	460b      	mov	r3, r1
 8007498:	d135      	bne.n	8007506 <_dtoa_r+0x6e6>
 800749a:	f7f8 feff 	bl	800029c <__adddf3>
 800749e:	4642      	mov	r2, r8
 80074a0:	464b      	mov	r3, r9
 80074a2:	4606      	mov	r6, r0
 80074a4:	460f      	mov	r7, r1
 80074a6:	f7f9 fb3f 	bl	8000b28 <__aeabi_dcmpgt>
 80074aa:	b9d0      	cbnz	r0, 80074e2 <_dtoa_r+0x6c2>
 80074ac:	4642      	mov	r2, r8
 80074ae:	464b      	mov	r3, r9
 80074b0:	4630      	mov	r0, r6
 80074b2:	4639      	mov	r1, r7
 80074b4:	f7f9 fb10 	bl	8000ad8 <__aeabi_dcmpeq>
 80074b8:	b110      	cbz	r0, 80074c0 <_dtoa_r+0x6a0>
 80074ba:	f01a 0f01 	tst.w	sl, #1
 80074be:	d110      	bne.n	80074e2 <_dtoa_r+0x6c2>
 80074c0:	4620      	mov	r0, r4
 80074c2:	ee18 1a10 	vmov	r1, s16
 80074c6:	f000 fe87 	bl	80081d8 <_Bfree>
 80074ca:	2300      	movs	r3, #0
 80074cc:	9800      	ldr	r0, [sp, #0]
 80074ce:	702b      	strb	r3, [r5, #0]
 80074d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074d2:	3001      	adds	r0, #1
 80074d4:	6018      	str	r0, [r3, #0]
 80074d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f43f acf1 	beq.w	8006ec0 <_dtoa_r+0xa0>
 80074de:	601d      	str	r5, [r3, #0]
 80074e0:	e4ee      	b.n	8006ec0 <_dtoa_r+0xa0>
 80074e2:	9f00      	ldr	r7, [sp, #0]
 80074e4:	462b      	mov	r3, r5
 80074e6:	461d      	mov	r5, r3
 80074e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074ec:	2a39      	cmp	r2, #57	; 0x39
 80074ee:	d106      	bne.n	80074fe <_dtoa_r+0x6de>
 80074f0:	9a01      	ldr	r2, [sp, #4]
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d1f7      	bne.n	80074e6 <_dtoa_r+0x6c6>
 80074f6:	9901      	ldr	r1, [sp, #4]
 80074f8:	2230      	movs	r2, #48	; 0x30
 80074fa:	3701      	adds	r7, #1
 80074fc:	700a      	strb	r2, [r1, #0]
 80074fe:	781a      	ldrb	r2, [r3, #0]
 8007500:	3201      	adds	r2, #1
 8007502:	701a      	strb	r2, [r3, #0]
 8007504:	e790      	b.n	8007428 <_dtoa_r+0x608>
 8007506:	4ba6      	ldr	r3, [pc, #664]	; (80077a0 <_dtoa_r+0x980>)
 8007508:	2200      	movs	r2, #0
 800750a:	f7f9 f87d 	bl	8000608 <__aeabi_dmul>
 800750e:	2200      	movs	r2, #0
 8007510:	2300      	movs	r3, #0
 8007512:	4606      	mov	r6, r0
 8007514:	460f      	mov	r7, r1
 8007516:	f7f9 fadf 	bl	8000ad8 <__aeabi_dcmpeq>
 800751a:	2800      	cmp	r0, #0
 800751c:	d09d      	beq.n	800745a <_dtoa_r+0x63a>
 800751e:	e7cf      	b.n	80074c0 <_dtoa_r+0x6a0>
 8007520:	9a08      	ldr	r2, [sp, #32]
 8007522:	2a00      	cmp	r2, #0
 8007524:	f000 80d7 	beq.w	80076d6 <_dtoa_r+0x8b6>
 8007528:	9a06      	ldr	r2, [sp, #24]
 800752a:	2a01      	cmp	r2, #1
 800752c:	f300 80ba 	bgt.w	80076a4 <_dtoa_r+0x884>
 8007530:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007532:	2a00      	cmp	r2, #0
 8007534:	f000 80b2 	beq.w	800769c <_dtoa_r+0x87c>
 8007538:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800753c:	9e07      	ldr	r6, [sp, #28]
 800753e:	9d04      	ldr	r5, [sp, #16]
 8007540:	9a04      	ldr	r2, [sp, #16]
 8007542:	441a      	add	r2, r3
 8007544:	9204      	str	r2, [sp, #16]
 8007546:	9a05      	ldr	r2, [sp, #20]
 8007548:	2101      	movs	r1, #1
 800754a:	441a      	add	r2, r3
 800754c:	4620      	mov	r0, r4
 800754e:	9205      	str	r2, [sp, #20]
 8007550:	f000 ff44 	bl	80083dc <__i2b>
 8007554:	4607      	mov	r7, r0
 8007556:	2d00      	cmp	r5, #0
 8007558:	dd0c      	ble.n	8007574 <_dtoa_r+0x754>
 800755a:	9b05      	ldr	r3, [sp, #20]
 800755c:	2b00      	cmp	r3, #0
 800755e:	dd09      	ble.n	8007574 <_dtoa_r+0x754>
 8007560:	42ab      	cmp	r3, r5
 8007562:	9a04      	ldr	r2, [sp, #16]
 8007564:	bfa8      	it	ge
 8007566:	462b      	movge	r3, r5
 8007568:	1ad2      	subs	r2, r2, r3
 800756a:	9204      	str	r2, [sp, #16]
 800756c:	9a05      	ldr	r2, [sp, #20]
 800756e:	1aed      	subs	r5, r5, r3
 8007570:	1ad3      	subs	r3, r2, r3
 8007572:	9305      	str	r3, [sp, #20]
 8007574:	9b07      	ldr	r3, [sp, #28]
 8007576:	b31b      	cbz	r3, 80075c0 <_dtoa_r+0x7a0>
 8007578:	9b08      	ldr	r3, [sp, #32]
 800757a:	2b00      	cmp	r3, #0
 800757c:	f000 80af 	beq.w	80076de <_dtoa_r+0x8be>
 8007580:	2e00      	cmp	r6, #0
 8007582:	dd13      	ble.n	80075ac <_dtoa_r+0x78c>
 8007584:	4639      	mov	r1, r7
 8007586:	4632      	mov	r2, r6
 8007588:	4620      	mov	r0, r4
 800758a:	f000 ffe7 	bl	800855c <__pow5mult>
 800758e:	ee18 2a10 	vmov	r2, s16
 8007592:	4601      	mov	r1, r0
 8007594:	4607      	mov	r7, r0
 8007596:	4620      	mov	r0, r4
 8007598:	f000 ff36 	bl	8008408 <__multiply>
 800759c:	ee18 1a10 	vmov	r1, s16
 80075a0:	4680      	mov	r8, r0
 80075a2:	4620      	mov	r0, r4
 80075a4:	f000 fe18 	bl	80081d8 <_Bfree>
 80075a8:	ee08 8a10 	vmov	s16, r8
 80075ac:	9b07      	ldr	r3, [sp, #28]
 80075ae:	1b9a      	subs	r2, r3, r6
 80075b0:	d006      	beq.n	80075c0 <_dtoa_r+0x7a0>
 80075b2:	ee18 1a10 	vmov	r1, s16
 80075b6:	4620      	mov	r0, r4
 80075b8:	f000 ffd0 	bl	800855c <__pow5mult>
 80075bc:	ee08 0a10 	vmov	s16, r0
 80075c0:	2101      	movs	r1, #1
 80075c2:	4620      	mov	r0, r4
 80075c4:	f000 ff0a 	bl	80083dc <__i2b>
 80075c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	4606      	mov	r6, r0
 80075ce:	f340 8088 	ble.w	80076e2 <_dtoa_r+0x8c2>
 80075d2:	461a      	mov	r2, r3
 80075d4:	4601      	mov	r1, r0
 80075d6:	4620      	mov	r0, r4
 80075d8:	f000 ffc0 	bl	800855c <__pow5mult>
 80075dc:	9b06      	ldr	r3, [sp, #24]
 80075de:	2b01      	cmp	r3, #1
 80075e0:	4606      	mov	r6, r0
 80075e2:	f340 8081 	ble.w	80076e8 <_dtoa_r+0x8c8>
 80075e6:	f04f 0800 	mov.w	r8, #0
 80075ea:	6933      	ldr	r3, [r6, #16]
 80075ec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80075f0:	6918      	ldr	r0, [r3, #16]
 80075f2:	f000 fea3 	bl	800833c <__hi0bits>
 80075f6:	f1c0 0020 	rsb	r0, r0, #32
 80075fa:	9b05      	ldr	r3, [sp, #20]
 80075fc:	4418      	add	r0, r3
 80075fe:	f010 001f 	ands.w	r0, r0, #31
 8007602:	f000 8092 	beq.w	800772a <_dtoa_r+0x90a>
 8007606:	f1c0 0320 	rsb	r3, r0, #32
 800760a:	2b04      	cmp	r3, #4
 800760c:	f340 808a 	ble.w	8007724 <_dtoa_r+0x904>
 8007610:	f1c0 001c 	rsb	r0, r0, #28
 8007614:	9b04      	ldr	r3, [sp, #16]
 8007616:	4403      	add	r3, r0
 8007618:	9304      	str	r3, [sp, #16]
 800761a:	9b05      	ldr	r3, [sp, #20]
 800761c:	4403      	add	r3, r0
 800761e:	4405      	add	r5, r0
 8007620:	9305      	str	r3, [sp, #20]
 8007622:	9b04      	ldr	r3, [sp, #16]
 8007624:	2b00      	cmp	r3, #0
 8007626:	dd07      	ble.n	8007638 <_dtoa_r+0x818>
 8007628:	ee18 1a10 	vmov	r1, s16
 800762c:	461a      	mov	r2, r3
 800762e:	4620      	mov	r0, r4
 8007630:	f000 ffee 	bl	8008610 <__lshift>
 8007634:	ee08 0a10 	vmov	s16, r0
 8007638:	9b05      	ldr	r3, [sp, #20]
 800763a:	2b00      	cmp	r3, #0
 800763c:	dd05      	ble.n	800764a <_dtoa_r+0x82a>
 800763e:	4631      	mov	r1, r6
 8007640:	461a      	mov	r2, r3
 8007642:	4620      	mov	r0, r4
 8007644:	f000 ffe4 	bl	8008610 <__lshift>
 8007648:	4606      	mov	r6, r0
 800764a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800764c:	2b00      	cmp	r3, #0
 800764e:	d06e      	beq.n	800772e <_dtoa_r+0x90e>
 8007650:	ee18 0a10 	vmov	r0, s16
 8007654:	4631      	mov	r1, r6
 8007656:	f001 f84b 	bl	80086f0 <__mcmp>
 800765a:	2800      	cmp	r0, #0
 800765c:	da67      	bge.n	800772e <_dtoa_r+0x90e>
 800765e:	9b00      	ldr	r3, [sp, #0]
 8007660:	3b01      	subs	r3, #1
 8007662:	ee18 1a10 	vmov	r1, s16
 8007666:	9300      	str	r3, [sp, #0]
 8007668:	220a      	movs	r2, #10
 800766a:	2300      	movs	r3, #0
 800766c:	4620      	mov	r0, r4
 800766e:	f000 fdd5 	bl	800821c <__multadd>
 8007672:	9b08      	ldr	r3, [sp, #32]
 8007674:	ee08 0a10 	vmov	s16, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	f000 81b1 	beq.w	80079e0 <_dtoa_r+0xbc0>
 800767e:	2300      	movs	r3, #0
 8007680:	4639      	mov	r1, r7
 8007682:	220a      	movs	r2, #10
 8007684:	4620      	mov	r0, r4
 8007686:	f000 fdc9 	bl	800821c <__multadd>
 800768a:	9b02      	ldr	r3, [sp, #8]
 800768c:	2b00      	cmp	r3, #0
 800768e:	4607      	mov	r7, r0
 8007690:	f300 808e 	bgt.w	80077b0 <_dtoa_r+0x990>
 8007694:	9b06      	ldr	r3, [sp, #24]
 8007696:	2b02      	cmp	r3, #2
 8007698:	dc51      	bgt.n	800773e <_dtoa_r+0x91e>
 800769a:	e089      	b.n	80077b0 <_dtoa_r+0x990>
 800769c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800769e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80076a2:	e74b      	b.n	800753c <_dtoa_r+0x71c>
 80076a4:	9b03      	ldr	r3, [sp, #12]
 80076a6:	1e5e      	subs	r6, r3, #1
 80076a8:	9b07      	ldr	r3, [sp, #28]
 80076aa:	42b3      	cmp	r3, r6
 80076ac:	bfbf      	itttt	lt
 80076ae:	9b07      	ldrlt	r3, [sp, #28]
 80076b0:	9607      	strlt	r6, [sp, #28]
 80076b2:	1af2      	sublt	r2, r6, r3
 80076b4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80076b6:	bfb6      	itet	lt
 80076b8:	189b      	addlt	r3, r3, r2
 80076ba:	1b9e      	subge	r6, r3, r6
 80076bc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80076be:	9b03      	ldr	r3, [sp, #12]
 80076c0:	bfb8      	it	lt
 80076c2:	2600      	movlt	r6, #0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	bfb7      	itett	lt
 80076c8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80076cc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80076d0:	1a9d      	sublt	r5, r3, r2
 80076d2:	2300      	movlt	r3, #0
 80076d4:	e734      	b.n	8007540 <_dtoa_r+0x720>
 80076d6:	9e07      	ldr	r6, [sp, #28]
 80076d8:	9d04      	ldr	r5, [sp, #16]
 80076da:	9f08      	ldr	r7, [sp, #32]
 80076dc:	e73b      	b.n	8007556 <_dtoa_r+0x736>
 80076de:	9a07      	ldr	r2, [sp, #28]
 80076e0:	e767      	b.n	80075b2 <_dtoa_r+0x792>
 80076e2:	9b06      	ldr	r3, [sp, #24]
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	dc18      	bgt.n	800771a <_dtoa_r+0x8fa>
 80076e8:	f1ba 0f00 	cmp.w	sl, #0
 80076ec:	d115      	bne.n	800771a <_dtoa_r+0x8fa>
 80076ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076f2:	b993      	cbnz	r3, 800771a <_dtoa_r+0x8fa>
 80076f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80076f8:	0d1b      	lsrs	r3, r3, #20
 80076fa:	051b      	lsls	r3, r3, #20
 80076fc:	b183      	cbz	r3, 8007720 <_dtoa_r+0x900>
 80076fe:	9b04      	ldr	r3, [sp, #16]
 8007700:	3301      	adds	r3, #1
 8007702:	9304      	str	r3, [sp, #16]
 8007704:	9b05      	ldr	r3, [sp, #20]
 8007706:	3301      	adds	r3, #1
 8007708:	9305      	str	r3, [sp, #20]
 800770a:	f04f 0801 	mov.w	r8, #1
 800770e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007710:	2b00      	cmp	r3, #0
 8007712:	f47f af6a 	bne.w	80075ea <_dtoa_r+0x7ca>
 8007716:	2001      	movs	r0, #1
 8007718:	e76f      	b.n	80075fa <_dtoa_r+0x7da>
 800771a:	f04f 0800 	mov.w	r8, #0
 800771e:	e7f6      	b.n	800770e <_dtoa_r+0x8ee>
 8007720:	4698      	mov	r8, r3
 8007722:	e7f4      	b.n	800770e <_dtoa_r+0x8ee>
 8007724:	f43f af7d 	beq.w	8007622 <_dtoa_r+0x802>
 8007728:	4618      	mov	r0, r3
 800772a:	301c      	adds	r0, #28
 800772c:	e772      	b.n	8007614 <_dtoa_r+0x7f4>
 800772e:	9b03      	ldr	r3, [sp, #12]
 8007730:	2b00      	cmp	r3, #0
 8007732:	dc37      	bgt.n	80077a4 <_dtoa_r+0x984>
 8007734:	9b06      	ldr	r3, [sp, #24]
 8007736:	2b02      	cmp	r3, #2
 8007738:	dd34      	ble.n	80077a4 <_dtoa_r+0x984>
 800773a:	9b03      	ldr	r3, [sp, #12]
 800773c:	9302      	str	r3, [sp, #8]
 800773e:	9b02      	ldr	r3, [sp, #8]
 8007740:	b96b      	cbnz	r3, 800775e <_dtoa_r+0x93e>
 8007742:	4631      	mov	r1, r6
 8007744:	2205      	movs	r2, #5
 8007746:	4620      	mov	r0, r4
 8007748:	f000 fd68 	bl	800821c <__multadd>
 800774c:	4601      	mov	r1, r0
 800774e:	4606      	mov	r6, r0
 8007750:	ee18 0a10 	vmov	r0, s16
 8007754:	f000 ffcc 	bl	80086f0 <__mcmp>
 8007758:	2800      	cmp	r0, #0
 800775a:	f73f adbb 	bgt.w	80072d4 <_dtoa_r+0x4b4>
 800775e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007760:	9d01      	ldr	r5, [sp, #4]
 8007762:	43db      	mvns	r3, r3
 8007764:	9300      	str	r3, [sp, #0]
 8007766:	f04f 0800 	mov.w	r8, #0
 800776a:	4631      	mov	r1, r6
 800776c:	4620      	mov	r0, r4
 800776e:	f000 fd33 	bl	80081d8 <_Bfree>
 8007772:	2f00      	cmp	r7, #0
 8007774:	f43f aea4 	beq.w	80074c0 <_dtoa_r+0x6a0>
 8007778:	f1b8 0f00 	cmp.w	r8, #0
 800777c:	d005      	beq.n	800778a <_dtoa_r+0x96a>
 800777e:	45b8      	cmp	r8, r7
 8007780:	d003      	beq.n	800778a <_dtoa_r+0x96a>
 8007782:	4641      	mov	r1, r8
 8007784:	4620      	mov	r0, r4
 8007786:	f000 fd27 	bl	80081d8 <_Bfree>
 800778a:	4639      	mov	r1, r7
 800778c:	4620      	mov	r0, r4
 800778e:	f000 fd23 	bl	80081d8 <_Bfree>
 8007792:	e695      	b.n	80074c0 <_dtoa_r+0x6a0>
 8007794:	2600      	movs	r6, #0
 8007796:	4637      	mov	r7, r6
 8007798:	e7e1      	b.n	800775e <_dtoa_r+0x93e>
 800779a:	9700      	str	r7, [sp, #0]
 800779c:	4637      	mov	r7, r6
 800779e:	e599      	b.n	80072d4 <_dtoa_r+0x4b4>
 80077a0:	40240000 	.word	0x40240000
 80077a4:	9b08      	ldr	r3, [sp, #32]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	f000 80ca 	beq.w	8007940 <_dtoa_r+0xb20>
 80077ac:	9b03      	ldr	r3, [sp, #12]
 80077ae:	9302      	str	r3, [sp, #8]
 80077b0:	2d00      	cmp	r5, #0
 80077b2:	dd05      	ble.n	80077c0 <_dtoa_r+0x9a0>
 80077b4:	4639      	mov	r1, r7
 80077b6:	462a      	mov	r2, r5
 80077b8:	4620      	mov	r0, r4
 80077ba:	f000 ff29 	bl	8008610 <__lshift>
 80077be:	4607      	mov	r7, r0
 80077c0:	f1b8 0f00 	cmp.w	r8, #0
 80077c4:	d05b      	beq.n	800787e <_dtoa_r+0xa5e>
 80077c6:	6879      	ldr	r1, [r7, #4]
 80077c8:	4620      	mov	r0, r4
 80077ca:	f000 fcc5 	bl	8008158 <_Balloc>
 80077ce:	4605      	mov	r5, r0
 80077d0:	b928      	cbnz	r0, 80077de <_dtoa_r+0x9be>
 80077d2:	4b87      	ldr	r3, [pc, #540]	; (80079f0 <_dtoa_r+0xbd0>)
 80077d4:	4602      	mov	r2, r0
 80077d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80077da:	f7ff bb3b 	b.w	8006e54 <_dtoa_r+0x34>
 80077de:	693a      	ldr	r2, [r7, #16]
 80077e0:	3202      	adds	r2, #2
 80077e2:	0092      	lsls	r2, r2, #2
 80077e4:	f107 010c 	add.w	r1, r7, #12
 80077e8:	300c      	adds	r0, #12
 80077ea:	f000 fca7 	bl	800813c <memcpy>
 80077ee:	2201      	movs	r2, #1
 80077f0:	4629      	mov	r1, r5
 80077f2:	4620      	mov	r0, r4
 80077f4:	f000 ff0c 	bl	8008610 <__lshift>
 80077f8:	9b01      	ldr	r3, [sp, #4]
 80077fa:	f103 0901 	add.w	r9, r3, #1
 80077fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007802:	4413      	add	r3, r2
 8007804:	9305      	str	r3, [sp, #20]
 8007806:	f00a 0301 	and.w	r3, sl, #1
 800780a:	46b8      	mov	r8, r7
 800780c:	9304      	str	r3, [sp, #16]
 800780e:	4607      	mov	r7, r0
 8007810:	4631      	mov	r1, r6
 8007812:	ee18 0a10 	vmov	r0, s16
 8007816:	f7ff fa75 	bl	8006d04 <quorem>
 800781a:	4641      	mov	r1, r8
 800781c:	9002      	str	r0, [sp, #8]
 800781e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007822:	ee18 0a10 	vmov	r0, s16
 8007826:	f000 ff63 	bl	80086f0 <__mcmp>
 800782a:	463a      	mov	r2, r7
 800782c:	9003      	str	r0, [sp, #12]
 800782e:	4631      	mov	r1, r6
 8007830:	4620      	mov	r0, r4
 8007832:	f000 ff79 	bl	8008728 <__mdiff>
 8007836:	68c2      	ldr	r2, [r0, #12]
 8007838:	f109 3bff 	add.w	fp, r9, #4294967295
 800783c:	4605      	mov	r5, r0
 800783e:	bb02      	cbnz	r2, 8007882 <_dtoa_r+0xa62>
 8007840:	4601      	mov	r1, r0
 8007842:	ee18 0a10 	vmov	r0, s16
 8007846:	f000 ff53 	bl	80086f0 <__mcmp>
 800784a:	4602      	mov	r2, r0
 800784c:	4629      	mov	r1, r5
 800784e:	4620      	mov	r0, r4
 8007850:	9207      	str	r2, [sp, #28]
 8007852:	f000 fcc1 	bl	80081d8 <_Bfree>
 8007856:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800785a:	ea43 0102 	orr.w	r1, r3, r2
 800785e:	9b04      	ldr	r3, [sp, #16]
 8007860:	430b      	orrs	r3, r1
 8007862:	464d      	mov	r5, r9
 8007864:	d10f      	bne.n	8007886 <_dtoa_r+0xa66>
 8007866:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800786a:	d02a      	beq.n	80078c2 <_dtoa_r+0xaa2>
 800786c:	9b03      	ldr	r3, [sp, #12]
 800786e:	2b00      	cmp	r3, #0
 8007870:	dd02      	ble.n	8007878 <_dtoa_r+0xa58>
 8007872:	9b02      	ldr	r3, [sp, #8]
 8007874:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007878:	f88b a000 	strb.w	sl, [fp]
 800787c:	e775      	b.n	800776a <_dtoa_r+0x94a>
 800787e:	4638      	mov	r0, r7
 8007880:	e7ba      	b.n	80077f8 <_dtoa_r+0x9d8>
 8007882:	2201      	movs	r2, #1
 8007884:	e7e2      	b.n	800784c <_dtoa_r+0xa2c>
 8007886:	9b03      	ldr	r3, [sp, #12]
 8007888:	2b00      	cmp	r3, #0
 800788a:	db04      	blt.n	8007896 <_dtoa_r+0xa76>
 800788c:	9906      	ldr	r1, [sp, #24]
 800788e:	430b      	orrs	r3, r1
 8007890:	9904      	ldr	r1, [sp, #16]
 8007892:	430b      	orrs	r3, r1
 8007894:	d122      	bne.n	80078dc <_dtoa_r+0xabc>
 8007896:	2a00      	cmp	r2, #0
 8007898:	ddee      	ble.n	8007878 <_dtoa_r+0xa58>
 800789a:	ee18 1a10 	vmov	r1, s16
 800789e:	2201      	movs	r2, #1
 80078a0:	4620      	mov	r0, r4
 80078a2:	f000 feb5 	bl	8008610 <__lshift>
 80078a6:	4631      	mov	r1, r6
 80078a8:	ee08 0a10 	vmov	s16, r0
 80078ac:	f000 ff20 	bl	80086f0 <__mcmp>
 80078b0:	2800      	cmp	r0, #0
 80078b2:	dc03      	bgt.n	80078bc <_dtoa_r+0xa9c>
 80078b4:	d1e0      	bne.n	8007878 <_dtoa_r+0xa58>
 80078b6:	f01a 0f01 	tst.w	sl, #1
 80078ba:	d0dd      	beq.n	8007878 <_dtoa_r+0xa58>
 80078bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80078c0:	d1d7      	bne.n	8007872 <_dtoa_r+0xa52>
 80078c2:	2339      	movs	r3, #57	; 0x39
 80078c4:	f88b 3000 	strb.w	r3, [fp]
 80078c8:	462b      	mov	r3, r5
 80078ca:	461d      	mov	r5, r3
 80078cc:	3b01      	subs	r3, #1
 80078ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80078d2:	2a39      	cmp	r2, #57	; 0x39
 80078d4:	d071      	beq.n	80079ba <_dtoa_r+0xb9a>
 80078d6:	3201      	adds	r2, #1
 80078d8:	701a      	strb	r2, [r3, #0]
 80078da:	e746      	b.n	800776a <_dtoa_r+0x94a>
 80078dc:	2a00      	cmp	r2, #0
 80078de:	dd07      	ble.n	80078f0 <_dtoa_r+0xad0>
 80078e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80078e4:	d0ed      	beq.n	80078c2 <_dtoa_r+0xaa2>
 80078e6:	f10a 0301 	add.w	r3, sl, #1
 80078ea:	f88b 3000 	strb.w	r3, [fp]
 80078ee:	e73c      	b.n	800776a <_dtoa_r+0x94a>
 80078f0:	9b05      	ldr	r3, [sp, #20]
 80078f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80078f6:	4599      	cmp	r9, r3
 80078f8:	d047      	beq.n	800798a <_dtoa_r+0xb6a>
 80078fa:	ee18 1a10 	vmov	r1, s16
 80078fe:	2300      	movs	r3, #0
 8007900:	220a      	movs	r2, #10
 8007902:	4620      	mov	r0, r4
 8007904:	f000 fc8a 	bl	800821c <__multadd>
 8007908:	45b8      	cmp	r8, r7
 800790a:	ee08 0a10 	vmov	s16, r0
 800790e:	f04f 0300 	mov.w	r3, #0
 8007912:	f04f 020a 	mov.w	r2, #10
 8007916:	4641      	mov	r1, r8
 8007918:	4620      	mov	r0, r4
 800791a:	d106      	bne.n	800792a <_dtoa_r+0xb0a>
 800791c:	f000 fc7e 	bl	800821c <__multadd>
 8007920:	4680      	mov	r8, r0
 8007922:	4607      	mov	r7, r0
 8007924:	f109 0901 	add.w	r9, r9, #1
 8007928:	e772      	b.n	8007810 <_dtoa_r+0x9f0>
 800792a:	f000 fc77 	bl	800821c <__multadd>
 800792e:	4639      	mov	r1, r7
 8007930:	4680      	mov	r8, r0
 8007932:	2300      	movs	r3, #0
 8007934:	220a      	movs	r2, #10
 8007936:	4620      	mov	r0, r4
 8007938:	f000 fc70 	bl	800821c <__multadd>
 800793c:	4607      	mov	r7, r0
 800793e:	e7f1      	b.n	8007924 <_dtoa_r+0xb04>
 8007940:	9b03      	ldr	r3, [sp, #12]
 8007942:	9302      	str	r3, [sp, #8]
 8007944:	9d01      	ldr	r5, [sp, #4]
 8007946:	ee18 0a10 	vmov	r0, s16
 800794a:	4631      	mov	r1, r6
 800794c:	f7ff f9da 	bl	8006d04 <quorem>
 8007950:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007954:	9b01      	ldr	r3, [sp, #4]
 8007956:	f805 ab01 	strb.w	sl, [r5], #1
 800795a:	1aea      	subs	r2, r5, r3
 800795c:	9b02      	ldr	r3, [sp, #8]
 800795e:	4293      	cmp	r3, r2
 8007960:	dd09      	ble.n	8007976 <_dtoa_r+0xb56>
 8007962:	ee18 1a10 	vmov	r1, s16
 8007966:	2300      	movs	r3, #0
 8007968:	220a      	movs	r2, #10
 800796a:	4620      	mov	r0, r4
 800796c:	f000 fc56 	bl	800821c <__multadd>
 8007970:	ee08 0a10 	vmov	s16, r0
 8007974:	e7e7      	b.n	8007946 <_dtoa_r+0xb26>
 8007976:	9b02      	ldr	r3, [sp, #8]
 8007978:	2b00      	cmp	r3, #0
 800797a:	bfc8      	it	gt
 800797c:	461d      	movgt	r5, r3
 800797e:	9b01      	ldr	r3, [sp, #4]
 8007980:	bfd8      	it	le
 8007982:	2501      	movle	r5, #1
 8007984:	441d      	add	r5, r3
 8007986:	f04f 0800 	mov.w	r8, #0
 800798a:	ee18 1a10 	vmov	r1, s16
 800798e:	2201      	movs	r2, #1
 8007990:	4620      	mov	r0, r4
 8007992:	f000 fe3d 	bl	8008610 <__lshift>
 8007996:	4631      	mov	r1, r6
 8007998:	ee08 0a10 	vmov	s16, r0
 800799c:	f000 fea8 	bl	80086f0 <__mcmp>
 80079a0:	2800      	cmp	r0, #0
 80079a2:	dc91      	bgt.n	80078c8 <_dtoa_r+0xaa8>
 80079a4:	d102      	bne.n	80079ac <_dtoa_r+0xb8c>
 80079a6:	f01a 0f01 	tst.w	sl, #1
 80079aa:	d18d      	bne.n	80078c8 <_dtoa_r+0xaa8>
 80079ac:	462b      	mov	r3, r5
 80079ae:	461d      	mov	r5, r3
 80079b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80079b4:	2a30      	cmp	r2, #48	; 0x30
 80079b6:	d0fa      	beq.n	80079ae <_dtoa_r+0xb8e>
 80079b8:	e6d7      	b.n	800776a <_dtoa_r+0x94a>
 80079ba:	9a01      	ldr	r2, [sp, #4]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d184      	bne.n	80078ca <_dtoa_r+0xaaa>
 80079c0:	9b00      	ldr	r3, [sp, #0]
 80079c2:	3301      	adds	r3, #1
 80079c4:	9300      	str	r3, [sp, #0]
 80079c6:	2331      	movs	r3, #49	; 0x31
 80079c8:	7013      	strb	r3, [r2, #0]
 80079ca:	e6ce      	b.n	800776a <_dtoa_r+0x94a>
 80079cc:	4b09      	ldr	r3, [pc, #36]	; (80079f4 <_dtoa_r+0xbd4>)
 80079ce:	f7ff ba95 	b.w	8006efc <_dtoa_r+0xdc>
 80079d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	f47f aa6e 	bne.w	8006eb6 <_dtoa_r+0x96>
 80079da:	4b07      	ldr	r3, [pc, #28]	; (80079f8 <_dtoa_r+0xbd8>)
 80079dc:	f7ff ba8e 	b.w	8006efc <_dtoa_r+0xdc>
 80079e0:	9b02      	ldr	r3, [sp, #8]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	dcae      	bgt.n	8007944 <_dtoa_r+0xb24>
 80079e6:	9b06      	ldr	r3, [sp, #24]
 80079e8:	2b02      	cmp	r3, #2
 80079ea:	f73f aea8 	bgt.w	800773e <_dtoa_r+0x91e>
 80079ee:	e7a9      	b.n	8007944 <_dtoa_r+0xb24>
 80079f0:	08009e75 	.word	0x08009e75
 80079f4:	08009be4 	.word	0x08009be4
 80079f8:	08009e0d 	.word	0x08009e0d

080079fc <fiprintf>:
 80079fc:	b40e      	push	{r1, r2, r3}
 80079fe:	b503      	push	{r0, r1, lr}
 8007a00:	4601      	mov	r1, r0
 8007a02:	ab03      	add	r3, sp, #12
 8007a04:	4805      	ldr	r0, [pc, #20]	; (8007a1c <fiprintf+0x20>)
 8007a06:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a0a:	6800      	ldr	r0, [r0, #0]
 8007a0c:	9301      	str	r3, [sp, #4]
 8007a0e:	f001 fae1 	bl	8008fd4 <_vfiprintf_r>
 8007a12:	b002      	add	sp, #8
 8007a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a18:	b003      	add	sp, #12
 8007a1a:	4770      	bx	lr
 8007a1c:	20000020 	.word	0x20000020

08007a20 <rshift>:
 8007a20:	6903      	ldr	r3, [r0, #16]
 8007a22:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007a26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a2a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007a2e:	f100 0414 	add.w	r4, r0, #20
 8007a32:	dd45      	ble.n	8007ac0 <rshift+0xa0>
 8007a34:	f011 011f 	ands.w	r1, r1, #31
 8007a38:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007a3c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007a40:	d10c      	bne.n	8007a5c <rshift+0x3c>
 8007a42:	f100 0710 	add.w	r7, r0, #16
 8007a46:	4629      	mov	r1, r5
 8007a48:	42b1      	cmp	r1, r6
 8007a4a:	d334      	bcc.n	8007ab6 <rshift+0x96>
 8007a4c:	1a9b      	subs	r3, r3, r2
 8007a4e:	009b      	lsls	r3, r3, #2
 8007a50:	1eea      	subs	r2, r5, #3
 8007a52:	4296      	cmp	r6, r2
 8007a54:	bf38      	it	cc
 8007a56:	2300      	movcc	r3, #0
 8007a58:	4423      	add	r3, r4
 8007a5a:	e015      	b.n	8007a88 <rshift+0x68>
 8007a5c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007a60:	f1c1 0820 	rsb	r8, r1, #32
 8007a64:	40cf      	lsrs	r7, r1
 8007a66:	f105 0e04 	add.w	lr, r5, #4
 8007a6a:	46a1      	mov	r9, r4
 8007a6c:	4576      	cmp	r6, lr
 8007a6e:	46f4      	mov	ip, lr
 8007a70:	d815      	bhi.n	8007a9e <rshift+0x7e>
 8007a72:	1a9a      	subs	r2, r3, r2
 8007a74:	0092      	lsls	r2, r2, #2
 8007a76:	3a04      	subs	r2, #4
 8007a78:	3501      	adds	r5, #1
 8007a7a:	42ae      	cmp	r6, r5
 8007a7c:	bf38      	it	cc
 8007a7e:	2200      	movcc	r2, #0
 8007a80:	18a3      	adds	r3, r4, r2
 8007a82:	50a7      	str	r7, [r4, r2]
 8007a84:	b107      	cbz	r7, 8007a88 <rshift+0x68>
 8007a86:	3304      	adds	r3, #4
 8007a88:	1b1a      	subs	r2, r3, r4
 8007a8a:	42a3      	cmp	r3, r4
 8007a8c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007a90:	bf08      	it	eq
 8007a92:	2300      	moveq	r3, #0
 8007a94:	6102      	str	r2, [r0, #16]
 8007a96:	bf08      	it	eq
 8007a98:	6143      	streq	r3, [r0, #20]
 8007a9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a9e:	f8dc c000 	ldr.w	ip, [ip]
 8007aa2:	fa0c fc08 	lsl.w	ip, ip, r8
 8007aa6:	ea4c 0707 	orr.w	r7, ip, r7
 8007aaa:	f849 7b04 	str.w	r7, [r9], #4
 8007aae:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007ab2:	40cf      	lsrs	r7, r1
 8007ab4:	e7da      	b.n	8007a6c <rshift+0x4c>
 8007ab6:	f851 cb04 	ldr.w	ip, [r1], #4
 8007aba:	f847 cf04 	str.w	ip, [r7, #4]!
 8007abe:	e7c3      	b.n	8007a48 <rshift+0x28>
 8007ac0:	4623      	mov	r3, r4
 8007ac2:	e7e1      	b.n	8007a88 <rshift+0x68>

08007ac4 <__hexdig_fun>:
 8007ac4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007ac8:	2b09      	cmp	r3, #9
 8007aca:	d802      	bhi.n	8007ad2 <__hexdig_fun+0xe>
 8007acc:	3820      	subs	r0, #32
 8007ace:	b2c0      	uxtb	r0, r0
 8007ad0:	4770      	bx	lr
 8007ad2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007ad6:	2b05      	cmp	r3, #5
 8007ad8:	d801      	bhi.n	8007ade <__hexdig_fun+0x1a>
 8007ada:	3847      	subs	r0, #71	; 0x47
 8007adc:	e7f7      	b.n	8007ace <__hexdig_fun+0xa>
 8007ade:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007ae2:	2b05      	cmp	r3, #5
 8007ae4:	d801      	bhi.n	8007aea <__hexdig_fun+0x26>
 8007ae6:	3827      	subs	r0, #39	; 0x27
 8007ae8:	e7f1      	b.n	8007ace <__hexdig_fun+0xa>
 8007aea:	2000      	movs	r0, #0
 8007aec:	4770      	bx	lr
	...

08007af0 <__gethex>:
 8007af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af4:	ed2d 8b02 	vpush	{d8}
 8007af8:	b089      	sub	sp, #36	; 0x24
 8007afa:	ee08 0a10 	vmov	s16, r0
 8007afe:	9304      	str	r3, [sp, #16]
 8007b00:	4bb4      	ldr	r3, [pc, #720]	; (8007dd4 <__gethex+0x2e4>)
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	9301      	str	r3, [sp, #4]
 8007b06:	4618      	mov	r0, r3
 8007b08:	468b      	mov	fp, r1
 8007b0a:	4690      	mov	r8, r2
 8007b0c:	f7f8 fb68 	bl	80001e0 <strlen>
 8007b10:	9b01      	ldr	r3, [sp, #4]
 8007b12:	f8db 2000 	ldr.w	r2, [fp]
 8007b16:	4403      	add	r3, r0
 8007b18:	4682      	mov	sl, r0
 8007b1a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007b1e:	9305      	str	r3, [sp, #20]
 8007b20:	1c93      	adds	r3, r2, #2
 8007b22:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007b26:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007b2a:	32fe      	adds	r2, #254	; 0xfe
 8007b2c:	18d1      	adds	r1, r2, r3
 8007b2e:	461f      	mov	r7, r3
 8007b30:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007b34:	9100      	str	r1, [sp, #0]
 8007b36:	2830      	cmp	r0, #48	; 0x30
 8007b38:	d0f8      	beq.n	8007b2c <__gethex+0x3c>
 8007b3a:	f7ff ffc3 	bl	8007ac4 <__hexdig_fun>
 8007b3e:	4604      	mov	r4, r0
 8007b40:	2800      	cmp	r0, #0
 8007b42:	d13a      	bne.n	8007bba <__gethex+0xca>
 8007b44:	9901      	ldr	r1, [sp, #4]
 8007b46:	4652      	mov	r2, sl
 8007b48:	4638      	mov	r0, r7
 8007b4a:	f001 fb8d 	bl	8009268 <strncmp>
 8007b4e:	4605      	mov	r5, r0
 8007b50:	2800      	cmp	r0, #0
 8007b52:	d168      	bne.n	8007c26 <__gethex+0x136>
 8007b54:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007b58:	eb07 060a 	add.w	r6, r7, sl
 8007b5c:	f7ff ffb2 	bl	8007ac4 <__hexdig_fun>
 8007b60:	2800      	cmp	r0, #0
 8007b62:	d062      	beq.n	8007c2a <__gethex+0x13a>
 8007b64:	4633      	mov	r3, r6
 8007b66:	7818      	ldrb	r0, [r3, #0]
 8007b68:	2830      	cmp	r0, #48	; 0x30
 8007b6a:	461f      	mov	r7, r3
 8007b6c:	f103 0301 	add.w	r3, r3, #1
 8007b70:	d0f9      	beq.n	8007b66 <__gethex+0x76>
 8007b72:	f7ff ffa7 	bl	8007ac4 <__hexdig_fun>
 8007b76:	2301      	movs	r3, #1
 8007b78:	fab0 f480 	clz	r4, r0
 8007b7c:	0964      	lsrs	r4, r4, #5
 8007b7e:	4635      	mov	r5, r6
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	463a      	mov	r2, r7
 8007b84:	4616      	mov	r6, r2
 8007b86:	3201      	adds	r2, #1
 8007b88:	7830      	ldrb	r0, [r6, #0]
 8007b8a:	f7ff ff9b 	bl	8007ac4 <__hexdig_fun>
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	d1f8      	bne.n	8007b84 <__gethex+0x94>
 8007b92:	9901      	ldr	r1, [sp, #4]
 8007b94:	4652      	mov	r2, sl
 8007b96:	4630      	mov	r0, r6
 8007b98:	f001 fb66 	bl	8009268 <strncmp>
 8007b9c:	b980      	cbnz	r0, 8007bc0 <__gethex+0xd0>
 8007b9e:	b94d      	cbnz	r5, 8007bb4 <__gethex+0xc4>
 8007ba0:	eb06 050a 	add.w	r5, r6, sl
 8007ba4:	462a      	mov	r2, r5
 8007ba6:	4616      	mov	r6, r2
 8007ba8:	3201      	adds	r2, #1
 8007baa:	7830      	ldrb	r0, [r6, #0]
 8007bac:	f7ff ff8a 	bl	8007ac4 <__hexdig_fun>
 8007bb0:	2800      	cmp	r0, #0
 8007bb2:	d1f8      	bne.n	8007ba6 <__gethex+0xb6>
 8007bb4:	1bad      	subs	r5, r5, r6
 8007bb6:	00ad      	lsls	r5, r5, #2
 8007bb8:	e004      	b.n	8007bc4 <__gethex+0xd4>
 8007bba:	2400      	movs	r4, #0
 8007bbc:	4625      	mov	r5, r4
 8007bbe:	e7e0      	b.n	8007b82 <__gethex+0x92>
 8007bc0:	2d00      	cmp	r5, #0
 8007bc2:	d1f7      	bne.n	8007bb4 <__gethex+0xc4>
 8007bc4:	7833      	ldrb	r3, [r6, #0]
 8007bc6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007bca:	2b50      	cmp	r3, #80	; 0x50
 8007bcc:	d13b      	bne.n	8007c46 <__gethex+0x156>
 8007bce:	7873      	ldrb	r3, [r6, #1]
 8007bd0:	2b2b      	cmp	r3, #43	; 0x2b
 8007bd2:	d02c      	beq.n	8007c2e <__gethex+0x13e>
 8007bd4:	2b2d      	cmp	r3, #45	; 0x2d
 8007bd6:	d02e      	beq.n	8007c36 <__gethex+0x146>
 8007bd8:	1c71      	adds	r1, r6, #1
 8007bda:	f04f 0900 	mov.w	r9, #0
 8007bde:	7808      	ldrb	r0, [r1, #0]
 8007be0:	f7ff ff70 	bl	8007ac4 <__hexdig_fun>
 8007be4:	1e43      	subs	r3, r0, #1
 8007be6:	b2db      	uxtb	r3, r3
 8007be8:	2b18      	cmp	r3, #24
 8007bea:	d82c      	bhi.n	8007c46 <__gethex+0x156>
 8007bec:	f1a0 0210 	sub.w	r2, r0, #16
 8007bf0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007bf4:	f7ff ff66 	bl	8007ac4 <__hexdig_fun>
 8007bf8:	1e43      	subs	r3, r0, #1
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	2b18      	cmp	r3, #24
 8007bfe:	d91d      	bls.n	8007c3c <__gethex+0x14c>
 8007c00:	f1b9 0f00 	cmp.w	r9, #0
 8007c04:	d000      	beq.n	8007c08 <__gethex+0x118>
 8007c06:	4252      	negs	r2, r2
 8007c08:	4415      	add	r5, r2
 8007c0a:	f8cb 1000 	str.w	r1, [fp]
 8007c0e:	b1e4      	cbz	r4, 8007c4a <__gethex+0x15a>
 8007c10:	9b00      	ldr	r3, [sp, #0]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	bf14      	ite	ne
 8007c16:	2700      	movne	r7, #0
 8007c18:	2706      	moveq	r7, #6
 8007c1a:	4638      	mov	r0, r7
 8007c1c:	b009      	add	sp, #36	; 0x24
 8007c1e:	ecbd 8b02 	vpop	{d8}
 8007c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c26:	463e      	mov	r6, r7
 8007c28:	4625      	mov	r5, r4
 8007c2a:	2401      	movs	r4, #1
 8007c2c:	e7ca      	b.n	8007bc4 <__gethex+0xd4>
 8007c2e:	f04f 0900 	mov.w	r9, #0
 8007c32:	1cb1      	adds	r1, r6, #2
 8007c34:	e7d3      	b.n	8007bde <__gethex+0xee>
 8007c36:	f04f 0901 	mov.w	r9, #1
 8007c3a:	e7fa      	b.n	8007c32 <__gethex+0x142>
 8007c3c:	230a      	movs	r3, #10
 8007c3e:	fb03 0202 	mla	r2, r3, r2, r0
 8007c42:	3a10      	subs	r2, #16
 8007c44:	e7d4      	b.n	8007bf0 <__gethex+0x100>
 8007c46:	4631      	mov	r1, r6
 8007c48:	e7df      	b.n	8007c0a <__gethex+0x11a>
 8007c4a:	1bf3      	subs	r3, r6, r7
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	4621      	mov	r1, r4
 8007c50:	2b07      	cmp	r3, #7
 8007c52:	dc0b      	bgt.n	8007c6c <__gethex+0x17c>
 8007c54:	ee18 0a10 	vmov	r0, s16
 8007c58:	f000 fa7e 	bl	8008158 <_Balloc>
 8007c5c:	4604      	mov	r4, r0
 8007c5e:	b940      	cbnz	r0, 8007c72 <__gethex+0x182>
 8007c60:	4b5d      	ldr	r3, [pc, #372]	; (8007dd8 <__gethex+0x2e8>)
 8007c62:	4602      	mov	r2, r0
 8007c64:	21de      	movs	r1, #222	; 0xde
 8007c66:	485d      	ldr	r0, [pc, #372]	; (8007ddc <__gethex+0x2ec>)
 8007c68:	f7ff f82e 	bl	8006cc8 <__assert_func>
 8007c6c:	3101      	adds	r1, #1
 8007c6e:	105b      	asrs	r3, r3, #1
 8007c70:	e7ee      	b.n	8007c50 <__gethex+0x160>
 8007c72:	f100 0914 	add.w	r9, r0, #20
 8007c76:	f04f 0b00 	mov.w	fp, #0
 8007c7a:	f1ca 0301 	rsb	r3, sl, #1
 8007c7e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007c82:	f8cd b000 	str.w	fp, [sp]
 8007c86:	9306      	str	r3, [sp, #24]
 8007c88:	42b7      	cmp	r7, r6
 8007c8a:	d340      	bcc.n	8007d0e <__gethex+0x21e>
 8007c8c:	9802      	ldr	r0, [sp, #8]
 8007c8e:	9b00      	ldr	r3, [sp, #0]
 8007c90:	f840 3b04 	str.w	r3, [r0], #4
 8007c94:	eba0 0009 	sub.w	r0, r0, r9
 8007c98:	1080      	asrs	r0, r0, #2
 8007c9a:	0146      	lsls	r6, r0, #5
 8007c9c:	6120      	str	r0, [r4, #16]
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	f000 fb4c 	bl	800833c <__hi0bits>
 8007ca4:	1a30      	subs	r0, r6, r0
 8007ca6:	f8d8 6000 	ldr.w	r6, [r8]
 8007caa:	42b0      	cmp	r0, r6
 8007cac:	dd63      	ble.n	8007d76 <__gethex+0x286>
 8007cae:	1b87      	subs	r7, r0, r6
 8007cb0:	4639      	mov	r1, r7
 8007cb2:	4620      	mov	r0, r4
 8007cb4:	f000 fef0 	bl	8008a98 <__any_on>
 8007cb8:	4682      	mov	sl, r0
 8007cba:	b1a8      	cbz	r0, 8007ce8 <__gethex+0x1f8>
 8007cbc:	1e7b      	subs	r3, r7, #1
 8007cbe:	1159      	asrs	r1, r3, #5
 8007cc0:	f003 021f 	and.w	r2, r3, #31
 8007cc4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007cc8:	f04f 0a01 	mov.w	sl, #1
 8007ccc:	fa0a f202 	lsl.w	r2, sl, r2
 8007cd0:	420a      	tst	r2, r1
 8007cd2:	d009      	beq.n	8007ce8 <__gethex+0x1f8>
 8007cd4:	4553      	cmp	r3, sl
 8007cd6:	dd05      	ble.n	8007ce4 <__gethex+0x1f4>
 8007cd8:	1eb9      	subs	r1, r7, #2
 8007cda:	4620      	mov	r0, r4
 8007cdc:	f000 fedc 	bl	8008a98 <__any_on>
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	d145      	bne.n	8007d70 <__gethex+0x280>
 8007ce4:	f04f 0a02 	mov.w	sl, #2
 8007ce8:	4639      	mov	r1, r7
 8007cea:	4620      	mov	r0, r4
 8007cec:	f7ff fe98 	bl	8007a20 <rshift>
 8007cf0:	443d      	add	r5, r7
 8007cf2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007cf6:	42ab      	cmp	r3, r5
 8007cf8:	da4c      	bge.n	8007d94 <__gethex+0x2a4>
 8007cfa:	ee18 0a10 	vmov	r0, s16
 8007cfe:	4621      	mov	r1, r4
 8007d00:	f000 fa6a 	bl	80081d8 <_Bfree>
 8007d04:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007d06:	2300      	movs	r3, #0
 8007d08:	6013      	str	r3, [r2, #0]
 8007d0a:	27a3      	movs	r7, #163	; 0xa3
 8007d0c:	e785      	b.n	8007c1a <__gethex+0x12a>
 8007d0e:	1e73      	subs	r3, r6, #1
 8007d10:	9a05      	ldr	r2, [sp, #20]
 8007d12:	9303      	str	r3, [sp, #12]
 8007d14:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d019      	beq.n	8007d50 <__gethex+0x260>
 8007d1c:	f1bb 0f20 	cmp.w	fp, #32
 8007d20:	d107      	bne.n	8007d32 <__gethex+0x242>
 8007d22:	9b02      	ldr	r3, [sp, #8]
 8007d24:	9a00      	ldr	r2, [sp, #0]
 8007d26:	f843 2b04 	str.w	r2, [r3], #4
 8007d2a:	9302      	str	r3, [sp, #8]
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	9300      	str	r3, [sp, #0]
 8007d30:	469b      	mov	fp, r3
 8007d32:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007d36:	f7ff fec5 	bl	8007ac4 <__hexdig_fun>
 8007d3a:	9b00      	ldr	r3, [sp, #0]
 8007d3c:	f000 000f 	and.w	r0, r0, #15
 8007d40:	fa00 f00b 	lsl.w	r0, r0, fp
 8007d44:	4303      	orrs	r3, r0
 8007d46:	9300      	str	r3, [sp, #0]
 8007d48:	f10b 0b04 	add.w	fp, fp, #4
 8007d4c:	9b03      	ldr	r3, [sp, #12]
 8007d4e:	e00d      	b.n	8007d6c <__gethex+0x27c>
 8007d50:	9b03      	ldr	r3, [sp, #12]
 8007d52:	9a06      	ldr	r2, [sp, #24]
 8007d54:	4413      	add	r3, r2
 8007d56:	42bb      	cmp	r3, r7
 8007d58:	d3e0      	bcc.n	8007d1c <__gethex+0x22c>
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	9901      	ldr	r1, [sp, #4]
 8007d5e:	9307      	str	r3, [sp, #28]
 8007d60:	4652      	mov	r2, sl
 8007d62:	f001 fa81 	bl	8009268 <strncmp>
 8007d66:	9b07      	ldr	r3, [sp, #28]
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	d1d7      	bne.n	8007d1c <__gethex+0x22c>
 8007d6c:	461e      	mov	r6, r3
 8007d6e:	e78b      	b.n	8007c88 <__gethex+0x198>
 8007d70:	f04f 0a03 	mov.w	sl, #3
 8007d74:	e7b8      	b.n	8007ce8 <__gethex+0x1f8>
 8007d76:	da0a      	bge.n	8007d8e <__gethex+0x29e>
 8007d78:	1a37      	subs	r7, r6, r0
 8007d7a:	4621      	mov	r1, r4
 8007d7c:	ee18 0a10 	vmov	r0, s16
 8007d80:	463a      	mov	r2, r7
 8007d82:	f000 fc45 	bl	8008610 <__lshift>
 8007d86:	1bed      	subs	r5, r5, r7
 8007d88:	4604      	mov	r4, r0
 8007d8a:	f100 0914 	add.w	r9, r0, #20
 8007d8e:	f04f 0a00 	mov.w	sl, #0
 8007d92:	e7ae      	b.n	8007cf2 <__gethex+0x202>
 8007d94:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007d98:	42a8      	cmp	r0, r5
 8007d9a:	dd72      	ble.n	8007e82 <__gethex+0x392>
 8007d9c:	1b45      	subs	r5, r0, r5
 8007d9e:	42ae      	cmp	r6, r5
 8007da0:	dc36      	bgt.n	8007e10 <__gethex+0x320>
 8007da2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007da6:	2b02      	cmp	r3, #2
 8007da8:	d02a      	beq.n	8007e00 <__gethex+0x310>
 8007daa:	2b03      	cmp	r3, #3
 8007dac:	d02c      	beq.n	8007e08 <__gethex+0x318>
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d11c      	bne.n	8007dec <__gethex+0x2fc>
 8007db2:	42ae      	cmp	r6, r5
 8007db4:	d11a      	bne.n	8007dec <__gethex+0x2fc>
 8007db6:	2e01      	cmp	r6, #1
 8007db8:	d112      	bne.n	8007de0 <__gethex+0x2f0>
 8007dba:	9a04      	ldr	r2, [sp, #16]
 8007dbc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007dc0:	6013      	str	r3, [r2, #0]
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	6123      	str	r3, [r4, #16]
 8007dc6:	f8c9 3000 	str.w	r3, [r9]
 8007dca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007dcc:	2762      	movs	r7, #98	; 0x62
 8007dce:	601c      	str	r4, [r3, #0]
 8007dd0:	e723      	b.n	8007c1a <__gethex+0x12a>
 8007dd2:	bf00      	nop
 8007dd4:	08009eec 	.word	0x08009eec
 8007dd8:	08009e75 	.word	0x08009e75
 8007ddc:	08009e86 	.word	0x08009e86
 8007de0:	1e71      	subs	r1, r6, #1
 8007de2:	4620      	mov	r0, r4
 8007de4:	f000 fe58 	bl	8008a98 <__any_on>
 8007de8:	2800      	cmp	r0, #0
 8007dea:	d1e6      	bne.n	8007dba <__gethex+0x2ca>
 8007dec:	ee18 0a10 	vmov	r0, s16
 8007df0:	4621      	mov	r1, r4
 8007df2:	f000 f9f1 	bl	80081d8 <_Bfree>
 8007df6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007df8:	2300      	movs	r3, #0
 8007dfa:	6013      	str	r3, [r2, #0]
 8007dfc:	2750      	movs	r7, #80	; 0x50
 8007dfe:	e70c      	b.n	8007c1a <__gethex+0x12a>
 8007e00:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d1f2      	bne.n	8007dec <__gethex+0x2fc>
 8007e06:	e7d8      	b.n	8007dba <__gethex+0x2ca>
 8007e08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d1d5      	bne.n	8007dba <__gethex+0x2ca>
 8007e0e:	e7ed      	b.n	8007dec <__gethex+0x2fc>
 8007e10:	1e6f      	subs	r7, r5, #1
 8007e12:	f1ba 0f00 	cmp.w	sl, #0
 8007e16:	d131      	bne.n	8007e7c <__gethex+0x38c>
 8007e18:	b127      	cbz	r7, 8007e24 <__gethex+0x334>
 8007e1a:	4639      	mov	r1, r7
 8007e1c:	4620      	mov	r0, r4
 8007e1e:	f000 fe3b 	bl	8008a98 <__any_on>
 8007e22:	4682      	mov	sl, r0
 8007e24:	117b      	asrs	r3, r7, #5
 8007e26:	2101      	movs	r1, #1
 8007e28:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007e2c:	f007 071f 	and.w	r7, r7, #31
 8007e30:	fa01 f707 	lsl.w	r7, r1, r7
 8007e34:	421f      	tst	r7, r3
 8007e36:	4629      	mov	r1, r5
 8007e38:	4620      	mov	r0, r4
 8007e3a:	bf18      	it	ne
 8007e3c:	f04a 0a02 	orrne.w	sl, sl, #2
 8007e40:	1b76      	subs	r6, r6, r5
 8007e42:	f7ff fded 	bl	8007a20 <rshift>
 8007e46:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007e4a:	2702      	movs	r7, #2
 8007e4c:	f1ba 0f00 	cmp.w	sl, #0
 8007e50:	d048      	beq.n	8007ee4 <__gethex+0x3f4>
 8007e52:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007e56:	2b02      	cmp	r3, #2
 8007e58:	d015      	beq.n	8007e86 <__gethex+0x396>
 8007e5a:	2b03      	cmp	r3, #3
 8007e5c:	d017      	beq.n	8007e8e <__gethex+0x39e>
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d109      	bne.n	8007e76 <__gethex+0x386>
 8007e62:	f01a 0f02 	tst.w	sl, #2
 8007e66:	d006      	beq.n	8007e76 <__gethex+0x386>
 8007e68:	f8d9 0000 	ldr.w	r0, [r9]
 8007e6c:	ea4a 0a00 	orr.w	sl, sl, r0
 8007e70:	f01a 0f01 	tst.w	sl, #1
 8007e74:	d10e      	bne.n	8007e94 <__gethex+0x3a4>
 8007e76:	f047 0710 	orr.w	r7, r7, #16
 8007e7a:	e033      	b.n	8007ee4 <__gethex+0x3f4>
 8007e7c:	f04f 0a01 	mov.w	sl, #1
 8007e80:	e7d0      	b.n	8007e24 <__gethex+0x334>
 8007e82:	2701      	movs	r7, #1
 8007e84:	e7e2      	b.n	8007e4c <__gethex+0x35c>
 8007e86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e88:	f1c3 0301 	rsb	r3, r3, #1
 8007e8c:	9315      	str	r3, [sp, #84]	; 0x54
 8007e8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d0f0      	beq.n	8007e76 <__gethex+0x386>
 8007e94:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007e98:	f104 0314 	add.w	r3, r4, #20
 8007e9c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007ea0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007ea4:	f04f 0c00 	mov.w	ip, #0
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eae:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007eb2:	d01c      	beq.n	8007eee <__gethex+0x3fe>
 8007eb4:	3201      	adds	r2, #1
 8007eb6:	6002      	str	r2, [r0, #0]
 8007eb8:	2f02      	cmp	r7, #2
 8007eba:	f104 0314 	add.w	r3, r4, #20
 8007ebe:	d13f      	bne.n	8007f40 <__gethex+0x450>
 8007ec0:	f8d8 2000 	ldr.w	r2, [r8]
 8007ec4:	3a01      	subs	r2, #1
 8007ec6:	42b2      	cmp	r2, r6
 8007ec8:	d10a      	bne.n	8007ee0 <__gethex+0x3f0>
 8007eca:	1171      	asrs	r1, r6, #5
 8007ecc:	2201      	movs	r2, #1
 8007ece:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007ed2:	f006 061f 	and.w	r6, r6, #31
 8007ed6:	fa02 f606 	lsl.w	r6, r2, r6
 8007eda:	421e      	tst	r6, r3
 8007edc:	bf18      	it	ne
 8007ede:	4617      	movne	r7, r2
 8007ee0:	f047 0720 	orr.w	r7, r7, #32
 8007ee4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ee6:	601c      	str	r4, [r3, #0]
 8007ee8:	9b04      	ldr	r3, [sp, #16]
 8007eea:	601d      	str	r5, [r3, #0]
 8007eec:	e695      	b.n	8007c1a <__gethex+0x12a>
 8007eee:	4299      	cmp	r1, r3
 8007ef0:	f843 cc04 	str.w	ip, [r3, #-4]
 8007ef4:	d8d8      	bhi.n	8007ea8 <__gethex+0x3b8>
 8007ef6:	68a3      	ldr	r3, [r4, #8]
 8007ef8:	459b      	cmp	fp, r3
 8007efa:	db19      	blt.n	8007f30 <__gethex+0x440>
 8007efc:	6861      	ldr	r1, [r4, #4]
 8007efe:	ee18 0a10 	vmov	r0, s16
 8007f02:	3101      	adds	r1, #1
 8007f04:	f000 f928 	bl	8008158 <_Balloc>
 8007f08:	4681      	mov	r9, r0
 8007f0a:	b918      	cbnz	r0, 8007f14 <__gethex+0x424>
 8007f0c:	4b1a      	ldr	r3, [pc, #104]	; (8007f78 <__gethex+0x488>)
 8007f0e:	4602      	mov	r2, r0
 8007f10:	2184      	movs	r1, #132	; 0x84
 8007f12:	e6a8      	b.n	8007c66 <__gethex+0x176>
 8007f14:	6922      	ldr	r2, [r4, #16]
 8007f16:	3202      	adds	r2, #2
 8007f18:	f104 010c 	add.w	r1, r4, #12
 8007f1c:	0092      	lsls	r2, r2, #2
 8007f1e:	300c      	adds	r0, #12
 8007f20:	f000 f90c 	bl	800813c <memcpy>
 8007f24:	4621      	mov	r1, r4
 8007f26:	ee18 0a10 	vmov	r0, s16
 8007f2a:	f000 f955 	bl	80081d8 <_Bfree>
 8007f2e:	464c      	mov	r4, r9
 8007f30:	6923      	ldr	r3, [r4, #16]
 8007f32:	1c5a      	adds	r2, r3, #1
 8007f34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f38:	6122      	str	r2, [r4, #16]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	615a      	str	r2, [r3, #20]
 8007f3e:	e7bb      	b.n	8007eb8 <__gethex+0x3c8>
 8007f40:	6922      	ldr	r2, [r4, #16]
 8007f42:	455a      	cmp	r2, fp
 8007f44:	dd0b      	ble.n	8007f5e <__gethex+0x46e>
 8007f46:	2101      	movs	r1, #1
 8007f48:	4620      	mov	r0, r4
 8007f4a:	f7ff fd69 	bl	8007a20 <rshift>
 8007f4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f52:	3501      	adds	r5, #1
 8007f54:	42ab      	cmp	r3, r5
 8007f56:	f6ff aed0 	blt.w	8007cfa <__gethex+0x20a>
 8007f5a:	2701      	movs	r7, #1
 8007f5c:	e7c0      	b.n	8007ee0 <__gethex+0x3f0>
 8007f5e:	f016 061f 	ands.w	r6, r6, #31
 8007f62:	d0fa      	beq.n	8007f5a <__gethex+0x46a>
 8007f64:	4453      	add	r3, sl
 8007f66:	f1c6 0620 	rsb	r6, r6, #32
 8007f6a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007f6e:	f000 f9e5 	bl	800833c <__hi0bits>
 8007f72:	42b0      	cmp	r0, r6
 8007f74:	dbe7      	blt.n	8007f46 <__gethex+0x456>
 8007f76:	e7f0      	b.n	8007f5a <__gethex+0x46a>
 8007f78:	08009e75 	.word	0x08009e75

08007f7c <L_shift>:
 8007f7c:	f1c2 0208 	rsb	r2, r2, #8
 8007f80:	0092      	lsls	r2, r2, #2
 8007f82:	b570      	push	{r4, r5, r6, lr}
 8007f84:	f1c2 0620 	rsb	r6, r2, #32
 8007f88:	6843      	ldr	r3, [r0, #4]
 8007f8a:	6804      	ldr	r4, [r0, #0]
 8007f8c:	fa03 f506 	lsl.w	r5, r3, r6
 8007f90:	432c      	orrs	r4, r5
 8007f92:	40d3      	lsrs	r3, r2
 8007f94:	6004      	str	r4, [r0, #0]
 8007f96:	f840 3f04 	str.w	r3, [r0, #4]!
 8007f9a:	4288      	cmp	r0, r1
 8007f9c:	d3f4      	bcc.n	8007f88 <L_shift+0xc>
 8007f9e:	bd70      	pop	{r4, r5, r6, pc}

08007fa0 <__match>:
 8007fa0:	b530      	push	{r4, r5, lr}
 8007fa2:	6803      	ldr	r3, [r0, #0]
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007faa:	b914      	cbnz	r4, 8007fb2 <__match+0x12>
 8007fac:	6003      	str	r3, [r0, #0]
 8007fae:	2001      	movs	r0, #1
 8007fb0:	bd30      	pop	{r4, r5, pc}
 8007fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fb6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007fba:	2d19      	cmp	r5, #25
 8007fbc:	bf98      	it	ls
 8007fbe:	3220      	addls	r2, #32
 8007fc0:	42a2      	cmp	r2, r4
 8007fc2:	d0f0      	beq.n	8007fa6 <__match+0x6>
 8007fc4:	2000      	movs	r0, #0
 8007fc6:	e7f3      	b.n	8007fb0 <__match+0x10>

08007fc8 <__hexnan>:
 8007fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fcc:	680b      	ldr	r3, [r1, #0]
 8007fce:	115e      	asrs	r6, r3, #5
 8007fd0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007fd4:	f013 031f 	ands.w	r3, r3, #31
 8007fd8:	b087      	sub	sp, #28
 8007fda:	bf18      	it	ne
 8007fdc:	3604      	addne	r6, #4
 8007fde:	2500      	movs	r5, #0
 8007fe0:	1f37      	subs	r7, r6, #4
 8007fe2:	4690      	mov	r8, r2
 8007fe4:	6802      	ldr	r2, [r0, #0]
 8007fe6:	9301      	str	r3, [sp, #4]
 8007fe8:	4682      	mov	sl, r0
 8007fea:	f846 5c04 	str.w	r5, [r6, #-4]
 8007fee:	46b9      	mov	r9, r7
 8007ff0:	463c      	mov	r4, r7
 8007ff2:	9502      	str	r5, [sp, #8]
 8007ff4:	46ab      	mov	fp, r5
 8007ff6:	7851      	ldrb	r1, [r2, #1]
 8007ff8:	1c53      	adds	r3, r2, #1
 8007ffa:	9303      	str	r3, [sp, #12]
 8007ffc:	b341      	cbz	r1, 8008050 <__hexnan+0x88>
 8007ffe:	4608      	mov	r0, r1
 8008000:	9205      	str	r2, [sp, #20]
 8008002:	9104      	str	r1, [sp, #16]
 8008004:	f7ff fd5e 	bl	8007ac4 <__hexdig_fun>
 8008008:	2800      	cmp	r0, #0
 800800a:	d14f      	bne.n	80080ac <__hexnan+0xe4>
 800800c:	9904      	ldr	r1, [sp, #16]
 800800e:	9a05      	ldr	r2, [sp, #20]
 8008010:	2920      	cmp	r1, #32
 8008012:	d818      	bhi.n	8008046 <__hexnan+0x7e>
 8008014:	9b02      	ldr	r3, [sp, #8]
 8008016:	459b      	cmp	fp, r3
 8008018:	dd13      	ble.n	8008042 <__hexnan+0x7a>
 800801a:	454c      	cmp	r4, r9
 800801c:	d206      	bcs.n	800802c <__hexnan+0x64>
 800801e:	2d07      	cmp	r5, #7
 8008020:	dc04      	bgt.n	800802c <__hexnan+0x64>
 8008022:	462a      	mov	r2, r5
 8008024:	4649      	mov	r1, r9
 8008026:	4620      	mov	r0, r4
 8008028:	f7ff ffa8 	bl	8007f7c <L_shift>
 800802c:	4544      	cmp	r4, r8
 800802e:	d950      	bls.n	80080d2 <__hexnan+0x10a>
 8008030:	2300      	movs	r3, #0
 8008032:	f1a4 0904 	sub.w	r9, r4, #4
 8008036:	f844 3c04 	str.w	r3, [r4, #-4]
 800803a:	f8cd b008 	str.w	fp, [sp, #8]
 800803e:	464c      	mov	r4, r9
 8008040:	461d      	mov	r5, r3
 8008042:	9a03      	ldr	r2, [sp, #12]
 8008044:	e7d7      	b.n	8007ff6 <__hexnan+0x2e>
 8008046:	2929      	cmp	r1, #41	; 0x29
 8008048:	d156      	bne.n	80080f8 <__hexnan+0x130>
 800804a:	3202      	adds	r2, #2
 800804c:	f8ca 2000 	str.w	r2, [sl]
 8008050:	f1bb 0f00 	cmp.w	fp, #0
 8008054:	d050      	beq.n	80080f8 <__hexnan+0x130>
 8008056:	454c      	cmp	r4, r9
 8008058:	d206      	bcs.n	8008068 <__hexnan+0xa0>
 800805a:	2d07      	cmp	r5, #7
 800805c:	dc04      	bgt.n	8008068 <__hexnan+0xa0>
 800805e:	462a      	mov	r2, r5
 8008060:	4649      	mov	r1, r9
 8008062:	4620      	mov	r0, r4
 8008064:	f7ff ff8a 	bl	8007f7c <L_shift>
 8008068:	4544      	cmp	r4, r8
 800806a:	d934      	bls.n	80080d6 <__hexnan+0x10e>
 800806c:	f1a8 0204 	sub.w	r2, r8, #4
 8008070:	4623      	mov	r3, r4
 8008072:	f853 1b04 	ldr.w	r1, [r3], #4
 8008076:	f842 1f04 	str.w	r1, [r2, #4]!
 800807a:	429f      	cmp	r7, r3
 800807c:	d2f9      	bcs.n	8008072 <__hexnan+0xaa>
 800807e:	1b3b      	subs	r3, r7, r4
 8008080:	f023 0303 	bic.w	r3, r3, #3
 8008084:	3304      	adds	r3, #4
 8008086:	3401      	adds	r4, #1
 8008088:	3e03      	subs	r6, #3
 800808a:	42b4      	cmp	r4, r6
 800808c:	bf88      	it	hi
 800808e:	2304      	movhi	r3, #4
 8008090:	4443      	add	r3, r8
 8008092:	2200      	movs	r2, #0
 8008094:	f843 2b04 	str.w	r2, [r3], #4
 8008098:	429f      	cmp	r7, r3
 800809a:	d2fb      	bcs.n	8008094 <__hexnan+0xcc>
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	b91b      	cbnz	r3, 80080a8 <__hexnan+0xe0>
 80080a0:	4547      	cmp	r7, r8
 80080a2:	d127      	bne.n	80080f4 <__hexnan+0x12c>
 80080a4:	2301      	movs	r3, #1
 80080a6:	603b      	str	r3, [r7, #0]
 80080a8:	2005      	movs	r0, #5
 80080aa:	e026      	b.n	80080fa <__hexnan+0x132>
 80080ac:	3501      	adds	r5, #1
 80080ae:	2d08      	cmp	r5, #8
 80080b0:	f10b 0b01 	add.w	fp, fp, #1
 80080b4:	dd06      	ble.n	80080c4 <__hexnan+0xfc>
 80080b6:	4544      	cmp	r4, r8
 80080b8:	d9c3      	bls.n	8008042 <__hexnan+0x7a>
 80080ba:	2300      	movs	r3, #0
 80080bc:	f844 3c04 	str.w	r3, [r4, #-4]
 80080c0:	2501      	movs	r5, #1
 80080c2:	3c04      	subs	r4, #4
 80080c4:	6822      	ldr	r2, [r4, #0]
 80080c6:	f000 000f 	and.w	r0, r0, #15
 80080ca:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80080ce:	6022      	str	r2, [r4, #0]
 80080d0:	e7b7      	b.n	8008042 <__hexnan+0x7a>
 80080d2:	2508      	movs	r5, #8
 80080d4:	e7b5      	b.n	8008042 <__hexnan+0x7a>
 80080d6:	9b01      	ldr	r3, [sp, #4]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d0df      	beq.n	800809c <__hexnan+0xd4>
 80080dc:	f04f 32ff 	mov.w	r2, #4294967295
 80080e0:	f1c3 0320 	rsb	r3, r3, #32
 80080e4:	fa22 f303 	lsr.w	r3, r2, r3
 80080e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80080ec:	401a      	ands	r2, r3
 80080ee:	f846 2c04 	str.w	r2, [r6, #-4]
 80080f2:	e7d3      	b.n	800809c <__hexnan+0xd4>
 80080f4:	3f04      	subs	r7, #4
 80080f6:	e7d1      	b.n	800809c <__hexnan+0xd4>
 80080f8:	2004      	movs	r0, #4
 80080fa:	b007      	add	sp, #28
 80080fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008100 <_localeconv_r>:
 8008100:	4800      	ldr	r0, [pc, #0]	; (8008104 <_localeconv_r+0x4>)
 8008102:	4770      	bx	lr
 8008104:	20000178 	.word	0x20000178

08008108 <malloc>:
 8008108:	4b02      	ldr	r3, [pc, #8]	; (8008114 <malloc+0xc>)
 800810a:	4601      	mov	r1, r0
 800810c:	6818      	ldr	r0, [r3, #0]
 800810e:	f000 bd67 	b.w	8008be0 <_malloc_r>
 8008112:	bf00      	nop
 8008114:	20000020 	.word	0x20000020

08008118 <__ascii_mbtowc>:
 8008118:	b082      	sub	sp, #8
 800811a:	b901      	cbnz	r1, 800811e <__ascii_mbtowc+0x6>
 800811c:	a901      	add	r1, sp, #4
 800811e:	b142      	cbz	r2, 8008132 <__ascii_mbtowc+0x1a>
 8008120:	b14b      	cbz	r3, 8008136 <__ascii_mbtowc+0x1e>
 8008122:	7813      	ldrb	r3, [r2, #0]
 8008124:	600b      	str	r3, [r1, #0]
 8008126:	7812      	ldrb	r2, [r2, #0]
 8008128:	1e10      	subs	r0, r2, #0
 800812a:	bf18      	it	ne
 800812c:	2001      	movne	r0, #1
 800812e:	b002      	add	sp, #8
 8008130:	4770      	bx	lr
 8008132:	4610      	mov	r0, r2
 8008134:	e7fb      	b.n	800812e <__ascii_mbtowc+0x16>
 8008136:	f06f 0001 	mvn.w	r0, #1
 800813a:	e7f8      	b.n	800812e <__ascii_mbtowc+0x16>

0800813c <memcpy>:
 800813c:	440a      	add	r2, r1
 800813e:	4291      	cmp	r1, r2
 8008140:	f100 33ff 	add.w	r3, r0, #4294967295
 8008144:	d100      	bne.n	8008148 <memcpy+0xc>
 8008146:	4770      	bx	lr
 8008148:	b510      	push	{r4, lr}
 800814a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800814e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008152:	4291      	cmp	r1, r2
 8008154:	d1f9      	bne.n	800814a <memcpy+0xe>
 8008156:	bd10      	pop	{r4, pc}

08008158 <_Balloc>:
 8008158:	b570      	push	{r4, r5, r6, lr}
 800815a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800815c:	4604      	mov	r4, r0
 800815e:	460d      	mov	r5, r1
 8008160:	b976      	cbnz	r6, 8008180 <_Balloc+0x28>
 8008162:	2010      	movs	r0, #16
 8008164:	f7ff ffd0 	bl	8008108 <malloc>
 8008168:	4602      	mov	r2, r0
 800816a:	6260      	str	r0, [r4, #36]	; 0x24
 800816c:	b920      	cbnz	r0, 8008178 <_Balloc+0x20>
 800816e:	4b18      	ldr	r3, [pc, #96]	; (80081d0 <_Balloc+0x78>)
 8008170:	4818      	ldr	r0, [pc, #96]	; (80081d4 <_Balloc+0x7c>)
 8008172:	2166      	movs	r1, #102	; 0x66
 8008174:	f7fe fda8 	bl	8006cc8 <__assert_func>
 8008178:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800817c:	6006      	str	r6, [r0, #0]
 800817e:	60c6      	str	r6, [r0, #12]
 8008180:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008182:	68f3      	ldr	r3, [r6, #12]
 8008184:	b183      	cbz	r3, 80081a8 <_Balloc+0x50>
 8008186:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008188:	68db      	ldr	r3, [r3, #12]
 800818a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800818e:	b9b8      	cbnz	r0, 80081c0 <_Balloc+0x68>
 8008190:	2101      	movs	r1, #1
 8008192:	fa01 f605 	lsl.w	r6, r1, r5
 8008196:	1d72      	adds	r2, r6, #5
 8008198:	0092      	lsls	r2, r2, #2
 800819a:	4620      	mov	r0, r4
 800819c:	f000 fc9d 	bl	8008ada <_calloc_r>
 80081a0:	b160      	cbz	r0, 80081bc <_Balloc+0x64>
 80081a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80081a6:	e00e      	b.n	80081c6 <_Balloc+0x6e>
 80081a8:	2221      	movs	r2, #33	; 0x21
 80081aa:	2104      	movs	r1, #4
 80081ac:	4620      	mov	r0, r4
 80081ae:	f000 fc94 	bl	8008ada <_calloc_r>
 80081b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081b4:	60f0      	str	r0, [r6, #12]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d1e4      	bne.n	8008186 <_Balloc+0x2e>
 80081bc:	2000      	movs	r0, #0
 80081be:	bd70      	pop	{r4, r5, r6, pc}
 80081c0:	6802      	ldr	r2, [r0, #0]
 80081c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80081c6:	2300      	movs	r3, #0
 80081c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80081cc:	e7f7      	b.n	80081be <_Balloc+0x66>
 80081ce:	bf00      	nop
 80081d0:	08009c0d 	.word	0x08009c0d
 80081d4:	08009f00 	.word	0x08009f00

080081d8 <_Bfree>:
 80081d8:	b570      	push	{r4, r5, r6, lr}
 80081da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80081dc:	4605      	mov	r5, r0
 80081de:	460c      	mov	r4, r1
 80081e0:	b976      	cbnz	r6, 8008200 <_Bfree+0x28>
 80081e2:	2010      	movs	r0, #16
 80081e4:	f7ff ff90 	bl	8008108 <malloc>
 80081e8:	4602      	mov	r2, r0
 80081ea:	6268      	str	r0, [r5, #36]	; 0x24
 80081ec:	b920      	cbnz	r0, 80081f8 <_Bfree+0x20>
 80081ee:	4b09      	ldr	r3, [pc, #36]	; (8008214 <_Bfree+0x3c>)
 80081f0:	4809      	ldr	r0, [pc, #36]	; (8008218 <_Bfree+0x40>)
 80081f2:	218a      	movs	r1, #138	; 0x8a
 80081f4:	f7fe fd68 	bl	8006cc8 <__assert_func>
 80081f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081fc:	6006      	str	r6, [r0, #0]
 80081fe:	60c6      	str	r6, [r0, #12]
 8008200:	b13c      	cbz	r4, 8008212 <_Bfree+0x3a>
 8008202:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008204:	6862      	ldr	r2, [r4, #4]
 8008206:	68db      	ldr	r3, [r3, #12]
 8008208:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800820c:	6021      	str	r1, [r4, #0]
 800820e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008212:	bd70      	pop	{r4, r5, r6, pc}
 8008214:	08009c0d 	.word	0x08009c0d
 8008218:	08009f00 	.word	0x08009f00

0800821c <__multadd>:
 800821c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008220:	690d      	ldr	r5, [r1, #16]
 8008222:	4607      	mov	r7, r0
 8008224:	460c      	mov	r4, r1
 8008226:	461e      	mov	r6, r3
 8008228:	f101 0c14 	add.w	ip, r1, #20
 800822c:	2000      	movs	r0, #0
 800822e:	f8dc 3000 	ldr.w	r3, [ip]
 8008232:	b299      	uxth	r1, r3
 8008234:	fb02 6101 	mla	r1, r2, r1, r6
 8008238:	0c1e      	lsrs	r6, r3, #16
 800823a:	0c0b      	lsrs	r3, r1, #16
 800823c:	fb02 3306 	mla	r3, r2, r6, r3
 8008240:	b289      	uxth	r1, r1
 8008242:	3001      	adds	r0, #1
 8008244:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008248:	4285      	cmp	r5, r0
 800824a:	f84c 1b04 	str.w	r1, [ip], #4
 800824e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008252:	dcec      	bgt.n	800822e <__multadd+0x12>
 8008254:	b30e      	cbz	r6, 800829a <__multadd+0x7e>
 8008256:	68a3      	ldr	r3, [r4, #8]
 8008258:	42ab      	cmp	r3, r5
 800825a:	dc19      	bgt.n	8008290 <__multadd+0x74>
 800825c:	6861      	ldr	r1, [r4, #4]
 800825e:	4638      	mov	r0, r7
 8008260:	3101      	adds	r1, #1
 8008262:	f7ff ff79 	bl	8008158 <_Balloc>
 8008266:	4680      	mov	r8, r0
 8008268:	b928      	cbnz	r0, 8008276 <__multadd+0x5a>
 800826a:	4602      	mov	r2, r0
 800826c:	4b0c      	ldr	r3, [pc, #48]	; (80082a0 <__multadd+0x84>)
 800826e:	480d      	ldr	r0, [pc, #52]	; (80082a4 <__multadd+0x88>)
 8008270:	21b5      	movs	r1, #181	; 0xb5
 8008272:	f7fe fd29 	bl	8006cc8 <__assert_func>
 8008276:	6922      	ldr	r2, [r4, #16]
 8008278:	3202      	adds	r2, #2
 800827a:	f104 010c 	add.w	r1, r4, #12
 800827e:	0092      	lsls	r2, r2, #2
 8008280:	300c      	adds	r0, #12
 8008282:	f7ff ff5b 	bl	800813c <memcpy>
 8008286:	4621      	mov	r1, r4
 8008288:	4638      	mov	r0, r7
 800828a:	f7ff ffa5 	bl	80081d8 <_Bfree>
 800828e:	4644      	mov	r4, r8
 8008290:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008294:	3501      	adds	r5, #1
 8008296:	615e      	str	r6, [r3, #20]
 8008298:	6125      	str	r5, [r4, #16]
 800829a:	4620      	mov	r0, r4
 800829c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082a0:	08009e75 	.word	0x08009e75
 80082a4:	08009f00 	.word	0x08009f00

080082a8 <__s2b>:
 80082a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082ac:	460c      	mov	r4, r1
 80082ae:	4615      	mov	r5, r2
 80082b0:	461f      	mov	r7, r3
 80082b2:	2209      	movs	r2, #9
 80082b4:	3308      	adds	r3, #8
 80082b6:	4606      	mov	r6, r0
 80082b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80082bc:	2100      	movs	r1, #0
 80082be:	2201      	movs	r2, #1
 80082c0:	429a      	cmp	r2, r3
 80082c2:	db09      	blt.n	80082d8 <__s2b+0x30>
 80082c4:	4630      	mov	r0, r6
 80082c6:	f7ff ff47 	bl	8008158 <_Balloc>
 80082ca:	b940      	cbnz	r0, 80082de <__s2b+0x36>
 80082cc:	4602      	mov	r2, r0
 80082ce:	4b19      	ldr	r3, [pc, #100]	; (8008334 <__s2b+0x8c>)
 80082d0:	4819      	ldr	r0, [pc, #100]	; (8008338 <__s2b+0x90>)
 80082d2:	21ce      	movs	r1, #206	; 0xce
 80082d4:	f7fe fcf8 	bl	8006cc8 <__assert_func>
 80082d8:	0052      	lsls	r2, r2, #1
 80082da:	3101      	adds	r1, #1
 80082dc:	e7f0      	b.n	80082c0 <__s2b+0x18>
 80082de:	9b08      	ldr	r3, [sp, #32]
 80082e0:	6143      	str	r3, [r0, #20]
 80082e2:	2d09      	cmp	r5, #9
 80082e4:	f04f 0301 	mov.w	r3, #1
 80082e8:	6103      	str	r3, [r0, #16]
 80082ea:	dd16      	ble.n	800831a <__s2b+0x72>
 80082ec:	f104 0909 	add.w	r9, r4, #9
 80082f0:	46c8      	mov	r8, r9
 80082f2:	442c      	add	r4, r5
 80082f4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80082f8:	4601      	mov	r1, r0
 80082fa:	3b30      	subs	r3, #48	; 0x30
 80082fc:	220a      	movs	r2, #10
 80082fe:	4630      	mov	r0, r6
 8008300:	f7ff ff8c 	bl	800821c <__multadd>
 8008304:	45a0      	cmp	r8, r4
 8008306:	d1f5      	bne.n	80082f4 <__s2b+0x4c>
 8008308:	f1a5 0408 	sub.w	r4, r5, #8
 800830c:	444c      	add	r4, r9
 800830e:	1b2d      	subs	r5, r5, r4
 8008310:	1963      	adds	r3, r4, r5
 8008312:	42bb      	cmp	r3, r7
 8008314:	db04      	blt.n	8008320 <__s2b+0x78>
 8008316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800831a:	340a      	adds	r4, #10
 800831c:	2509      	movs	r5, #9
 800831e:	e7f6      	b.n	800830e <__s2b+0x66>
 8008320:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008324:	4601      	mov	r1, r0
 8008326:	3b30      	subs	r3, #48	; 0x30
 8008328:	220a      	movs	r2, #10
 800832a:	4630      	mov	r0, r6
 800832c:	f7ff ff76 	bl	800821c <__multadd>
 8008330:	e7ee      	b.n	8008310 <__s2b+0x68>
 8008332:	bf00      	nop
 8008334:	08009e75 	.word	0x08009e75
 8008338:	08009f00 	.word	0x08009f00

0800833c <__hi0bits>:
 800833c:	0c03      	lsrs	r3, r0, #16
 800833e:	041b      	lsls	r3, r3, #16
 8008340:	b9d3      	cbnz	r3, 8008378 <__hi0bits+0x3c>
 8008342:	0400      	lsls	r0, r0, #16
 8008344:	2310      	movs	r3, #16
 8008346:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800834a:	bf04      	itt	eq
 800834c:	0200      	lsleq	r0, r0, #8
 800834e:	3308      	addeq	r3, #8
 8008350:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008354:	bf04      	itt	eq
 8008356:	0100      	lsleq	r0, r0, #4
 8008358:	3304      	addeq	r3, #4
 800835a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800835e:	bf04      	itt	eq
 8008360:	0080      	lsleq	r0, r0, #2
 8008362:	3302      	addeq	r3, #2
 8008364:	2800      	cmp	r0, #0
 8008366:	db05      	blt.n	8008374 <__hi0bits+0x38>
 8008368:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800836c:	f103 0301 	add.w	r3, r3, #1
 8008370:	bf08      	it	eq
 8008372:	2320      	moveq	r3, #32
 8008374:	4618      	mov	r0, r3
 8008376:	4770      	bx	lr
 8008378:	2300      	movs	r3, #0
 800837a:	e7e4      	b.n	8008346 <__hi0bits+0xa>

0800837c <__lo0bits>:
 800837c:	6803      	ldr	r3, [r0, #0]
 800837e:	f013 0207 	ands.w	r2, r3, #7
 8008382:	4601      	mov	r1, r0
 8008384:	d00b      	beq.n	800839e <__lo0bits+0x22>
 8008386:	07da      	lsls	r2, r3, #31
 8008388:	d423      	bmi.n	80083d2 <__lo0bits+0x56>
 800838a:	0798      	lsls	r0, r3, #30
 800838c:	bf49      	itett	mi
 800838e:	085b      	lsrmi	r3, r3, #1
 8008390:	089b      	lsrpl	r3, r3, #2
 8008392:	2001      	movmi	r0, #1
 8008394:	600b      	strmi	r3, [r1, #0]
 8008396:	bf5c      	itt	pl
 8008398:	600b      	strpl	r3, [r1, #0]
 800839a:	2002      	movpl	r0, #2
 800839c:	4770      	bx	lr
 800839e:	b298      	uxth	r0, r3
 80083a0:	b9a8      	cbnz	r0, 80083ce <__lo0bits+0x52>
 80083a2:	0c1b      	lsrs	r3, r3, #16
 80083a4:	2010      	movs	r0, #16
 80083a6:	b2da      	uxtb	r2, r3
 80083a8:	b90a      	cbnz	r2, 80083ae <__lo0bits+0x32>
 80083aa:	3008      	adds	r0, #8
 80083ac:	0a1b      	lsrs	r3, r3, #8
 80083ae:	071a      	lsls	r2, r3, #28
 80083b0:	bf04      	itt	eq
 80083b2:	091b      	lsreq	r3, r3, #4
 80083b4:	3004      	addeq	r0, #4
 80083b6:	079a      	lsls	r2, r3, #30
 80083b8:	bf04      	itt	eq
 80083ba:	089b      	lsreq	r3, r3, #2
 80083bc:	3002      	addeq	r0, #2
 80083be:	07da      	lsls	r2, r3, #31
 80083c0:	d403      	bmi.n	80083ca <__lo0bits+0x4e>
 80083c2:	085b      	lsrs	r3, r3, #1
 80083c4:	f100 0001 	add.w	r0, r0, #1
 80083c8:	d005      	beq.n	80083d6 <__lo0bits+0x5a>
 80083ca:	600b      	str	r3, [r1, #0]
 80083cc:	4770      	bx	lr
 80083ce:	4610      	mov	r0, r2
 80083d0:	e7e9      	b.n	80083a6 <__lo0bits+0x2a>
 80083d2:	2000      	movs	r0, #0
 80083d4:	4770      	bx	lr
 80083d6:	2020      	movs	r0, #32
 80083d8:	4770      	bx	lr
	...

080083dc <__i2b>:
 80083dc:	b510      	push	{r4, lr}
 80083de:	460c      	mov	r4, r1
 80083e0:	2101      	movs	r1, #1
 80083e2:	f7ff feb9 	bl	8008158 <_Balloc>
 80083e6:	4602      	mov	r2, r0
 80083e8:	b928      	cbnz	r0, 80083f6 <__i2b+0x1a>
 80083ea:	4b05      	ldr	r3, [pc, #20]	; (8008400 <__i2b+0x24>)
 80083ec:	4805      	ldr	r0, [pc, #20]	; (8008404 <__i2b+0x28>)
 80083ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80083f2:	f7fe fc69 	bl	8006cc8 <__assert_func>
 80083f6:	2301      	movs	r3, #1
 80083f8:	6144      	str	r4, [r0, #20]
 80083fa:	6103      	str	r3, [r0, #16]
 80083fc:	bd10      	pop	{r4, pc}
 80083fe:	bf00      	nop
 8008400:	08009e75 	.word	0x08009e75
 8008404:	08009f00 	.word	0x08009f00

08008408 <__multiply>:
 8008408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800840c:	4691      	mov	r9, r2
 800840e:	690a      	ldr	r2, [r1, #16]
 8008410:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008414:	429a      	cmp	r2, r3
 8008416:	bfb8      	it	lt
 8008418:	460b      	movlt	r3, r1
 800841a:	460c      	mov	r4, r1
 800841c:	bfbc      	itt	lt
 800841e:	464c      	movlt	r4, r9
 8008420:	4699      	movlt	r9, r3
 8008422:	6927      	ldr	r7, [r4, #16]
 8008424:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008428:	68a3      	ldr	r3, [r4, #8]
 800842a:	6861      	ldr	r1, [r4, #4]
 800842c:	eb07 060a 	add.w	r6, r7, sl
 8008430:	42b3      	cmp	r3, r6
 8008432:	b085      	sub	sp, #20
 8008434:	bfb8      	it	lt
 8008436:	3101      	addlt	r1, #1
 8008438:	f7ff fe8e 	bl	8008158 <_Balloc>
 800843c:	b930      	cbnz	r0, 800844c <__multiply+0x44>
 800843e:	4602      	mov	r2, r0
 8008440:	4b44      	ldr	r3, [pc, #272]	; (8008554 <__multiply+0x14c>)
 8008442:	4845      	ldr	r0, [pc, #276]	; (8008558 <__multiply+0x150>)
 8008444:	f240 115d 	movw	r1, #349	; 0x15d
 8008448:	f7fe fc3e 	bl	8006cc8 <__assert_func>
 800844c:	f100 0514 	add.w	r5, r0, #20
 8008450:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008454:	462b      	mov	r3, r5
 8008456:	2200      	movs	r2, #0
 8008458:	4543      	cmp	r3, r8
 800845a:	d321      	bcc.n	80084a0 <__multiply+0x98>
 800845c:	f104 0314 	add.w	r3, r4, #20
 8008460:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008464:	f109 0314 	add.w	r3, r9, #20
 8008468:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800846c:	9202      	str	r2, [sp, #8]
 800846e:	1b3a      	subs	r2, r7, r4
 8008470:	3a15      	subs	r2, #21
 8008472:	f022 0203 	bic.w	r2, r2, #3
 8008476:	3204      	adds	r2, #4
 8008478:	f104 0115 	add.w	r1, r4, #21
 800847c:	428f      	cmp	r7, r1
 800847e:	bf38      	it	cc
 8008480:	2204      	movcc	r2, #4
 8008482:	9201      	str	r2, [sp, #4]
 8008484:	9a02      	ldr	r2, [sp, #8]
 8008486:	9303      	str	r3, [sp, #12]
 8008488:	429a      	cmp	r2, r3
 800848a:	d80c      	bhi.n	80084a6 <__multiply+0x9e>
 800848c:	2e00      	cmp	r6, #0
 800848e:	dd03      	ble.n	8008498 <__multiply+0x90>
 8008490:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008494:	2b00      	cmp	r3, #0
 8008496:	d05a      	beq.n	800854e <__multiply+0x146>
 8008498:	6106      	str	r6, [r0, #16]
 800849a:	b005      	add	sp, #20
 800849c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a0:	f843 2b04 	str.w	r2, [r3], #4
 80084a4:	e7d8      	b.n	8008458 <__multiply+0x50>
 80084a6:	f8b3 a000 	ldrh.w	sl, [r3]
 80084aa:	f1ba 0f00 	cmp.w	sl, #0
 80084ae:	d024      	beq.n	80084fa <__multiply+0xf2>
 80084b0:	f104 0e14 	add.w	lr, r4, #20
 80084b4:	46a9      	mov	r9, r5
 80084b6:	f04f 0c00 	mov.w	ip, #0
 80084ba:	f85e 2b04 	ldr.w	r2, [lr], #4
 80084be:	f8d9 1000 	ldr.w	r1, [r9]
 80084c2:	fa1f fb82 	uxth.w	fp, r2
 80084c6:	b289      	uxth	r1, r1
 80084c8:	fb0a 110b 	mla	r1, sl, fp, r1
 80084cc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80084d0:	f8d9 2000 	ldr.w	r2, [r9]
 80084d4:	4461      	add	r1, ip
 80084d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80084da:	fb0a c20b 	mla	r2, sl, fp, ip
 80084de:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80084e2:	b289      	uxth	r1, r1
 80084e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80084e8:	4577      	cmp	r7, lr
 80084ea:	f849 1b04 	str.w	r1, [r9], #4
 80084ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80084f2:	d8e2      	bhi.n	80084ba <__multiply+0xb2>
 80084f4:	9a01      	ldr	r2, [sp, #4]
 80084f6:	f845 c002 	str.w	ip, [r5, r2]
 80084fa:	9a03      	ldr	r2, [sp, #12]
 80084fc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008500:	3304      	adds	r3, #4
 8008502:	f1b9 0f00 	cmp.w	r9, #0
 8008506:	d020      	beq.n	800854a <__multiply+0x142>
 8008508:	6829      	ldr	r1, [r5, #0]
 800850a:	f104 0c14 	add.w	ip, r4, #20
 800850e:	46ae      	mov	lr, r5
 8008510:	f04f 0a00 	mov.w	sl, #0
 8008514:	f8bc b000 	ldrh.w	fp, [ip]
 8008518:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800851c:	fb09 220b 	mla	r2, r9, fp, r2
 8008520:	4492      	add	sl, r2
 8008522:	b289      	uxth	r1, r1
 8008524:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008528:	f84e 1b04 	str.w	r1, [lr], #4
 800852c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008530:	f8be 1000 	ldrh.w	r1, [lr]
 8008534:	0c12      	lsrs	r2, r2, #16
 8008536:	fb09 1102 	mla	r1, r9, r2, r1
 800853a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800853e:	4567      	cmp	r7, ip
 8008540:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008544:	d8e6      	bhi.n	8008514 <__multiply+0x10c>
 8008546:	9a01      	ldr	r2, [sp, #4]
 8008548:	50a9      	str	r1, [r5, r2]
 800854a:	3504      	adds	r5, #4
 800854c:	e79a      	b.n	8008484 <__multiply+0x7c>
 800854e:	3e01      	subs	r6, #1
 8008550:	e79c      	b.n	800848c <__multiply+0x84>
 8008552:	bf00      	nop
 8008554:	08009e75 	.word	0x08009e75
 8008558:	08009f00 	.word	0x08009f00

0800855c <__pow5mult>:
 800855c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008560:	4615      	mov	r5, r2
 8008562:	f012 0203 	ands.w	r2, r2, #3
 8008566:	4606      	mov	r6, r0
 8008568:	460f      	mov	r7, r1
 800856a:	d007      	beq.n	800857c <__pow5mult+0x20>
 800856c:	4c25      	ldr	r4, [pc, #148]	; (8008604 <__pow5mult+0xa8>)
 800856e:	3a01      	subs	r2, #1
 8008570:	2300      	movs	r3, #0
 8008572:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008576:	f7ff fe51 	bl	800821c <__multadd>
 800857a:	4607      	mov	r7, r0
 800857c:	10ad      	asrs	r5, r5, #2
 800857e:	d03d      	beq.n	80085fc <__pow5mult+0xa0>
 8008580:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008582:	b97c      	cbnz	r4, 80085a4 <__pow5mult+0x48>
 8008584:	2010      	movs	r0, #16
 8008586:	f7ff fdbf 	bl	8008108 <malloc>
 800858a:	4602      	mov	r2, r0
 800858c:	6270      	str	r0, [r6, #36]	; 0x24
 800858e:	b928      	cbnz	r0, 800859c <__pow5mult+0x40>
 8008590:	4b1d      	ldr	r3, [pc, #116]	; (8008608 <__pow5mult+0xac>)
 8008592:	481e      	ldr	r0, [pc, #120]	; (800860c <__pow5mult+0xb0>)
 8008594:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008598:	f7fe fb96 	bl	8006cc8 <__assert_func>
 800859c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085a0:	6004      	str	r4, [r0, #0]
 80085a2:	60c4      	str	r4, [r0, #12]
 80085a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80085a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80085ac:	b94c      	cbnz	r4, 80085c2 <__pow5mult+0x66>
 80085ae:	f240 2171 	movw	r1, #625	; 0x271
 80085b2:	4630      	mov	r0, r6
 80085b4:	f7ff ff12 	bl	80083dc <__i2b>
 80085b8:	2300      	movs	r3, #0
 80085ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80085be:	4604      	mov	r4, r0
 80085c0:	6003      	str	r3, [r0, #0]
 80085c2:	f04f 0900 	mov.w	r9, #0
 80085c6:	07eb      	lsls	r3, r5, #31
 80085c8:	d50a      	bpl.n	80085e0 <__pow5mult+0x84>
 80085ca:	4639      	mov	r1, r7
 80085cc:	4622      	mov	r2, r4
 80085ce:	4630      	mov	r0, r6
 80085d0:	f7ff ff1a 	bl	8008408 <__multiply>
 80085d4:	4639      	mov	r1, r7
 80085d6:	4680      	mov	r8, r0
 80085d8:	4630      	mov	r0, r6
 80085da:	f7ff fdfd 	bl	80081d8 <_Bfree>
 80085de:	4647      	mov	r7, r8
 80085e0:	106d      	asrs	r5, r5, #1
 80085e2:	d00b      	beq.n	80085fc <__pow5mult+0xa0>
 80085e4:	6820      	ldr	r0, [r4, #0]
 80085e6:	b938      	cbnz	r0, 80085f8 <__pow5mult+0x9c>
 80085e8:	4622      	mov	r2, r4
 80085ea:	4621      	mov	r1, r4
 80085ec:	4630      	mov	r0, r6
 80085ee:	f7ff ff0b 	bl	8008408 <__multiply>
 80085f2:	6020      	str	r0, [r4, #0]
 80085f4:	f8c0 9000 	str.w	r9, [r0]
 80085f8:	4604      	mov	r4, r0
 80085fa:	e7e4      	b.n	80085c6 <__pow5mult+0x6a>
 80085fc:	4638      	mov	r0, r7
 80085fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008602:	bf00      	nop
 8008604:	0800a050 	.word	0x0800a050
 8008608:	08009c0d 	.word	0x08009c0d
 800860c:	08009f00 	.word	0x08009f00

08008610 <__lshift>:
 8008610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008614:	460c      	mov	r4, r1
 8008616:	6849      	ldr	r1, [r1, #4]
 8008618:	6923      	ldr	r3, [r4, #16]
 800861a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800861e:	68a3      	ldr	r3, [r4, #8]
 8008620:	4607      	mov	r7, r0
 8008622:	4691      	mov	r9, r2
 8008624:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008628:	f108 0601 	add.w	r6, r8, #1
 800862c:	42b3      	cmp	r3, r6
 800862e:	db0b      	blt.n	8008648 <__lshift+0x38>
 8008630:	4638      	mov	r0, r7
 8008632:	f7ff fd91 	bl	8008158 <_Balloc>
 8008636:	4605      	mov	r5, r0
 8008638:	b948      	cbnz	r0, 800864e <__lshift+0x3e>
 800863a:	4602      	mov	r2, r0
 800863c:	4b2a      	ldr	r3, [pc, #168]	; (80086e8 <__lshift+0xd8>)
 800863e:	482b      	ldr	r0, [pc, #172]	; (80086ec <__lshift+0xdc>)
 8008640:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008644:	f7fe fb40 	bl	8006cc8 <__assert_func>
 8008648:	3101      	adds	r1, #1
 800864a:	005b      	lsls	r3, r3, #1
 800864c:	e7ee      	b.n	800862c <__lshift+0x1c>
 800864e:	2300      	movs	r3, #0
 8008650:	f100 0114 	add.w	r1, r0, #20
 8008654:	f100 0210 	add.w	r2, r0, #16
 8008658:	4618      	mov	r0, r3
 800865a:	4553      	cmp	r3, sl
 800865c:	db37      	blt.n	80086ce <__lshift+0xbe>
 800865e:	6920      	ldr	r0, [r4, #16]
 8008660:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008664:	f104 0314 	add.w	r3, r4, #20
 8008668:	f019 091f 	ands.w	r9, r9, #31
 800866c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008670:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008674:	d02f      	beq.n	80086d6 <__lshift+0xc6>
 8008676:	f1c9 0e20 	rsb	lr, r9, #32
 800867a:	468a      	mov	sl, r1
 800867c:	f04f 0c00 	mov.w	ip, #0
 8008680:	681a      	ldr	r2, [r3, #0]
 8008682:	fa02 f209 	lsl.w	r2, r2, r9
 8008686:	ea42 020c 	orr.w	r2, r2, ip
 800868a:	f84a 2b04 	str.w	r2, [sl], #4
 800868e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008692:	4298      	cmp	r0, r3
 8008694:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008698:	d8f2      	bhi.n	8008680 <__lshift+0x70>
 800869a:	1b03      	subs	r3, r0, r4
 800869c:	3b15      	subs	r3, #21
 800869e:	f023 0303 	bic.w	r3, r3, #3
 80086a2:	3304      	adds	r3, #4
 80086a4:	f104 0215 	add.w	r2, r4, #21
 80086a8:	4290      	cmp	r0, r2
 80086aa:	bf38      	it	cc
 80086ac:	2304      	movcc	r3, #4
 80086ae:	f841 c003 	str.w	ip, [r1, r3]
 80086b2:	f1bc 0f00 	cmp.w	ip, #0
 80086b6:	d001      	beq.n	80086bc <__lshift+0xac>
 80086b8:	f108 0602 	add.w	r6, r8, #2
 80086bc:	3e01      	subs	r6, #1
 80086be:	4638      	mov	r0, r7
 80086c0:	612e      	str	r6, [r5, #16]
 80086c2:	4621      	mov	r1, r4
 80086c4:	f7ff fd88 	bl	80081d8 <_Bfree>
 80086c8:	4628      	mov	r0, r5
 80086ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80086d2:	3301      	adds	r3, #1
 80086d4:	e7c1      	b.n	800865a <__lshift+0x4a>
 80086d6:	3904      	subs	r1, #4
 80086d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80086dc:	f841 2f04 	str.w	r2, [r1, #4]!
 80086e0:	4298      	cmp	r0, r3
 80086e2:	d8f9      	bhi.n	80086d8 <__lshift+0xc8>
 80086e4:	e7ea      	b.n	80086bc <__lshift+0xac>
 80086e6:	bf00      	nop
 80086e8:	08009e75 	.word	0x08009e75
 80086ec:	08009f00 	.word	0x08009f00

080086f0 <__mcmp>:
 80086f0:	b530      	push	{r4, r5, lr}
 80086f2:	6902      	ldr	r2, [r0, #16]
 80086f4:	690c      	ldr	r4, [r1, #16]
 80086f6:	1b12      	subs	r2, r2, r4
 80086f8:	d10e      	bne.n	8008718 <__mcmp+0x28>
 80086fa:	f100 0314 	add.w	r3, r0, #20
 80086fe:	3114      	adds	r1, #20
 8008700:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008704:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008708:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800870c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008710:	42a5      	cmp	r5, r4
 8008712:	d003      	beq.n	800871c <__mcmp+0x2c>
 8008714:	d305      	bcc.n	8008722 <__mcmp+0x32>
 8008716:	2201      	movs	r2, #1
 8008718:	4610      	mov	r0, r2
 800871a:	bd30      	pop	{r4, r5, pc}
 800871c:	4283      	cmp	r3, r0
 800871e:	d3f3      	bcc.n	8008708 <__mcmp+0x18>
 8008720:	e7fa      	b.n	8008718 <__mcmp+0x28>
 8008722:	f04f 32ff 	mov.w	r2, #4294967295
 8008726:	e7f7      	b.n	8008718 <__mcmp+0x28>

08008728 <__mdiff>:
 8008728:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800872c:	460c      	mov	r4, r1
 800872e:	4606      	mov	r6, r0
 8008730:	4611      	mov	r1, r2
 8008732:	4620      	mov	r0, r4
 8008734:	4690      	mov	r8, r2
 8008736:	f7ff ffdb 	bl	80086f0 <__mcmp>
 800873a:	1e05      	subs	r5, r0, #0
 800873c:	d110      	bne.n	8008760 <__mdiff+0x38>
 800873e:	4629      	mov	r1, r5
 8008740:	4630      	mov	r0, r6
 8008742:	f7ff fd09 	bl	8008158 <_Balloc>
 8008746:	b930      	cbnz	r0, 8008756 <__mdiff+0x2e>
 8008748:	4b3a      	ldr	r3, [pc, #232]	; (8008834 <__mdiff+0x10c>)
 800874a:	4602      	mov	r2, r0
 800874c:	f240 2132 	movw	r1, #562	; 0x232
 8008750:	4839      	ldr	r0, [pc, #228]	; (8008838 <__mdiff+0x110>)
 8008752:	f7fe fab9 	bl	8006cc8 <__assert_func>
 8008756:	2301      	movs	r3, #1
 8008758:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800875c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008760:	bfa4      	itt	ge
 8008762:	4643      	movge	r3, r8
 8008764:	46a0      	movge	r8, r4
 8008766:	4630      	mov	r0, r6
 8008768:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800876c:	bfa6      	itte	ge
 800876e:	461c      	movge	r4, r3
 8008770:	2500      	movge	r5, #0
 8008772:	2501      	movlt	r5, #1
 8008774:	f7ff fcf0 	bl	8008158 <_Balloc>
 8008778:	b920      	cbnz	r0, 8008784 <__mdiff+0x5c>
 800877a:	4b2e      	ldr	r3, [pc, #184]	; (8008834 <__mdiff+0x10c>)
 800877c:	4602      	mov	r2, r0
 800877e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008782:	e7e5      	b.n	8008750 <__mdiff+0x28>
 8008784:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008788:	6926      	ldr	r6, [r4, #16]
 800878a:	60c5      	str	r5, [r0, #12]
 800878c:	f104 0914 	add.w	r9, r4, #20
 8008790:	f108 0514 	add.w	r5, r8, #20
 8008794:	f100 0e14 	add.w	lr, r0, #20
 8008798:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800879c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80087a0:	f108 0210 	add.w	r2, r8, #16
 80087a4:	46f2      	mov	sl, lr
 80087a6:	2100      	movs	r1, #0
 80087a8:	f859 3b04 	ldr.w	r3, [r9], #4
 80087ac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80087b0:	fa1f f883 	uxth.w	r8, r3
 80087b4:	fa11 f18b 	uxtah	r1, r1, fp
 80087b8:	0c1b      	lsrs	r3, r3, #16
 80087ba:	eba1 0808 	sub.w	r8, r1, r8
 80087be:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80087c2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80087c6:	fa1f f888 	uxth.w	r8, r8
 80087ca:	1419      	asrs	r1, r3, #16
 80087cc:	454e      	cmp	r6, r9
 80087ce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80087d2:	f84a 3b04 	str.w	r3, [sl], #4
 80087d6:	d8e7      	bhi.n	80087a8 <__mdiff+0x80>
 80087d8:	1b33      	subs	r3, r6, r4
 80087da:	3b15      	subs	r3, #21
 80087dc:	f023 0303 	bic.w	r3, r3, #3
 80087e0:	3304      	adds	r3, #4
 80087e2:	3415      	adds	r4, #21
 80087e4:	42a6      	cmp	r6, r4
 80087e6:	bf38      	it	cc
 80087e8:	2304      	movcc	r3, #4
 80087ea:	441d      	add	r5, r3
 80087ec:	4473      	add	r3, lr
 80087ee:	469e      	mov	lr, r3
 80087f0:	462e      	mov	r6, r5
 80087f2:	4566      	cmp	r6, ip
 80087f4:	d30e      	bcc.n	8008814 <__mdiff+0xec>
 80087f6:	f10c 0203 	add.w	r2, ip, #3
 80087fa:	1b52      	subs	r2, r2, r5
 80087fc:	f022 0203 	bic.w	r2, r2, #3
 8008800:	3d03      	subs	r5, #3
 8008802:	45ac      	cmp	ip, r5
 8008804:	bf38      	it	cc
 8008806:	2200      	movcc	r2, #0
 8008808:	441a      	add	r2, r3
 800880a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800880e:	b17b      	cbz	r3, 8008830 <__mdiff+0x108>
 8008810:	6107      	str	r7, [r0, #16]
 8008812:	e7a3      	b.n	800875c <__mdiff+0x34>
 8008814:	f856 8b04 	ldr.w	r8, [r6], #4
 8008818:	fa11 f288 	uxtah	r2, r1, r8
 800881c:	1414      	asrs	r4, r2, #16
 800881e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008822:	b292      	uxth	r2, r2
 8008824:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008828:	f84e 2b04 	str.w	r2, [lr], #4
 800882c:	1421      	asrs	r1, r4, #16
 800882e:	e7e0      	b.n	80087f2 <__mdiff+0xca>
 8008830:	3f01      	subs	r7, #1
 8008832:	e7ea      	b.n	800880a <__mdiff+0xe2>
 8008834:	08009e75 	.word	0x08009e75
 8008838:	08009f00 	.word	0x08009f00

0800883c <__ulp>:
 800883c:	b082      	sub	sp, #8
 800883e:	ed8d 0b00 	vstr	d0, [sp]
 8008842:	9b01      	ldr	r3, [sp, #4]
 8008844:	4912      	ldr	r1, [pc, #72]	; (8008890 <__ulp+0x54>)
 8008846:	4019      	ands	r1, r3
 8008848:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800884c:	2900      	cmp	r1, #0
 800884e:	dd05      	ble.n	800885c <__ulp+0x20>
 8008850:	2200      	movs	r2, #0
 8008852:	460b      	mov	r3, r1
 8008854:	ec43 2b10 	vmov	d0, r2, r3
 8008858:	b002      	add	sp, #8
 800885a:	4770      	bx	lr
 800885c:	4249      	negs	r1, r1
 800885e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008862:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008866:	f04f 0200 	mov.w	r2, #0
 800886a:	f04f 0300 	mov.w	r3, #0
 800886e:	da04      	bge.n	800887a <__ulp+0x3e>
 8008870:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008874:	fa41 f300 	asr.w	r3, r1, r0
 8008878:	e7ec      	b.n	8008854 <__ulp+0x18>
 800887a:	f1a0 0114 	sub.w	r1, r0, #20
 800887e:	291e      	cmp	r1, #30
 8008880:	bfda      	itte	le
 8008882:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008886:	fa20 f101 	lsrle.w	r1, r0, r1
 800888a:	2101      	movgt	r1, #1
 800888c:	460a      	mov	r2, r1
 800888e:	e7e1      	b.n	8008854 <__ulp+0x18>
 8008890:	7ff00000 	.word	0x7ff00000

08008894 <__b2d>:
 8008894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008896:	6905      	ldr	r5, [r0, #16]
 8008898:	f100 0714 	add.w	r7, r0, #20
 800889c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80088a0:	1f2e      	subs	r6, r5, #4
 80088a2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80088a6:	4620      	mov	r0, r4
 80088a8:	f7ff fd48 	bl	800833c <__hi0bits>
 80088ac:	f1c0 0320 	rsb	r3, r0, #32
 80088b0:	280a      	cmp	r0, #10
 80088b2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008930 <__b2d+0x9c>
 80088b6:	600b      	str	r3, [r1, #0]
 80088b8:	dc14      	bgt.n	80088e4 <__b2d+0x50>
 80088ba:	f1c0 0e0b 	rsb	lr, r0, #11
 80088be:	fa24 f10e 	lsr.w	r1, r4, lr
 80088c2:	42b7      	cmp	r7, r6
 80088c4:	ea41 030c 	orr.w	r3, r1, ip
 80088c8:	bf34      	ite	cc
 80088ca:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80088ce:	2100      	movcs	r1, #0
 80088d0:	3015      	adds	r0, #21
 80088d2:	fa04 f000 	lsl.w	r0, r4, r0
 80088d6:	fa21 f10e 	lsr.w	r1, r1, lr
 80088da:	ea40 0201 	orr.w	r2, r0, r1
 80088de:	ec43 2b10 	vmov	d0, r2, r3
 80088e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088e4:	42b7      	cmp	r7, r6
 80088e6:	bf3a      	itte	cc
 80088e8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80088ec:	f1a5 0608 	subcc.w	r6, r5, #8
 80088f0:	2100      	movcs	r1, #0
 80088f2:	380b      	subs	r0, #11
 80088f4:	d017      	beq.n	8008926 <__b2d+0x92>
 80088f6:	f1c0 0c20 	rsb	ip, r0, #32
 80088fa:	fa04 f500 	lsl.w	r5, r4, r0
 80088fe:	42be      	cmp	r6, r7
 8008900:	fa21 f40c 	lsr.w	r4, r1, ip
 8008904:	ea45 0504 	orr.w	r5, r5, r4
 8008908:	bf8c      	ite	hi
 800890a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800890e:	2400      	movls	r4, #0
 8008910:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008914:	fa01 f000 	lsl.w	r0, r1, r0
 8008918:	fa24 f40c 	lsr.w	r4, r4, ip
 800891c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008920:	ea40 0204 	orr.w	r2, r0, r4
 8008924:	e7db      	b.n	80088de <__b2d+0x4a>
 8008926:	ea44 030c 	orr.w	r3, r4, ip
 800892a:	460a      	mov	r2, r1
 800892c:	e7d7      	b.n	80088de <__b2d+0x4a>
 800892e:	bf00      	nop
 8008930:	3ff00000 	.word	0x3ff00000

08008934 <__d2b>:
 8008934:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008938:	4689      	mov	r9, r1
 800893a:	2101      	movs	r1, #1
 800893c:	ec57 6b10 	vmov	r6, r7, d0
 8008940:	4690      	mov	r8, r2
 8008942:	f7ff fc09 	bl	8008158 <_Balloc>
 8008946:	4604      	mov	r4, r0
 8008948:	b930      	cbnz	r0, 8008958 <__d2b+0x24>
 800894a:	4602      	mov	r2, r0
 800894c:	4b25      	ldr	r3, [pc, #148]	; (80089e4 <__d2b+0xb0>)
 800894e:	4826      	ldr	r0, [pc, #152]	; (80089e8 <__d2b+0xb4>)
 8008950:	f240 310a 	movw	r1, #778	; 0x30a
 8008954:	f7fe f9b8 	bl	8006cc8 <__assert_func>
 8008958:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800895c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008960:	bb35      	cbnz	r5, 80089b0 <__d2b+0x7c>
 8008962:	2e00      	cmp	r6, #0
 8008964:	9301      	str	r3, [sp, #4]
 8008966:	d028      	beq.n	80089ba <__d2b+0x86>
 8008968:	4668      	mov	r0, sp
 800896a:	9600      	str	r6, [sp, #0]
 800896c:	f7ff fd06 	bl	800837c <__lo0bits>
 8008970:	9900      	ldr	r1, [sp, #0]
 8008972:	b300      	cbz	r0, 80089b6 <__d2b+0x82>
 8008974:	9a01      	ldr	r2, [sp, #4]
 8008976:	f1c0 0320 	rsb	r3, r0, #32
 800897a:	fa02 f303 	lsl.w	r3, r2, r3
 800897e:	430b      	orrs	r3, r1
 8008980:	40c2      	lsrs	r2, r0
 8008982:	6163      	str	r3, [r4, #20]
 8008984:	9201      	str	r2, [sp, #4]
 8008986:	9b01      	ldr	r3, [sp, #4]
 8008988:	61a3      	str	r3, [r4, #24]
 800898a:	2b00      	cmp	r3, #0
 800898c:	bf14      	ite	ne
 800898e:	2202      	movne	r2, #2
 8008990:	2201      	moveq	r2, #1
 8008992:	6122      	str	r2, [r4, #16]
 8008994:	b1d5      	cbz	r5, 80089cc <__d2b+0x98>
 8008996:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800899a:	4405      	add	r5, r0
 800899c:	f8c9 5000 	str.w	r5, [r9]
 80089a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80089a4:	f8c8 0000 	str.w	r0, [r8]
 80089a8:	4620      	mov	r0, r4
 80089aa:	b003      	add	sp, #12
 80089ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80089b4:	e7d5      	b.n	8008962 <__d2b+0x2e>
 80089b6:	6161      	str	r1, [r4, #20]
 80089b8:	e7e5      	b.n	8008986 <__d2b+0x52>
 80089ba:	a801      	add	r0, sp, #4
 80089bc:	f7ff fcde 	bl	800837c <__lo0bits>
 80089c0:	9b01      	ldr	r3, [sp, #4]
 80089c2:	6163      	str	r3, [r4, #20]
 80089c4:	2201      	movs	r2, #1
 80089c6:	6122      	str	r2, [r4, #16]
 80089c8:	3020      	adds	r0, #32
 80089ca:	e7e3      	b.n	8008994 <__d2b+0x60>
 80089cc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80089d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80089d4:	f8c9 0000 	str.w	r0, [r9]
 80089d8:	6918      	ldr	r0, [r3, #16]
 80089da:	f7ff fcaf 	bl	800833c <__hi0bits>
 80089de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80089e2:	e7df      	b.n	80089a4 <__d2b+0x70>
 80089e4:	08009e75 	.word	0x08009e75
 80089e8:	08009f00 	.word	0x08009f00

080089ec <__ratio>:
 80089ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089f0:	4688      	mov	r8, r1
 80089f2:	4669      	mov	r1, sp
 80089f4:	4681      	mov	r9, r0
 80089f6:	f7ff ff4d 	bl	8008894 <__b2d>
 80089fa:	a901      	add	r1, sp, #4
 80089fc:	4640      	mov	r0, r8
 80089fe:	ec55 4b10 	vmov	r4, r5, d0
 8008a02:	f7ff ff47 	bl	8008894 <__b2d>
 8008a06:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008a0a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008a0e:	eba3 0c02 	sub.w	ip, r3, r2
 8008a12:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008a16:	1a9b      	subs	r3, r3, r2
 8008a18:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008a1c:	ec51 0b10 	vmov	r0, r1, d0
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	bfd6      	itet	le
 8008a24:	460a      	movle	r2, r1
 8008a26:	462a      	movgt	r2, r5
 8008a28:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008a2c:	468b      	mov	fp, r1
 8008a2e:	462f      	mov	r7, r5
 8008a30:	bfd4      	ite	le
 8008a32:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008a36:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	ee10 2a10 	vmov	r2, s0
 8008a40:	465b      	mov	r3, fp
 8008a42:	4639      	mov	r1, r7
 8008a44:	f7f7 ff0a 	bl	800085c <__aeabi_ddiv>
 8008a48:	ec41 0b10 	vmov	d0, r0, r1
 8008a4c:	b003      	add	sp, #12
 8008a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008a52 <__copybits>:
 8008a52:	3901      	subs	r1, #1
 8008a54:	b570      	push	{r4, r5, r6, lr}
 8008a56:	1149      	asrs	r1, r1, #5
 8008a58:	6914      	ldr	r4, [r2, #16]
 8008a5a:	3101      	adds	r1, #1
 8008a5c:	f102 0314 	add.w	r3, r2, #20
 8008a60:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008a64:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008a68:	1f05      	subs	r5, r0, #4
 8008a6a:	42a3      	cmp	r3, r4
 8008a6c:	d30c      	bcc.n	8008a88 <__copybits+0x36>
 8008a6e:	1aa3      	subs	r3, r4, r2
 8008a70:	3b11      	subs	r3, #17
 8008a72:	f023 0303 	bic.w	r3, r3, #3
 8008a76:	3211      	adds	r2, #17
 8008a78:	42a2      	cmp	r2, r4
 8008a7a:	bf88      	it	hi
 8008a7c:	2300      	movhi	r3, #0
 8008a7e:	4418      	add	r0, r3
 8008a80:	2300      	movs	r3, #0
 8008a82:	4288      	cmp	r0, r1
 8008a84:	d305      	bcc.n	8008a92 <__copybits+0x40>
 8008a86:	bd70      	pop	{r4, r5, r6, pc}
 8008a88:	f853 6b04 	ldr.w	r6, [r3], #4
 8008a8c:	f845 6f04 	str.w	r6, [r5, #4]!
 8008a90:	e7eb      	b.n	8008a6a <__copybits+0x18>
 8008a92:	f840 3b04 	str.w	r3, [r0], #4
 8008a96:	e7f4      	b.n	8008a82 <__copybits+0x30>

08008a98 <__any_on>:
 8008a98:	f100 0214 	add.w	r2, r0, #20
 8008a9c:	6900      	ldr	r0, [r0, #16]
 8008a9e:	114b      	asrs	r3, r1, #5
 8008aa0:	4298      	cmp	r0, r3
 8008aa2:	b510      	push	{r4, lr}
 8008aa4:	db11      	blt.n	8008aca <__any_on+0x32>
 8008aa6:	dd0a      	ble.n	8008abe <__any_on+0x26>
 8008aa8:	f011 011f 	ands.w	r1, r1, #31
 8008aac:	d007      	beq.n	8008abe <__any_on+0x26>
 8008aae:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008ab2:	fa24 f001 	lsr.w	r0, r4, r1
 8008ab6:	fa00 f101 	lsl.w	r1, r0, r1
 8008aba:	428c      	cmp	r4, r1
 8008abc:	d10b      	bne.n	8008ad6 <__any_on+0x3e>
 8008abe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d803      	bhi.n	8008ace <__any_on+0x36>
 8008ac6:	2000      	movs	r0, #0
 8008ac8:	bd10      	pop	{r4, pc}
 8008aca:	4603      	mov	r3, r0
 8008acc:	e7f7      	b.n	8008abe <__any_on+0x26>
 8008ace:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008ad2:	2900      	cmp	r1, #0
 8008ad4:	d0f5      	beq.n	8008ac2 <__any_on+0x2a>
 8008ad6:	2001      	movs	r0, #1
 8008ad8:	e7f6      	b.n	8008ac8 <__any_on+0x30>

08008ada <_calloc_r>:
 8008ada:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008adc:	fba1 2402 	umull	r2, r4, r1, r2
 8008ae0:	b94c      	cbnz	r4, 8008af6 <_calloc_r+0x1c>
 8008ae2:	4611      	mov	r1, r2
 8008ae4:	9201      	str	r2, [sp, #4]
 8008ae6:	f000 f87b 	bl	8008be0 <_malloc_r>
 8008aea:	9a01      	ldr	r2, [sp, #4]
 8008aec:	4605      	mov	r5, r0
 8008aee:	b930      	cbnz	r0, 8008afe <_calloc_r+0x24>
 8008af0:	4628      	mov	r0, r5
 8008af2:	b003      	add	sp, #12
 8008af4:	bd30      	pop	{r4, r5, pc}
 8008af6:	220c      	movs	r2, #12
 8008af8:	6002      	str	r2, [r0, #0]
 8008afa:	2500      	movs	r5, #0
 8008afc:	e7f8      	b.n	8008af0 <_calloc_r+0x16>
 8008afe:	4621      	mov	r1, r4
 8008b00:	f7fc fb4e 	bl	80051a0 <memset>
 8008b04:	e7f4      	b.n	8008af0 <_calloc_r+0x16>
	...

08008b08 <_free_r>:
 8008b08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b0a:	2900      	cmp	r1, #0
 8008b0c:	d044      	beq.n	8008b98 <_free_r+0x90>
 8008b0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b12:	9001      	str	r0, [sp, #4]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f1a1 0404 	sub.w	r4, r1, #4
 8008b1a:	bfb8      	it	lt
 8008b1c:	18e4      	addlt	r4, r4, r3
 8008b1e:	f000 fec7 	bl	80098b0 <__malloc_lock>
 8008b22:	4a1e      	ldr	r2, [pc, #120]	; (8008b9c <_free_r+0x94>)
 8008b24:	9801      	ldr	r0, [sp, #4]
 8008b26:	6813      	ldr	r3, [r2, #0]
 8008b28:	b933      	cbnz	r3, 8008b38 <_free_r+0x30>
 8008b2a:	6063      	str	r3, [r4, #4]
 8008b2c:	6014      	str	r4, [r2, #0]
 8008b2e:	b003      	add	sp, #12
 8008b30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b34:	f000 bec2 	b.w	80098bc <__malloc_unlock>
 8008b38:	42a3      	cmp	r3, r4
 8008b3a:	d908      	bls.n	8008b4e <_free_r+0x46>
 8008b3c:	6825      	ldr	r5, [r4, #0]
 8008b3e:	1961      	adds	r1, r4, r5
 8008b40:	428b      	cmp	r3, r1
 8008b42:	bf01      	itttt	eq
 8008b44:	6819      	ldreq	r1, [r3, #0]
 8008b46:	685b      	ldreq	r3, [r3, #4]
 8008b48:	1949      	addeq	r1, r1, r5
 8008b4a:	6021      	streq	r1, [r4, #0]
 8008b4c:	e7ed      	b.n	8008b2a <_free_r+0x22>
 8008b4e:	461a      	mov	r2, r3
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	b10b      	cbz	r3, 8008b58 <_free_r+0x50>
 8008b54:	42a3      	cmp	r3, r4
 8008b56:	d9fa      	bls.n	8008b4e <_free_r+0x46>
 8008b58:	6811      	ldr	r1, [r2, #0]
 8008b5a:	1855      	adds	r5, r2, r1
 8008b5c:	42a5      	cmp	r5, r4
 8008b5e:	d10b      	bne.n	8008b78 <_free_r+0x70>
 8008b60:	6824      	ldr	r4, [r4, #0]
 8008b62:	4421      	add	r1, r4
 8008b64:	1854      	adds	r4, r2, r1
 8008b66:	42a3      	cmp	r3, r4
 8008b68:	6011      	str	r1, [r2, #0]
 8008b6a:	d1e0      	bne.n	8008b2e <_free_r+0x26>
 8008b6c:	681c      	ldr	r4, [r3, #0]
 8008b6e:	685b      	ldr	r3, [r3, #4]
 8008b70:	6053      	str	r3, [r2, #4]
 8008b72:	4421      	add	r1, r4
 8008b74:	6011      	str	r1, [r2, #0]
 8008b76:	e7da      	b.n	8008b2e <_free_r+0x26>
 8008b78:	d902      	bls.n	8008b80 <_free_r+0x78>
 8008b7a:	230c      	movs	r3, #12
 8008b7c:	6003      	str	r3, [r0, #0]
 8008b7e:	e7d6      	b.n	8008b2e <_free_r+0x26>
 8008b80:	6825      	ldr	r5, [r4, #0]
 8008b82:	1961      	adds	r1, r4, r5
 8008b84:	428b      	cmp	r3, r1
 8008b86:	bf04      	itt	eq
 8008b88:	6819      	ldreq	r1, [r3, #0]
 8008b8a:	685b      	ldreq	r3, [r3, #4]
 8008b8c:	6063      	str	r3, [r4, #4]
 8008b8e:	bf04      	itt	eq
 8008b90:	1949      	addeq	r1, r1, r5
 8008b92:	6021      	streq	r1, [r4, #0]
 8008b94:	6054      	str	r4, [r2, #4]
 8008b96:	e7ca      	b.n	8008b2e <_free_r+0x26>
 8008b98:	b003      	add	sp, #12
 8008b9a:	bd30      	pop	{r4, r5, pc}
 8008b9c:	20000f70 	.word	0x20000f70

08008ba0 <sbrk_aligned>:
 8008ba0:	b570      	push	{r4, r5, r6, lr}
 8008ba2:	4e0e      	ldr	r6, [pc, #56]	; (8008bdc <sbrk_aligned+0x3c>)
 8008ba4:	460c      	mov	r4, r1
 8008ba6:	6831      	ldr	r1, [r6, #0]
 8008ba8:	4605      	mov	r5, r0
 8008baa:	b911      	cbnz	r1, 8008bb2 <sbrk_aligned+0x12>
 8008bac:	f000 fb4c 	bl	8009248 <_sbrk_r>
 8008bb0:	6030      	str	r0, [r6, #0]
 8008bb2:	4621      	mov	r1, r4
 8008bb4:	4628      	mov	r0, r5
 8008bb6:	f000 fb47 	bl	8009248 <_sbrk_r>
 8008bba:	1c43      	adds	r3, r0, #1
 8008bbc:	d00a      	beq.n	8008bd4 <sbrk_aligned+0x34>
 8008bbe:	1cc4      	adds	r4, r0, #3
 8008bc0:	f024 0403 	bic.w	r4, r4, #3
 8008bc4:	42a0      	cmp	r0, r4
 8008bc6:	d007      	beq.n	8008bd8 <sbrk_aligned+0x38>
 8008bc8:	1a21      	subs	r1, r4, r0
 8008bca:	4628      	mov	r0, r5
 8008bcc:	f000 fb3c 	bl	8009248 <_sbrk_r>
 8008bd0:	3001      	adds	r0, #1
 8008bd2:	d101      	bne.n	8008bd8 <sbrk_aligned+0x38>
 8008bd4:	f04f 34ff 	mov.w	r4, #4294967295
 8008bd8:	4620      	mov	r0, r4
 8008bda:	bd70      	pop	{r4, r5, r6, pc}
 8008bdc:	20000f74 	.word	0x20000f74

08008be0 <_malloc_r>:
 8008be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008be4:	1ccd      	adds	r5, r1, #3
 8008be6:	f025 0503 	bic.w	r5, r5, #3
 8008bea:	3508      	adds	r5, #8
 8008bec:	2d0c      	cmp	r5, #12
 8008bee:	bf38      	it	cc
 8008bf0:	250c      	movcc	r5, #12
 8008bf2:	2d00      	cmp	r5, #0
 8008bf4:	4607      	mov	r7, r0
 8008bf6:	db01      	blt.n	8008bfc <_malloc_r+0x1c>
 8008bf8:	42a9      	cmp	r1, r5
 8008bfa:	d905      	bls.n	8008c08 <_malloc_r+0x28>
 8008bfc:	230c      	movs	r3, #12
 8008bfe:	603b      	str	r3, [r7, #0]
 8008c00:	2600      	movs	r6, #0
 8008c02:	4630      	mov	r0, r6
 8008c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c08:	4e2e      	ldr	r6, [pc, #184]	; (8008cc4 <_malloc_r+0xe4>)
 8008c0a:	f000 fe51 	bl	80098b0 <__malloc_lock>
 8008c0e:	6833      	ldr	r3, [r6, #0]
 8008c10:	461c      	mov	r4, r3
 8008c12:	bb34      	cbnz	r4, 8008c62 <_malloc_r+0x82>
 8008c14:	4629      	mov	r1, r5
 8008c16:	4638      	mov	r0, r7
 8008c18:	f7ff ffc2 	bl	8008ba0 <sbrk_aligned>
 8008c1c:	1c43      	adds	r3, r0, #1
 8008c1e:	4604      	mov	r4, r0
 8008c20:	d14d      	bne.n	8008cbe <_malloc_r+0xde>
 8008c22:	6834      	ldr	r4, [r6, #0]
 8008c24:	4626      	mov	r6, r4
 8008c26:	2e00      	cmp	r6, #0
 8008c28:	d140      	bne.n	8008cac <_malloc_r+0xcc>
 8008c2a:	6823      	ldr	r3, [r4, #0]
 8008c2c:	4631      	mov	r1, r6
 8008c2e:	4638      	mov	r0, r7
 8008c30:	eb04 0803 	add.w	r8, r4, r3
 8008c34:	f000 fb08 	bl	8009248 <_sbrk_r>
 8008c38:	4580      	cmp	r8, r0
 8008c3a:	d13a      	bne.n	8008cb2 <_malloc_r+0xd2>
 8008c3c:	6821      	ldr	r1, [r4, #0]
 8008c3e:	3503      	adds	r5, #3
 8008c40:	1a6d      	subs	r5, r5, r1
 8008c42:	f025 0503 	bic.w	r5, r5, #3
 8008c46:	3508      	adds	r5, #8
 8008c48:	2d0c      	cmp	r5, #12
 8008c4a:	bf38      	it	cc
 8008c4c:	250c      	movcc	r5, #12
 8008c4e:	4629      	mov	r1, r5
 8008c50:	4638      	mov	r0, r7
 8008c52:	f7ff ffa5 	bl	8008ba0 <sbrk_aligned>
 8008c56:	3001      	adds	r0, #1
 8008c58:	d02b      	beq.n	8008cb2 <_malloc_r+0xd2>
 8008c5a:	6823      	ldr	r3, [r4, #0]
 8008c5c:	442b      	add	r3, r5
 8008c5e:	6023      	str	r3, [r4, #0]
 8008c60:	e00e      	b.n	8008c80 <_malloc_r+0xa0>
 8008c62:	6822      	ldr	r2, [r4, #0]
 8008c64:	1b52      	subs	r2, r2, r5
 8008c66:	d41e      	bmi.n	8008ca6 <_malloc_r+0xc6>
 8008c68:	2a0b      	cmp	r2, #11
 8008c6a:	d916      	bls.n	8008c9a <_malloc_r+0xba>
 8008c6c:	1961      	adds	r1, r4, r5
 8008c6e:	42a3      	cmp	r3, r4
 8008c70:	6025      	str	r5, [r4, #0]
 8008c72:	bf18      	it	ne
 8008c74:	6059      	strne	r1, [r3, #4]
 8008c76:	6863      	ldr	r3, [r4, #4]
 8008c78:	bf08      	it	eq
 8008c7a:	6031      	streq	r1, [r6, #0]
 8008c7c:	5162      	str	r2, [r4, r5]
 8008c7e:	604b      	str	r3, [r1, #4]
 8008c80:	4638      	mov	r0, r7
 8008c82:	f104 060b 	add.w	r6, r4, #11
 8008c86:	f000 fe19 	bl	80098bc <__malloc_unlock>
 8008c8a:	f026 0607 	bic.w	r6, r6, #7
 8008c8e:	1d23      	adds	r3, r4, #4
 8008c90:	1af2      	subs	r2, r6, r3
 8008c92:	d0b6      	beq.n	8008c02 <_malloc_r+0x22>
 8008c94:	1b9b      	subs	r3, r3, r6
 8008c96:	50a3      	str	r3, [r4, r2]
 8008c98:	e7b3      	b.n	8008c02 <_malloc_r+0x22>
 8008c9a:	6862      	ldr	r2, [r4, #4]
 8008c9c:	42a3      	cmp	r3, r4
 8008c9e:	bf0c      	ite	eq
 8008ca0:	6032      	streq	r2, [r6, #0]
 8008ca2:	605a      	strne	r2, [r3, #4]
 8008ca4:	e7ec      	b.n	8008c80 <_malloc_r+0xa0>
 8008ca6:	4623      	mov	r3, r4
 8008ca8:	6864      	ldr	r4, [r4, #4]
 8008caa:	e7b2      	b.n	8008c12 <_malloc_r+0x32>
 8008cac:	4634      	mov	r4, r6
 8008cae:	6876      	ldr	r6, [r6, #4]
 8008cb0:	e7b9      	b.n	8008c26 <_malloc_r+0x46>
 8008cb2:	230c      	movs	r3, #12
 8008cb4:	603b      	str	r3, [r7, #0]
 8008cb6:	4638      	mov	r0, r7
 8008cb8:	f000 fe00 	bl	80098bc <__malloc_unlock>
 8008cbc:	e7a1      	b.n	8008c02 <_malloc_r+0x22>
 8008cbe:	6025      	str	r5, [r4, #0]
 8008cc0:	e7de      	b.n	8008c80 <_malloc_r+0xa0>
 8008cc2:	bf00      	nop
 8008cc4:	20000f70 	.word	0x20000f70

08008cc8 <__ssputs_r>:
 8008cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ccc:	688e      	ldr	r6, [r1, #8]
 8008cce:	429e      	cmp	r6, r3
 8008cd0:	4682      	mov	sl, r0
 8008cd2:	460c      	mov	r4, r1
 8008cd4:	4690      	mov	r8, r2
 8008cd6:	461f      	mov	r7, r3
 8008cd8:	d838      	bhi.n	8008d4c <__ssputs_r+0x84>
 8008cda:	898a      	ldrh	r2, [r1, #12]
 8008cdc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008ce0:	d032      	beq.n	8008d48 <__ssputs_r+0x80>
 8008ce2:	6825      	ldr	r5, [r4, #0]
 8008ce4:	6909      	ldr	r1, [r1, #16]
 8008ce6:	eba5 0901 	sub.w	r9, r5, r1
 8008cea:	6965      	ldr	r5, [r4, #20]
 8008cec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008cf0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008cf4:	3301      	adds	r3, #1
 8008cf6:	444b      	add	r3, r9
 8008cf8:	106d      	asrs	r5, r5, #1
 8008cfa:	429d      	cmp	r5, r3
 8008cfc:	bf38      	it	cc
 8008cfe:	461d      	movcc	r5, r3
 8008d00:	0553      	lsls	r3, r2, #21
 8008d02:	d531      	bpl.n	8008d68 <__ssputs_r+0xa0>
 8008d04:	4629      	mov	r1, r5
 8008d06:	f7ff ff6b 	bl	8008be0 <_malloc_r>
 8008d0a:	4606      	mov	r6, r0
 8008d0c:	b950      	cbnz	r0, 8008d24 <__ssputs_r+0x5c>
 8008d0e:	230c      	movs	r3, #12
 8008d10:	f8ca 3000 	str.w	r3, [sl]
 8008d14:	89a3      	ldrh	r3, [r4, #12]
 8008d16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d1a:	81a3      	strh	r3, [r4, #12]
 8008d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d24:	6921      	ldr	r1, [r4, #16]
 8008d26:	464a      	mov	r2, r9
 8008d28:	f7ff fa08 	bl	800813c <memcpy>
 8008d2c:	89a3      	ldrh	r3, [r4, #12]
 8008d2e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d36:	81a3      	strh	r3, [r4, #12]
 8008d38:	6126      	str	r6, [r4, #16]
 8008d3a:	6165      	str	r5, [r4, #20]
 8008d3c:	444e      	add	r6, r9
 8008d3e:	eba5 0509 	sub.w	r5, r5, r9
 8008d42:	6026      	str	r6, [r4, #0]
 8008d44:	60a5      	str	r5, [r4, #8]
 8008d46:	463e      	mov	r6, r7
 8008d48:	42be      	cmp	r6, r7
 8008d4a:	d900      	bls.n	8008d4e <__ssputs_r+0x86>
 8008d4c:	463e      	mov	r6, r7
 8008d4e:	6820      	ldr	r0, [r4, #0]
 8008d50:	4632      	mov	r2, r6
 8008d52:	4641      	mov	r1, r8
 8008d54:	f000 fd92 	bl	800987c <memmove>
 8008d58:	68a3      	ldr	r3, [r4, #8]
 8008d5a:	1b9b      	subs	r3, r3, r6
 8008d5c:	60a3      	str	r3, [r4, #8]
 8008d5e:	6823      	ldr	r3, [r4, #0]
 8008d60:	4433      	add	r3, r6
 8008d62:	6023      	str	r3, [r4, #0]
 8008d64:	2000      	movs	r0, #0
 8008d66:	e7db      	b.n	8008d20 <__ssputs_r+0x58>
 8008d68:	462a      	mov	r2, r5
 8008d6a:	f000 fdad 	bl	80098c8 <_realloc_r>
 8008d6e:	4606      	mov	r6, r0
 8008d70:	2800      	cmp	r0, #0
 8008d72:	d1e1      	bne.n	8008d38 <__ssputs_r+0x70>
 8008d74:	6921      	ldr	r1, [r4, #16]
 8008d76:	4650      	mov	r0, sl
 8008d78:	f7ff fec6 	bl	8008b08 <_free_r>
 8008d7c:	e7c7      	b.n	8008d0e <__ssputs_r+0x46>
	...

08008d80 <_svfiprintf_r>:
 8008d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d84:	4698      	mov	r8, r3
 8008d86:	898b      	ldrh	r3, [r1, #12]
 8008d88:	061b      	lsls	r3, r3, #24
 8008d8a:	b09d      	sub	sp, #116	; 0x74
 8008d8c:	4607      	mov	r7, r0
 8008d8e:	460d      	mov	r5, r1
 8008d90:	4614      	mov	r4, r2
 8008d92:	d50e      	bpl.n	8008db2 <_svfiprintf_r+0x32>
 8008d94:	690b      	ldr	r3, [r1, #16]
 8008d96:	b963      	cbnz	r3, 8008db2 <_svfiprintf_r+0x32>
 8008d98:	2140      	movs	r1, #64	; 0x40
 8008d9a:	f7ff ff21 	bl	8008be0 <_malloc_r>
 8008d9e:	6028      	str	r0, [r5, #0]
 8008da0:	6128      	str	r0, [r5, #16]
 8008da2:	b920      	cbnz	r0, 8008dae <_svfiprintf_r+0x2e>
 8008da4:	230c      	movs	r3, #12
 8008da6:	603b      	str	r3, [r7, #0]
 8008da8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dac:	e0d1      	b.n	8008f52 <_svfiprintf_r+0x1d2>
 8008dae:	2340      	movs	r3, #64	; 0x40
 8008db0:	616b      	str	r3, [r5, #20]
 8008db2:	2300      	movs	r3, #0
 8008db4:	9309      	str	r3, [sp, #36]	; 0x24
 8008db6:	2320      	movs	r3, #32
 8008db8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008dbc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dc0:	2330      	movs	r3, #48	; 0x30
 8008dc2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008f6c <_svfiprintf_r+0x1ec>
 8008dc6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008dca:	f04f 0901 	mov.w	r9, #1
 8008dce:	4623      	mov	r3, r4
 8008dd0:	469a      	mov	sl, r3
 8008dd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dd6:	b10a      	cbz	r2, 8008ddc <_svfiprintf_r+0x5c>
 8008dd8:	2a25      	cmp	r2, #37	; 0x25
 8008dda:	d1f9      	bne.n	8008dd0 <_svfiprintf_r+0x50>
 8008ddc:	ebba 0b04 	subs.w	fp, sl, r4
 8008de0:	d00b      	beq.n	8008dfa <_svfiprintf_r+0x7a>
 8008de2:	465b      	mov	r3, fp
 8008de4:	4622      	mov	r2, r4
 8008de6:	4629      	mov	r1, r5
 8008de8:	4638      	mov	r0, r7
 8008dea:	f7ff ff6d 	bl	8008cc8 <__ssputs_r>
 8008dee:	3001      	adds	r0, #1
 8008df0:	f000 80aa 	beq.w	8008f48 <_svfiprintf_r+0x1c8>
 8008df4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008df6:	445a      	add	r2, fp
 8008df8:	9209      	str	r2, [sp, #36]	; 0x24
 8008dfa:	f89a 3000 	ldrb.w	r3, [sl]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	f000 80a2 	beq.w	8008f48 <_svfiprintf_r+0x1c8>
 8008e04:	2300      	movs	r3, #0
 8008e06:	f04f 32ff 	mov.w	r2, #4294967295
 8008e0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e0e:	f10a 0a01 	add.w	sl, sl, #1
 8008e12:	9304      	str	r3, [sp, #16]
 8008e14:	9307      	str	r3, [sp, #28]
 8008e16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e1a:	931a      	str	r3, [sp, #104]	; 0x68
 8008e1c:	4654      	mov	r4, sl
 8008e1e:	2205      	movs	r2, #5
 8008e20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e24:	4851      	ldr	r0, [pc, #324]	; (8008f6c <_svfiprintf_r+0x1ec>)
 8008e26:	f7f7 f9e3 	bl	80001f0 <memchr>
 8008e2a:	9a04      	ldr	r2, [sp, #16]
 8008e2c:	b9d8      	cbnz	r0, 8008e66 <_svfiprintf_r+0xe6>
 8008e2e:	06d0      	lsls	r0, r2, #27
 8008e30:	bf44      	itt	mi
 8008e32:	2320      	movmi	r3, #32
 8008e34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e38:	0711      	lsls	r1, r2, #28
 8008e3a:	bf44      	itt	mi
 8008e3c:	232b      	movmi	r3, #43	; 0x2b
 8008e3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e42:	f89a 3000 	ldrb.w	r3, [sl]
 8008e46:	2b2a      	cmp	r3, #42	; 0x2a
 8008e48:	d015      	beq.n	8008e76 <_svfiprintf_r+0xf6>
 8008e4a:	9a07      	ldr	r2, [sp, #28]
 8008e4c:	4654      	mov	r4, sl
 8008e4e:	2000      	movs	r0, #0
 8008e50:	f04f 0c0a 	mov.w	ip, #10
 8008e54:	4621      	mov	r1, r4
 8008e56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e5a:	3b30      	subs	r3, #48	; 0x30
 8008e5c:	2b09      	cmp	r3, #9
 8008e5e:	d94e      	bls.n	8008efe <_svfiprintf_r+0x17e>
 8008e60:	b1b0      	cbz	r0, 8008e90 <_svfiprintf_r+0x110>
 8008e62:	9207      	str	r2, [sp, #28]
 8008e64:	e014      	b.n	8008e90 <_svfiprintf_r+0x110>
 8008e66:	eba0 0308 	sub.w	r3, r0, r8
 8008e6a:	fa09 f303 	lsl.w	r3, r9, r3
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	9304      	str	r3, [sp, #16]
 8008e72:	46a2      	mov	sl, r4
 8008e74:	e7d2      	b.n	8008e1c <_svfiprintf_r+0x9c>
 8008e76:	9b03      	ldr	r3, [sp, #12]
 8008e78:	1d19      	adds	r1, r3, #4
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	9103      	str	r1, [sp, #12]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	bfbb      	ittet	lt
 8008e82:	425b      	neglt	r3, r3
 8008e84:	f042 0202 	orrlt.w	r2, r2, #2
 8008e88:	9307      	strge	r3, [sp, #28]
 8008e8a:	9307      	strlt	r3, [sp, #28]
 8008e8c:	bfb8      	it	lt
 8008e8e:	9204      	strlt	r2, [sp, #16]
 8008e90:	7823      	ldrb	r3, [r4, #0]
 8008e92:	2b2e      	cmp	r3, #46	; 0x2e
 8008e94:	d10c      	bne.n	8008eb0 <_svfiprintf_r+0x130>
 8008e96:	7863      	ldrb	r3, [r4, #1]
 8008e98:	2b2a      	cmp	r3, #42	; 0x2a
 8008e9a:	d135      	bne.n	8008f08 <_svfiprintf_r+0x188>
 8008e9c:	9b03      	ldr	r3, [sp, #12]
 8008e9e:	1d1a      	adds	r2, r3, #4
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	9203      	str	r2, [sp, #12]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	bfb8      	it	lt
 8008ea8:	f04f 33ff 	movlt.w	r3, #4294967295
 8008eac:	3402      	adds	r4, #2
 8008eae:	9305      	str	r3, [sp, #20]
 8008eb0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008f7c <_svfiprintf_r+0x1fc>
 8008eb4:	7821      	ldrb	r1, [r4, #0]
 8008eb6:	2203      	movs	r2, #3
 8008eb8:	4650      	mov	r0, sl
 8008eba:	f7f7 f999 	bl	80001f0 <memchr>
 8008ebe:	b140      	cbz	r0, 8008ed2 <_svfiprintf_r+0x152>
 8008ec0:	2340      	movs	r3, #64	; 0x40
 8008ec2:	eba0 000a 	sub.w	r0, r0, sl
 8008ec6:	fa03 f000 	lsl.w	r0, r3, r0
 8008eca:	9b04      	ldr	r3, [sp, #16]
 8008ecc:	4303      	orrs	r3, r0
 8008ece:	3401      	adds	r4, #1
 8008ed0:	9304      	str	r3, [sp, #16]
 8008ed2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ed6:	4826      	ldr	r0, [pc, #152]	; (8008f70 <_svfiprintf_r+0x1f0>)
 8008ed8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008edc:	2206      	movs	r2, #6
 8008ede:	f7f7 f987 	bl	80001f0 <memchr>
 8008ee2:	2800      	cmp	r0, #0
 8008ee4:	d038      	beq.n	8008f58 <_svfiprintf_r+0x1d8>
 8008ee6:	4b23      	ldr	r3, [pc, #140]	; (8008f74 <_svfiprintf_r+0x1f4>)
 8008ee8:	bb1b      	cbnz	r3, 8008f32 <_svfiprintf_r+0x1b2>
 8008eea:	9b03      	ldr	r3, [sp, #12]
 8008eec:	3307      	adds	r3, #7
 8008eee:	f023 0307 	bic.w	r3, r3, #7
 8008ef2:	3308      	adds	r3, #8
 8008ef4:	9303      	str	r3, [sp, #12]
 8008ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ef8:	4433      	add	r3, r6
 8008efa:	9309      	str	r3, [sp, #36]	; 0x24
 8008efc:	e767      	b.n	8008dce <_svfiprintf_r+0x4e>
 8008efe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f02:	460c      	mov	r4, r1
 8008f04:	2001      	movs	r0, #1
 8008f06:	e7a5      	b.n	8008e54 <_svfiprintf_r+0xd4>
 8008f08:	2300      	movs	r3, #0
 8008f0a:	3401      	adds	r4, #1
 8008f0c:	9305      	str	r3, [sp, #20]
 8008f0e:	4619      	mov	r1, r3
 8008f10:	f04f 0c0a 	mov.w	ip, #10
 8008f14:	4620      	mov	r0, r4
 8008f16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f1a:	3a30      	subs	r2, #48	; 0x30
 8008f1c:	2a09      	cmp	r2, #9
 8008f1e:	d903      	bls.n	8008f28 <_svfiprintf_r+0x1a8>
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d0c5      	beq.n	8008eb0 <_svfiprintf_r+0x130>
 8008f24:	9105      	str	r1, [sp, #20]
 8008f26:	e7c3      	b.n	8008eb0 <_svfiprintf_r+0x130>
 8008f28:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f2c:	4604      	mov	r4, r0
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e7f0      	b.n	8008f14 <_svfiprintf_r+0x194>
 8008f32:	ab03      	add	r3, sp, #12
 8008f34:	9300      	str	r3, [sp, #0]
 8008f36:	462a      	mov	r2, r5
 8008f38:	4b0f      	ldr	r3, [pc, #60]	; (8008f78 <_svfiprintf_r+0x1f8>)
 8008f3a:	a904      	add	r1, sp, #16
 8008f3c:	4638      	mov	r0, r7
 8008f3e:	f7fc f9d7 	bl	80052f0 <_printf_float>
 8008f42:	1c42      	adds	r2, r0, #1
 8008f44:	4606      	mov	r6, r0
 8008f46:	d1d6      	bne.n	8008ef6 <_svfiprintf_r+0x176>
 8008f48:	89ab      	ldrh	r3, [r5, #12]
 8008f4a:	065b      	lsls	r3, r3, #25
 8008f4c:	f53f af2c 	bmi.w	8008da8 <_svfiprintf_r+0x28>
 8008f50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f52:	b01d      	add	sp, #116	; 0x74
 8008f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f58:	ab03      	add	r3, sp, #12
 8008f5a:	9300      	str	r3, [sp, #0]
 8008f5c:	462a      	mov	r2, r5
 8008f5e:	4b06      	ldr	r3, [pc, #24]	; (8008f78 <_svfiprintf_r+0x1f8>)
 8008f60:	a904      	add	r1, sp, #16
 8008f62:	4638      	mov	r0, r7
 8008f64:	f7fc fc68 	bl	8005838 <_printf_i>
 8008f68:	e7eb      	b.n	8008f42 <_svfiprintf_r+0x1c2>
 8008f6a:	bf00      	nop
 8008f6c:	0800a05c 	.word	0x0800a05c
 8008f70:	0800a066 	.word	0x0800a066
 8008f74:	080052f1 	.word	0x080052f1
 8008f78:	08008cc9 	.word	0x08008cc9
 8008f7c:	0800a062 	.word	0x0800a062

08008f80 <__sfputc_r>:
 8008f80:	6893      	ldr	r3, [r2, #8]
 8008f82:	3b01      	subs	r3, #1
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	b410      	push	{r4}
 8008f88:	6093      	str	r3, [r2, #8]
 8008f8a:	da08      	bge.n	8008f9e <__sfputc_r+0x1e>
 8008f8c:	6994      	ldr	r4, [r2, #24]
 8008f8e:	42a3      	cmp	r3, r4
 8008f90:	db01      	blt.n	8008f96 <__sfputc_r+0x16>
 8008f92:	290a      	cmp	r1, #10
 8008f94:	d103      	bne.n	8008f9e <__sfputc_r+0x1e>
 8008f96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f9a:	f000 b979 	b.w	8009290 <__swbuf_r>
 8008f9e:	6813      	ldr	r3, [r2, #0]
 8008fa0:	1c58      	adds	r0, r3, #1
 8008fa2:	6010      	str	r0, [r2, #0]
 8008fa4:	7019      	strb	r1, [r3, #0]
 8008fa6:	4608      	mov	r0, r1
 8008fa8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008fac:	4770      	bx	lr

08008fae <__sfputs_r>:
 8008fae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fb0:	4606      	mov	r6, r0
 8008fb2:	460f      	mov	r7, r1
 8008fb4:	4614      	mov	r4, r2
 8008fb6:	18d5      	adds	r5, r2, r3
 8008fb8:	42ac      	cmp	r4, r5
 8008fba:	d101      	bne.n	8008fc0 <__sfputs_r+0x12>
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	e007      	b.n	8008fd0 <__sfputs_r+0x22>
 8008fc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fc4:	463a      	mov	r2, r7
 8008fc6:	4630      	mov	r0, r6
 8008fc8:	f7ff ffda 	bl	8008f80 <__sfputc_r>
 8008fcc:	1c43      	adds	r3, r0, #1
 8008fce:	d1f3      	bne.n	8008fb8 <__sfputs_r+0xa>
 8008fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008fd4 <_vfiprintf_r>:
 8008fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd8:	460d      	mov	r5, r1
 8008fda:	b09d      	sub	sp, #116	; 0x74
 8008fdc:	4614      	mov	r4, r2
 8008fde:	4698      	mov	r8, r3
 8008fe0:	4606      	mov	r6, r0
 8008fe2:	b118      	cbz	r0, 8008fec <_vfiprintf_r+0x18>
 8008fe4:	6983      	ldr	r3, [r0, #24]
 8008fe6:	b90b      	cbnz	r3, 8008fec <_vfiprintf_r+0x18>
 8008fe8:	f000 fb42 	bl	8009670 <__sinit>
 8008fec:	4b89      	ldr	r3, [pc, #548]	; (8009214 <_vfiprintf_r+0x240>)
 8008fee:	429d      	cmp	r5, r3
 8008ff0:	d11b      	bne.n	800902a <_vfiprintf_r+0x56>
 8008ff2:	6875      	ldr	r5, [r6, #4]
 8008ff4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ff6:	07d9      	lsls	r1, r3, #31
 8008ff8:	d405      	bmi.n	8009006 <_vfiprintf_r+0x32>
 8008ffa:	89ab      	ldrh	r3, [r5, #12]
 8008ffc:	059a      	lsls	r2, r3, #22
 8008ffe:	d402      	bmi.n	8009006 <_vfiprintf_r+0x32>
 8009000:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009002:	f000 fbd3 	bl	80097ac <__retarget_lock_acquire_recursive>
 8009006:	89ab      	ldrh	r3, [r5, #12]
 8009008:	071b      	lsls	r3, r3, #28
 800900a:	d501      	bpl.n	8009010 <_vfiprintf_r+0x3c>
 800900c:	692b      	ldr	r3, [r5, #16]
 800900e:	b9eb      	cbnz	r3, 800904c <_vfiprintf_r+0x78>
 8009010:	4629      	mov	r1, r5
 8009012:	4630      	mov	r0, r6
 8009014:	f000 f99c 	bl	8009350 <__swsetup_r>
 8009018:	b1c0      	cbz	r0, 800904c <_vfiprintf_r+0x78>
 800901a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800901c:	07dc      	lsls	r4, r3, #31
 800901e:	d50e      	bpl.n	800903e <_vfiprintf_r+0x6a>
 8009020:	f04f 30ff 	mov.w	r0, #4294967295
 8009024:	b01d      	add	sp, #116	; 0x74
 8009026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800902a:	4b7b      	ldr	r3, [pc, #492]	; (8009218 <_vfiprintf_r+0x244>)
 800902c:	429d      	cmp	r5, r3
 800902e:	d101      	bne.n	8009034 <_vfiprintf_r+0x60>
 8009030:	68b5      	ldr	r5, [r6, #8]
 8009032:	e7df      	b.n	8008ff4 <_vfiprintf_r+0x20>
 8009034:	4b79      	ldr	r3, [pc, #484]	; (800921c <_vfiprintf_r+0x248>)
 8009036:	429d      	cmp	r5, r3
 8009038:	bf08      	it	eq
 800903a:	68f5      	ldreq	r5, [r6, #12]
 800903c:	e7da      	b.n	8008ff4 <_vfiprintf_r+0x20>
 800903e:	89ab      	ldrh	r3, [r5, #12]
 8009040:	0598      	lsls	r0, r3, #22
 8009042:	d4ed      	bmi.n	8009020 <_vfiprintf_r+0x4c>
 8009044:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009046:	f000 fbb2 	bl	80097ae <__retarget_lock_release_recursive>
 800904a:	e7e9      	b.n	8009020 <_vfiprintf_r+0x4c>
 800904c:	2300      	movs	r3, #0
 800904e:	9309      	str	r3, [sp, #36]	; 0x24
 8009050:	2320      	movs	r3, #32
 8009052:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009056:	f8cd 800c 	str.w	r8, [sp, #12]
 800905a:	2330      	movs	r3, #48	; 0x30
 800905c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009220 <_vfiprintf_r+0x24c>
 8009060:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009064:	f04f 0901 	mov.w	r9, #1
 8009068:	4623      	mov	r3, r4
 800906a:	469a      	mov	sl, r3
 800906c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009070:	b10a      	cbz	r2, 8009076 <_vfiprintf_r+0xa2>
 8009072:	2a25      	cmp	r2, #37	; 0x25
 8009074:	d1f9      	bne.n	800906a <_vfiprintf_r+0x96>
 8009076:	ebba 0b04 	subs.w	fp, sl, r4
 800907a:	d00b      	beq.n	8009094 <_vfiprintf_r+0xc0>
 800907c:	465b      	mov	r3, fp
 800907e:	4622      	mov	r2, r4
 8009080:	4629      	mov	r1, r5
 8009082:	4630      	mov	r0, r6
 8009084:	f7ff ff93 	bl	8008fae <__sfputs_r>
 8009088:	3001      	adds	r0, #1
 800908a:	f000 80aa 	beq.w	80091e2 <_vfiprintf_r+0x20e>
 800908e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009090:	445a      	add	r2, fp
 8009092:	9209      	str	r2, [sp, #36]	; 0x24
 8009094:	f89a 3000 	ldrb.w	r3, [sl]
 8009098:	2b00      	cmp	r3, #0
 800909a:	f000 80a2 	beq.w	80091e2 <_vfiprintf_r+0x20e>
 800909e:	2300      	movs	r3, #0
 80090a0:	f04f 32ff 	mov.w	r2, #4294967295
 80090a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090a8:	f10a 0a01 	add.w	sl, sl, #1
 80090ac:	9304      	str	r3, [sp, #16]
 80090ae:	9307      	str	r3, [sp, #28]
 80090b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80090b4:	931a      	str	r3, [sp, #104]	; 0x68
 80090b6:	4654      	mov	r4, sl
 80090b8:	2205      	movs	r2, #5
 80090ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090be:	4858      	ldr	r0, [pc, #352]	; (8009220 <_vfiprintf_r+0x24c>)
 80090c0:	f7f7 f896 	bl	80001f0 <memchr>
 80090c4:	9a04      	ldr	r2, [sp, #16]
 80090c6:	b9d8      	cbnz	r0, 8009100 <_vfiprintf_r+0x12c>
 80090c8:	06d1      	lsls	r1, r2, #27
 80090ca:	bf44      	itt	mi
 80090cc:	2320      	movmi	r3, #32
 80090ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090d2:	0713      	lsls	r3, r2, #28
 80090d4:	bf44      	itt	mi
 80090d6:	232b      	movmi	r3, #43	; 0x2b
 80090d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090dc:	f89a 3000 	ldrb.w	r3, [sl]
 80090e0:	2b2a      	cmp	r3, #42	; 0x2a
 80090e2:	d015      	beq.n	8009110 <_vfiprintf_r+0x13c>
 80090e4:	9a07      	ldr	r2, [sp, #28]
 80090e6:	4654      	mov	r4, sl
 80090e8:	2000      	movs	r0, #0
 80090ea:	f04f 0c0a 	mov.w	ip, #10
 80090ee:	4621      	mov	r1, r4
 80090f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090f4:	3b30      	subs	r3, #48	; 0x30
 80090f6:	2b09      	cmp	r3, #9
 80090f8:	d94e      	bls.n	8009198 <_vfiprintf_r+0x1c4>
 80090fa:	b1b0      	cbz	r0, 800912a <_vfiprintf_r+0x156>
 80090fc:	9207      	str	r2, [sp, #28]
 80090fe:	e014      	b.n	800912a <_vfiprintf_r+0x156>
 8009100:	eba0 0308 	sub.w	r3, r0, r8
 8009104:	fa09 f303 	lsl.w	r3, r9, r3
 8009108:	4313      	orrs	r3, r2
 800910a:	9304      	str	r3, [sp, #16]
 800910c:	46a2      	mov	sl, r4
 800910e:	e7d2      	b.n	80090b6 <_vfiprintf_r+0xe2>
 8009110:	9b03      	ldr	r3, [sp, #12]
 8009112:	1d19      	adds	r1, r3, #4
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	9103      	str	r1, [sp, #12]
 8009118:	2b00      	cmp	r3, #0
 800911a:	bfbb      	ittet	lt
 800911c:	425b      	neglt	r3, r3
 800911e:	f042 0202 	orrlt.w	r2, r2, #2
 8009122:	9307      	strge	r3, [sp, #28]
 8009124:	9307      	strlt	r3, [sp, #28]
 8009126:	bfb8      	it	lt
 8009128:	9204      	strlt	r2, [sp, #16]
 800912a:	7823      	ldrb	r3, [r4, #0]
 800912c:	2b2e      	cmp	r3, #46	; 0x2e
 800912e:	d10c      	bne.n	800914a <_vfiprintf_r+0x176>
 8009130:	7863      	ldrb	r3, [r4, #1]
 8009132:	2b2a      	cmp	r3, #42	; 0x2a
 8009134:	d135      	bne.n	80091a2 <_vfiprintf_r+0x1ce>
 8009136:	9b03      	ldr	r3, [sp, #12]
 8009138:	1d1a      	adds	r2, r3, #4
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	9203      	str	r2, [sp, #12]
 800913e:	2b00      	cmp	r3, #0
 8009140:	bfb8      	it	lt
 8009142:	f04f 33ff 	movlt.w	r3, #4294967295
 8009146:	3402      	adds	r4, #2
 8009148:	9305      	str	r3, [sp, #20]
 800914a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009230 <_vfiprintf_r+0x25c>
 800914e:	7821      	ldrb	r1, [r4, #0]
 8009150:	2203      	movs	r2, #3
 8009152:	4650      	mov	r0, sl
 8009154:	f7f7 f84c 	bl	80001f0 <memchr>
 8009158:	b140      	cbz	r0, 800916c <_vfiprintf_r+0x198>
 800915a:	2340      	movs	r3, #64	; 0x40
 800915c:	eba0 000a 	sub.w	r0, r0, sl
 8009160:	fa03 f000 	lsl.w	r0, r3, r0
 8009164:	9b04      	ldr	r3, [sp, #16]
 8009166:	4303      	orrs	r3, r0
 8009168:	3401      	adds	r4, #1
 800916a:	9304      	str	r3, [sp, #16]
 800916c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009170:	482c      	ldr	r0, [pc, #176]	; (8009224 <_vfiprintf_r+0x250>)
 8009172:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009176:	2206      	movs	r2, #6
 8009178:	f7f7 f83a 	bl	80001f0 <memchr>
 800917c:	2800      	cmp	r0, #0
 800917e:	d03f      	beq.n	8009200 <_vfiprintf_r+0x22c>
 8009180:	4b29      	ldr	r3, [pc, #164]	; (8009228 <_vfiprintf_r+0x254>)
 8009182:	bb1b      	cbnz	r3, 80091cc <_vfiprintf_r+0x1f8>
 8009184:	9b03      	ldr	r3, [sp, #12]
 8009186:	3307      	adds	r3, #7
 8009188:	f023 0307 	bic.w	r3, r3, #7
 800918c:	3308      	adds	r3, #8
 800918e:	9303      	str	r3, [sp, #12]
 8009190:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009192:	443b      	add	r3, r7
 8009194:	9309      	str	r3, [sp, #36]	; 0x24
 8009196:	e767      	b.n	8009068 <_vfiprintf_r+0x94>
 8009198:	fb0c 3202 	mla	r2, ip, r2, r3
 800919c:	460c      	mov	r4, r1
 800919e:	2001      	movs	r0, #1
 80091a0:	e7a5      	b.n	80090ee <_vfiprintf_r+0x11a>
 80091a2:	2300      	movs	r3, #0
 80091a4:	3401      	adds	r4, #1
 80091a6:	9305      	str	r3, [sp, #20]
 80091a8:	4619      	mov	r1, r3
 80091aa:	f04f 0c0a 	mov.w	ip, #10
 80091ae:	4620      	mov	r0, r4
 80091b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091b4:	3a30      	subs	r2, #48	; 0x30
 80091b6:	2a09      	cmp	r2, #9
 80091b8:	d903      	bls.n	80091c2 <_vfiprintf_r+0x1ee>
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d0c5      	beq.n	800914a <_vfiprintf_r+0x176>
 80091be:	9105      	str	r1, [sp, #20]
 80091c0:	e7c3      	b.n	800914a <_vfiprintf_r+0x176>
 80091c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80091c6:	4604      	mov	r4, r0
 80091c8:	2301      	movs	r3, #1
 80091ca:	e7f0      	b.n	80091ae <_vfiprintf_r+0x1da>
 80091cc:	ab03      	add	r3, sp, #12
 80091ce:	9300      	str	r3, [sp, #0]
 80091d0:	462a      	mov	r2, r5
 80091d2:	4b16      	ldr	r3, [pc, #88]	; (800922c <_vfiprintf_r+0x258>)
 80091d4:	a904      	add	r1, sp, #16
 80091d6:	4630      	mov	r0, r6
 80091d8:	f7fc f88a 	bl	80052f0 <_printf_float>
 80091dc:	4607      	mov	r7, r0
 80091de:	1c78      	adds	r0, r7, #1
 80091e0:	d1d6      	bne.n	8009190 <_vfiprintf_r+0x1bc>
 80091e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091e4:	07d9      	lsls	r1, r3, #31
 80091e6:	d405      	bmi.n	80091f4 <_vfiprintf_r+0x220>
 80091e8:	89ab      	ldrh	r3, [r5, #12]
 80091ea:	059a      	lsls	r2, r3, #22
 80091ec:	d402      	bmi.n	80091f4 <_vfiprintf_r+0x220>
 80091ee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091f0:	f000 fadd 	bl	80097ae <__retarget_lock_release_recursive>
 80091f4:	89ab      	ldrh	r3, [r5, #12]
 80091f6:	065b      	lsls	r3, r3, #25
 80091f8:	f53f af12 	bmi.w	8009020 <_vfiprintf_r+0x4c>
 80091fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091fe:	e711      	b.n	8009024 <_vfiprintf_r+0x50>
 8009200:	ab03      	add	r3, sp, #12
 8009202:	9300      	str	r3, [sp, #0]
 8009204:	462a      	mov	r2, r5
 8009206:	4b09      	ldr	r3, [pc, #36]	; (800922c <_vfiprintf_r+0x258>)
 8009208:	a904      	add	r1, sp, #16
 800920a:	4630      	mov	r0, r6
 800920c:	f7fc fb14 	bl	8005838 <_printf_i>
 8009210:	e7e4      	b.n	80091dc <_vfiprintf_r+0x208>
 8009212:	bf00      	nop
 8009214:	0800a090 	.word	0x0800a090
 8009218:	0800a0b0 	.word	0x0800a0b0
 800921c:	0800a070 	.word	0x0800a070
 8009220:	0800a05c 	.word	0x0800a05c
 8009224:	0800a066 	.word	0x0800a066
 8009228:	080052f1 	.word	0x080052f1
 800922c:	08008faf 	.word	0x08008faf
 8009230:	0800a062 	.word	0x0800a062
 8009234:	00000000 	.word	0x00000000

08009238 <nan>:
 8009238:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009240 <nan+0x8>
 800923c:	4770      	bx	lr
 800923e:	bf00      	nop
 8009240:	00000000 	.word	0x00000000
 8009244:	7ff80000 	.word	0x7ff80000

08009248 <_sbrk_r>:
 8009248:	b538      	push	{r3, r4, r5, lr}
 800924a:	4d06      	ldr	r5, [pc, #24]	; (8009264 <_sbrk_r+0x1c>)
 800924c:	2300      	movs	r3, #0
 800924e:	4604      	mov	r4, r0
 8009250:	4608      	mov	r0, r1
 8009252:	602b      	str	r3, [r5, #0]
 8009254:	f7f8 fe40 	bl	8001ed8 <_sbrk>
 8009258:	1c43      	adds	r3, r0, #1
 800925a:	d102      	bne.n	8009262 <_sbrk_r+0x1a>
 800925c:	682b      	ldr	r3, [r5, #0]
 800925e:	b103      	cbz	r3, 8009262 <_sbrk_r+0x1a>
 8009260:	6023      	str	r3, [r4, #0]
 8009262:	bd38      	pop	{r3, r4, r5, pc}
 8009264:	20000f7c 	.word	0x20000f7c

08009268 <strncmp>:
 8009268:	b510      	push	{r4, lr}
 800926a:	b17a      	cbz	r2, 800928c <strncmp+0x24>
 800926c:	4603      	mov	r3, r0
 800926e:	3901      	subs	r1, #1
 8009270:	1884      	adds	r4, r0, r2
 8009272:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009276:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800927a:	4290      	cmp	r0, r2
 800927c:	d101      	bne.n	8009282 <strncmp+0x1a>
 800927e:	42a3      	cmp	r3, r4
 8009280:	d101      	bne.n	8009286 <strncmp+0x1e>
 8009282:	1a80      	subs	r0, r0, r2
 8009284:	bd10      	pop	{r4, pc}
 8009286:	2800      	cmp	r0, #0
 8009288:	d1f3      	bne.n	8009272 <strncmp+0xa>
 800928a:	e7fa      	b.n	8009282 <strncmp+0x1a>
 800928c:	4610      	mov	r0, r2
 800928e:	e7f9      	b.n	8009284 <strncmp+0x1c>

08009290 <__swbuf_r>:
 8009290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009292:	460e      	mov	r6, r1
 8009294:	4614      	mov	r4, r2
 8009296:	4605      	mov	r5, r0
 8009298:	b118      	cbz	r0, 80092a2 <__swbuf_r+0x12>
 800929a:	6983      	ldr	r3, [r0, #24]
 800929c:	b90b      	cbnz	r3, 80092a2 <__swbuf_r+0x12>
 800929e:	f000 f9e7 	bl	8009670 <__sinit>
 80092a2:	4b21      	ldr	r3, [pc, #132]	; (8009328 <__swbuf_r+0x98>)
 80092a4:	429c      	cmp	r4, r3
 80092a6:	d12b      	bne.n	8009300 <__swbuf_r+0x70>
 80092a8:	686c      	ldr	r4, [r5, #4]
 80092aa:	69a3      	ldr	r3, [r4, #24]
 80092ac:	60a3      	str	r3, [r4, #8]
 80092ae:	89a3      	ldrh	r3, [r4, #12]
 80092b0:	071a      	lsls	r2, r3, #28
 80092b2:	d52f      	bpl.n	8009314 <__swbuf_r+0x84>
 80092b4:	6923      	ldr	r3, [r4, #16]
 80092b6:	b36b      	cbz	r3, 8009314 <__swbuf_r+0x84>
 80092b8:	6923      	ldr	r3, [r4, #16]
 80092ba:	6820      	ldr	r0, [r4, #0]
 80092bc:	1ac0      	subs	r0, r0, r3
 80092be:	6963      	ldr	r3, [r4, #20]
 80092c0:	b2f6      	uxtb	r6, r6
 80092c2:	4283      	cmp	r3, r0
 80092c4:	4637      	mov	r7, r6
 80092c6:	dc04      	bgt.n	80092d2 <__swbuf_r+0x42>
 80092c8:	4621      	mov	r1, r4
 80092ca:	4628      	mov	r0, r5
 80092cc:	f000 f93c 	bl	8009548 <_fflush_r>
 80092d0:	bb30      	cbnz	r0, 8009320 <__swbuf_r+0x90>
 80092d2:	68a3      	ldr	r3, [r4, #8]
 80092d4:	3b01      	subs	r3, #1
 80092d6:	60a3      	str	r3, [r4, #8]
 80092d8:	6823      	ldr	r3, [r4, #0]
 80092da:	1c5a      	adds	r2, r3, #1
 80092dc:	6022      	str	r2, [r4, #0]
 80092de:	701e      	strb	r6, [r3, #0]
 80092e0:	6963      	ldr	r3, [r4, #20]
 80092e2:	3001      	adds	r0, #1
 80092e4:	4283      	cmp	r3, r0
 80092e6:	d004      	beq.n	80092f2 <__swbuf_r+0x62>
 80092e8:	89a3      	ldrh	r3, [r4, #12]
 80092ea:	07db      	lsls	r3, r3, #31
 80092ec:	d506      	bpl.n	80092fc <__swbuf_r+0x6c>
 80092ee:	2e0a      	cmp	r6, #10
 80092f0:	d104      	bne.n	80092fc <__swbuf_r+0x6c>
 80092f2:	4621      	mov	r1, r4
 80092f4:	4628      	mov	r0, r5
 80092f6:	f000 f927 	bl	8009548 <_fflush_r>
 80092fa:	b988      	cbnz	r0, 8009320 <__swbuf_r+0x90>
 80092fc:	4638      	mov	r0, r7
 80092fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009300:	4b0a      	ldr	r3, [pc, #40]	; (800932c <__swbuf_r+0x9c>)
 8009302:	429c      	cmp	r4, r3
 8009304:	d101      	bne.n	800930a <__swbuf_r+0x7a>
 8009306:	68ac      	ldr	r4, [r5, #8]
 8009308:	e7cf      	b.n	80092aa <__swbuf_r+0x1a>
 800930a:	4b09      	ldr	r3, [pc, #36]	; (8009330 <__swbuf_r+0xa0>)
 800930c:	429c      	cmp	r4, r3
 800930e:	bf08      	it	eq
 8009310:	68ec      	ldreq	r4, [r5, #12]
 8009312:	e7ca      	b.n	80092aa <__swbuf_r+0x1a>
 8009314:	4621      	mov	r1, r4
 8009316:	4628      	mov	r0, r5
 8009318:	f000 f81a 	bl	8009350 <__swsetup_r>
 800931c:	2800      	cmp	r0, #0
 800931e:	d0cb      	beq.n	80092b8 <__swbuf_r+0x28>
 8009320:	f04f 37ff 	mov.w	r7, #4294967295
 8009324:	e7ea      	b.n	80092fc <__swbuf_r+0x6c>
 8009326:	bf00      	nop
 8009328:	0800a090 	.word	0x0800a090
 800932c:	0800a0b0 	.word	0x0800a0b0
 8009330:	0800a070 	.word	0x0800a070

08009334 <__ascii_wctomb>:
 8009334:	b149      	cbz	r1, 800934a <__ascii_wctomb+0x16>
 8009336:	2aff      	cmp	r2, #255	; 0xff
 8009338:	bf85      	ittet	hi
 800933a:	238a      	movhi	r3, #138	; 0x8a
 800933c:	6003      	strhi	r3, [r0, #0]
 800933e:	700a      	strbls	r2, [r1, #0]
 8009340:	f04f 30ff 	movhi.w	r0, #4294967295
 8009344:	bf98      	it	ls
 8009346:	2001      	movls	r0, #1
 8009348:	4770      	bx	lr
 800934a:	4608      	mov	r0, r1
 800934c:	4770      	bx	lr
	...

08009350 <__swsetup_r>:
 8009350:	4b32      	ldr	r3, [pc, #200]	; (800941c <__swsetup_r+0xcc>)
 8009352:	b570      	push	{r4, r5, r6, lr}
 8009354:	681d      	ldr	r5, [r3, #0]
 8009356:	4606      	mov	r6, r0
 8009358:	460c      	mov	r4, r1
 800935a:	b125      	cbz	r5, 8009366 <__swsetup_r+0x16>
 800935c:	69ab      	ldr	r3, [r5, #24]
 800935e:	b913      	cbnz	r3, 8009366 <__swsetup_r+0x16>
 8009360:	4628      	mov	r0, r5
 8009362:	f000 f985 	bl	8009670 <__sinit>
 8009366:	4b2e      	ldr	r3, [pc, #184]	; (8009420 <__swsetup_r+0xd0>)
 8009368:	429c      	cmp	r4, r3
 800936a:	d10f      	bne.n	800938c <__swsetup_r+0x3c>
 800936c:	686c      	ldr	r4, [r5, #4]
 800936e:	89a3      	ldrh	r3, [r4, #12]
 8009370:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009374:	0719      	lsls	r1, r3, #28
 8009376:	d42c      	bmi.n	80093d2 <__swsetup_r+0x82>
 8009378:	06dd      	lsls	r5, r3, #27
 800937a:	d411      	bmi.n	80093a0 <__swsetup_r+0x50>
 800937c:	2309      	movs	r3, #9
 800937e:	6033      	str	r3, [r6, #0]
 8009380:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009384:	81a3      	strh	r3, [r4, #12]
 8009386:	f04f 30ff 	mov.w	r0, #4294967295
 800938a:	e03e      	b.n	800940a <__swsetup_r+0xba>
 800938c:	4b25      	ldr	r3, [pc, #148]	; (8009424 <__swsetup_r+0xd4>)
 800938e:	429c      	cmp	r4, r3
 8009390:	d101      	bne.n	8009396 <__swsetup_r+0x46>
 8009392:	68ac      	ldr	r4, [r5, #8]
 8009394:	e7eb      	b.n	800936e <__swsetup_r+0x1e>
 8009396:	4b24      	ldr	r3, [pc, #144]	; (8009428 <__swsetup_r+0xd8>)
 8009398:	429c      	cmp	r4, r3
 800939a:	bf08      	it	eq
 800939c:	68ec      	ldreq	r4, [r5, #12]
 800939e:	e7e6      	b.n	800936e <__swsetup_r+0x1e>
 80093a0:	0758      	lsls	r0, r3, #29
 80093a2:	d512      	bpl.n	80093ca <__swsetup_r+0x7a>
 80093a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80093a6:	b141      	cbz	r1, 80093ba <__swsetup_r+0x6a>
 80093a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80093ac:	4299      	cmp	r1, r3
 80093ae:	d002      	beq.n	80093b6 <__swsetup_r+0x66>
 80093b0:	4630      	mov	r0, r6
 80093b2:	f7ff fba9 	bl	8008b08 <_free_r>
 80093b6:	2300      	movs	r3, #0
 80093b8:	6363      	str	r3, [r4, #52]	; 0x34
 80093ba:	89a3      	ldrh	r3, [r4, #12]
 80093bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80093c0:	81a3      	strh	r3, [r4, #12]
 80093c2:	2300      	movs	r3, #0
 80093c4:	6063      	str	r3, [r4, #4]
 80093c6:	6923      	ldr	r3, [r4, #16]
 80093c8:	6023      	str	r3, [r4, #0]
 80093ca:	89a3      	ldrh	r3, [r4, #12]
 80093cc:	f043 0308 	orr.w	r3, r3, #8
 80093d0:	81a3      	strh	r3, [r4, #12]
 80093d2:	6923      	ldr	r3, [r4, #16]
 80093d4:	b94b      	cbnz	r3, 80093ea <__swsetup_r+0x9a>
 80093d6:	89a3      	ldrh	r3, [r4, #12]
 80093d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80093dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80093e0:	d003      	beq.n	80093ea <__swsetup_r+0x9a>
 80093e2:	4621      	mov	r1, r4
 80093e4:	4630      	mov	r0, r6
 80093e6:	f000 fa09 	bl	80097fc <__smakebuf_r>
 80093ea:	89a0      	ldrh	r0, [r4, #12]
 80093ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093f0:	f010 0301 	ands.w	r3, r0, #1
 80093f4:	d00a      	beq.n	800940c <__swsetup_r+0xbc>
 80093f6:	2300      	movs	r3, #0
 80093f8:	60a3      	str	r3, [r4, #8]
 80093fa:	6963      	ldr	r3, [r4, #20]
 80093fc:	425b      	negs	r3, r3
 80093fe:	61a3      	str	r3, [r4, #24]
 8009400:	6923      	ldr	r3, [r4, #16]
 8009402:	b943      	cbnz	r3, 8009416 <__swsetup_r+0xc6>
 8009404:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009408:	d1ba      	bne.n	8009380 <__swsetup_r+0x30>
 800940a:	bd70      	pop	{r4, r5, r6, pc}
 800940c:	0781      	lsls	r1, r0, #30
 800940e:	bf58      	it	pl
 8009410:	6963      	ldrpl	r3, [r4, #20]
 8009412:	60a3      	str	r3, [r4, #8]
 8009414:	e7f4      	b.n	8009400 <__swsetup_r+0xb0>
 8009416:	2000      	movs	r0, #0
 8009418:	e7f7      	b.n	800940a <__swsetup_r+0xba>
 800941a:	bf00      	nop
 800941c:	20000020 	.word	0x20000020
 8009420:	0800a090 	.word	0x0800a090
 8009424:	0800a0b0 	.word	0x0800a0b0
 8009428:	0800a070 	.word	0x0800a070

0800942c <abort>:
 800942c:	b508      	push	{r3, lr}
 800942e:	2006      	movs	r0, #6
 8009430:	f000 faa2 	bl	8009978 <raise>
 8009434:	2001      	movs	r0, #1
 8009436:	f7f8 fcd7 	bl	8001de8 <_exit>
	...

0800943c <__sflush_r>:
 800943c:	898a      	ldrh	r2, [r1, #12]
 800943e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009442:	4605      	mov	r5, r0
 8009444:	0710      	lsls	r0, r2, #28
 8009446:	460c      	mov	r4, r1
 8009448:	d458      	bmi.n	80094fc <__sflush_r+0xc0>
 800944a:	684b      	ldr	r3, [r1, #4]
 800944c:	2b00      	cmp	r3, #0
 800944e:	dc05      	bgt.n	800945c <__sflush_r+0x20>
 8009450:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009452:	2b00      	cmp	r3, #0
 8009454:	dc02      	bgt.n	800945c <__sflush_r+0x20>
 8009456:	2000      	movs	r0, #0
 8009458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800945c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800945e:	2e00      	cmp	r6, #0
 8009460:	d0f9      	beq.n	8009456 <__sflush_r+0x1a>
 8009462:	2300      	movs	r3, #0
 8009464:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009468:	682f      	ldr	r7, [r5, #0]
 800946a:	602b      	str	r3, [r5, #0]
 800946c:	d032      	beq.n	80094d4 <__sflush_r+0x98>
 800946e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009470:	89a3      	ldrh	r3, [r4, #12]
 8009472:	075a      	lsls	r2, r3, #29
 8009474:	d505      	bpl.n	8009482 <__sflush_r+0x46>
 8009476:	6863      	ldr	r3, [r4, #4]
 8009478:	1ac0      	subs	r0, r0, r3
 800947a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800947c:	b10b      	cbz	r3, 8009482 <__sflush_r+0x46>
 800947e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009480:	1ac0      	subs	r0, r0, r3
 8009482:	2300      	movs	r3, #0
 8009484:	4602      	mov	r2, r0
 8009486:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009488:	6a21      	ldr	r1, [r4, #32]
 800948a:	4628      	mov	r0, r5
 800948c:	47b0      	blx	r6
 800948e:	1c43      	adds	r3, r0, #1
 8009490:	89a3      	ldrh	r3, [r4, #12]
 8009492:	d106      	bne.n	80094a2 <__sflush_r+0x66>
 8009494:	6829      	ldr	r1, [r5, #0]
 8009496:	291d      	cmp	r1, #29
 8009498:	d82c      	bhi.n	80094f4 <__sflush_r+0xb8>
 800949a:	4a2a      	ldr	r2, [pc, #168]	; (8009544 <__sflush_r+0x108>)
 800949c:	40ca      	lsrs	r2, r1
 800949e:	07d6      	lsls	r6, r2, #31
 80094a0:	d528      	bpl.n	80094f4 <__sflush_r+0xb8>
 80094a2:	2200      	movs	r2, #0
 80094a4:	6062      	str	r2, [r4, #4]
 80094a6:	04d9      	lsls	r1, r3, #19
 80094a8:	6922      	ldr	r2, [r4, #16]
 80094aa:	6022      	str	r2, [r4, #0]
 80094ac:	d504      	bpl.n	80094b8 <__sflush_r+0x7c>
 80094ae:	1c42      	adds	r2, r0, #1
 80094b0:	d101      	bne.n	80094b6 <__sflush_r+0x7a>
 80094b2:	682b      	ldr	r3, [r5, #0]
 80094b4:	b903      	cbnz	r3, 80094b8 <__sflush_r+0x7c>
 80094b6:	6560      	str	r0, [r4, #84]	; 0x54
 80094b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094ba:	602f      	str	r7, [r5, #0]
 80094bc:	2900      	cmp	r1, #0
 80094be:	d0ca      	beq.n	8009456 <__sflush_r+0x1a>
 80094c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094c4:	4299      	cmp	r1, r3
 80094c6:	d002      	beq.n	80094ce <__sflush_r+0x92>
 80094c8:	4628      	mov	r0, r5
 80094ca:	f7ff fb1d 	bl	8008b08 <_free_r>
 80094ce:	2000      	movs	r0, #0
 80094d0:	6360      	str	r0, [r4, #52]	; 0x34
 80094d2:	e7c1      	b.n	8009458 <__sflush_r+0x1c>
 80094d4:	6a21      	ldr	r1, [r4, #32]
 80094d6:	2301      	movs	r3, #1
 80094d8:	4628      	mov	r0, r5
 80094da:	47b0      	blx	r6
 80094dc:	1c41      	adds	r1, r0, #1
 80094de:	d1c7      	bne.n	8009470 <__sflush_r+0x34>
 80094e0:	682b      	ldr	r3, [r5, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d0c4      	beq.n	8009470 <__sflush_r+0x34>
 80094e6:	2b1d      	cmp	r3, #29
 80094e8:	d001      	beq.n	80094ee <__sflush_r+0xb2>
 80094ea:	2b16      	cmp	r3, #22
 80094ec:	d101      	bne.n	80094f2 <__sflush_r+0xb6>
 80094ee:	602f      	str	r7, [r5, #0]
 80094f0:	e7b1      	b.n	8009456 <__sflush_r+0x1a>
 80094f2:	89a3      	ldrh	r3, [r4, #12]
 80094f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094f8:	81a3      	strh	r3, [r4, #12]
 80094fa:	e7ad      	b.n	8009458 <__sflush_r+0x1c>
 80094fc:	690f      	ldr	r7, [r1, #16]
 80094fe:	2f00      	cmp	r7, #0
 8009500:	d0a9      	beq.n	8009456 <__sflush_r+0x1a>
 8009502:	0793      	lsls	r3, r2, #30
 8009504:	680e      	ldr	r6, [r1, #0]
 8009506:	bf08      	it	eq
 8009508:	694b      	ldreq	r3, [r1, #20]
 800950a:	600f      	str	r7, [r1, #0]
 800950c:	bf18      	it	ne
 800950e:	2300      	movne	r3, #0
 8009510:	eba6 0807 	sub.w	r8, r6, r7
 8009514:	608b      	str	r3, [r1, #8]
 8009516:	f1b8 0f00 	cmp.w	r8, #0
 800951a:	dd9c      	ble.n	8009456 <__sflush_r+0x1a>
 800951c:	6a21      	ldr	r1, [r4, #32]
 800951e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009520:	4643      	mov	r3, r8
 8009522:	463a      	mov	r2, r7
 8009524:	4628      	mov	r0, r5
 8009526:	47b0      	blx	r6
 8009528:	2800      	cmp	r0, #0
 800952a:	dc06      	bgt.n	800953a <__sflush_r+0xfe>
 800952c:	89a3      	ldrh	r3, [r4, #12]
 800952e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009532:	81a3      	strh	r3, [r4, #12]
 8009534:	f04f 30ff 	mov.w	r0, #4294967295
 8009538:	e78e      	b.n	8009458 <__sflush_r+0x1c>
 800953a:	4407      	add	r7, r0
 800953c:	eba8 0800 	sub.w	r8, r8, r0
 8009540:	e7e9      	b.n	8009516 <__sflush_r+0xda>
 8009542:	bf00      	nop
 8009544:	20400001 	.word	0x20400001

08009548 <_fflush_r>:
 8009548:	b538      	push	{r3, r4, r5, lr}
 800954a:	690b      	ldr	r3, [r1, #16]
 800954c:	4605      	mov	r5, r0
 800954e:	460c      	mov	r4, r1
 8009550:	b913      	cbnz	r3, 8009558 <_fflush_r+0x10>
 8009552:	2500      	movs	r5, #0
 8009554:	4628      	mov	r0, r5
 8009556:	bd38      	pop	{r3, r4, r5, pc}
 8009558:	b118      	cbz	r0, 8009562 <_fflush_r+0x1a>
 800955a:	6983      	ldr	r3, [r0, #24]
 800955c:	b90b      	cbnz	r3, 8009562 <_fflush_r+0x1a>
 800955e:	f000 f887 	bl	8009670 <__sinit>
 8009562:	4b14      	ldr	r3, [pc, #80]	; (80095b4 <_fflush_r+0x6c>)
 8009564:	429c      	cmp	r4, r3
 8009566:	d11b      	bne.n	80095a0 <_fflush_r+0x58>
 8009568:	686c      	ldr	r4, [r5, #4]
 800956a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d0ef      	beq.n	8009552 <_fflush_r+0xa>
 8009572:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009574:	07d0      	lsls	r0, r2, #31
 8009576:	d404      	bmi.n	8009582 <_fflush_r+0x3a>
 8009578:	0599      	lsls	r1, r3, #22
 800957a:	d402      	bmi.n	8009582 <_fflush_r+0x3a>
 800957c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800957e:	f000 f915 	bl	80097ac <__retarget_lock_acquire_recursive>
 8009582:	4628      	mov	r0, r5
 8009584:	4621      	mov	r1, r4
 8009586:	f7ff ff59 	bl	800943c <__sflush_r>
 800958a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800958c:	07da      	lsls	r2, r3, #31
 800958e:	4605      	mov	r5, r0
 8009590:	d4e0      	bmi.n	8009554 <_fflush_r+0xc>
 8009592:	89a3      	ldrh	r3, [r4, #12]
 8009594:	059b      	lsls	r3, r3, #22
 8009596:	d4dd      	bmi.n	8009554 <_fflush_r+0xc>
 8009598:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800959a:	f000 f908 	bl	80097ae <__retarget_lock_release_recursive>
 800959e:	e7d9      	b.n	8009554 <_fflush_r+0xc>
 80095a0:	4b05      	ldr	r3, [pc, #20]	; (80095b8 <_fflush_r+0x70>)
 80095a2:	429c      	cmp	r4, r3
 80095a4:	d101      	bne.n	80095aa <_fflush_r+0x62>
 80095a6:	68ac      	ldr	r4, [r5, #8]
 80095a8:	e7df      	b.n	800956a <_fflush_r+0x22>
 80095aa:	4b04      	ldr	r3, [pc, #16]	; (80095bc <_fflush_r+0x74>)
 80095ac:	429c      	cmp	r4, r3
 80095ae:	bf08      	it	eq
 80095b0:	68ec      	ldreq	r4, [r5, #12]
 80095b2:	e7da      	b.n	800956a <_fflush_r+0x22>
 80095b4:	0800a090 	.word	0x0800a090
 80095b8:	0800a0b0 	.word	0x0800a0b0
 80095bc:	0800a070 	.word	0x0800a070

080095c0 <std>:
 80095c0:	2300      	movs	r3, #0
 80095c2:	b510      	push	{r4, lr}
 80095c4:	4604      	mov	r4, r0
 80095c6:	e9c0 3300 	strd	r3, r3, [r0]
 80095ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80095ce:	6083      	str	r3, [r0, #8]
 80095d0:	8181      	strh	r1, [r0, #12]
 80095d2:	6643      	str	r3, [r0, #100]	; 0x64
 80095d4:	81c2      	strh	r2, [r0, #14]
 80095d6:	6183      	str	r3, [r0, #24]
 80095d8:	4619      	mov	r1, r3
 80095da:	2208      	movs	r2, #8
 80095dc:	305c      	adds	r0, #92	; 0x5c
 80095de:	f7fb fddf 	bl	80051a0 <memset>
 80095e2:	4b05      	ldr	r3, [pc, #20]	; (80095f8 <std+0x38>)
 80095e4:	6263      	str	r3, [r4, #36]	; 0x24
 80095e6:	4b05      	ldr	r3, [pc, #20]	; (80095fc <std+0x3c>)
 80095e8:	62a3      	str	r3, [r4, #40]	; 0x28
 80095ea:	4b05      	ldr	r3, [pc, #20]	; (8009600 <std+0x40>)
 80095ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 80095ee:	4b05      	ldr	r3, [pc, #20]	; (8009604 <std+0x44>)
 80095f0:	6224      	str	r4, [r4, #32]
 80095f2:	6323      	str	r3, [r4, #48]	; 0x30
 80095f4:	bd10      	pop	{r4, pc}
 80095f6:	bf00      	nop
 80095f8:	080099b1 	.word	0x080099b1
 80095fc:	080099d3 	.word	0x080099d3
 8009600:	08009a0b 	.word	0x08009a0b
 8009604:	08009a2f 	.word	0x08009a2f

08009608 <_cleanup_r>:
 8009608:	4901      	ldr	r1, [pc, #4]	; (8009610 <_cleanup_r+0x8>)
 800960a:	f000 b8af 	b.w	800976c <_fwalk_reent>
 800960e:	bf00      	nop
 8009610:	08009549 	.word	0x08009549

08009614 <__sfmoreglue>:
 8009614:	b570      	push	{r4, r5, r6, lr}
 8009616:	2268      	movs	r2, #104	; 0x68
 8009618:	1e4d      	subs	r5, r1, #1
 800961a:	4355      	muls	r5, r2
 800961c:	460e      	mov	r6, r1
 800961e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009622:	f7ff fadd 	bl	8008be0 <_malloc_r>
 8009626:	4604      	mov	r4, r0
 8009628:	b140      	cbz	r0, 800963c <__sfmoreglue+0x28>
 800962a:	2100      	movs	r1, #0
 800962c:	e9c0 1600 	strd	r1, r6, [r0]
 8009630:	300c      	adds	r0, #12
 8009632:	60a0      	str	r0, [r4, #8]
 8009634:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009638:	f7fb fdb2 	bl	80051a0 <memset>
 800963c:	4620      	mov	r0, r4
 800963e:	bd70      	pop	{r4, r5, r6, pc}

08009640 <__sfp_lock_acquire>:
 8009640:	4801      	ldr	r0, [pc, #4]	; (8009648 <__sfp_lock_acquire+0x8>)
 8009642:	f000 b8b3 	b.w	80097ac <__retarget_lock_acquire_recursive>
 8009646:	bf00      	nop
 8009648:	20000f79 	.word	0x20000f79

0800964c <__sfp_lock_release>:
 800964c:	4801      	ldr	r0, [pc, #4]	; (8009654 <__sfp_lock_release+0x8>)
 800964e:	f000 b8ae 	b.w	80097ae <__retarget_lock_release_recursive>
 8009652:	bf00      	nop
 8009654:	20000f79 	.word	0x20000f79

08009658 <__sinit_lock_acquire>:
 8009658:	4801      	ldr	r0, [pc, #4]	; (8009660 <__sinit_lock_acquire+0x8>)
 800965a:	f000 b8a7 	b.w	80097ac <__retarget_lock_acquire_recursive>
 800965e:	bf00      	nop
 8009660:	20000f7a 	.word	0x20000f7a

08009664 <__sinit_lock_release>:
 8009664:	4801      	ldr	r0, [pc, #4]	; (800966c <__sinit_lock_release+0x8>)
 8009666:	f000 b8a2 	b.w	80097ae <__retarget_lock_release_recursive>
 800966a:	bf00      	nop
 800966c:	20000f7a 	.word	0x20000f7a

08009670 <__sinit>:
 8009670:	b510      	push	{r4, lr}
 8009672:	4604      	mov	r4, r0
 8009674:	f7ff fff0 	bl	8009658 <__sinit_lock_acquire>
 8009678:	69a3      	ldr	r3, [r4, #24]
 800967a:	b11b      	cbz	r3, 8009684 <__sinit+0x14>
 800967c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009680:	f7ff bff0 	b.w	8009664 <__sinit_lock_release>
 8009684:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009688:	6523      	str	r3, [r4, #80]	; 0x50
 800968a:	4b13      	ldr	r3, [pc, #76]	; (80096d8 <__sinit+0x68>)
 800968c:	4a13      	ldr	r2, [pc, #76]	; (80096dc <__sinit+0x6c>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	62a2      	str	r2, [r4, #40]	; 0x28
 8009692:	42a3      	cmp	r3, r4
 8009694:	bf04      	itt	eq
 8009696:	2301      	moveq	r3, #1
 8009698:	61a3      	streq	r3, [r4, #24]
 800969a:	4620      	mov	r0, r4
 800969c:	f000 f820 	bl	80096e0 <__sfp>
 80096a0:	6060      	str	r0, [r4, #4]
 80096a2:	4620      	mov	r0, r4
 80096a4:	f000 f81c 	bl	80096e0 <__sfp>
 80096a8:	60a0      	str	r0, [r4, #8]
 80096aa:	4620      	mov	r0, r4
 80096ac:	f000 f818 	bl	80096e0 <__sfp>
 80096b0:	2200      	movs	r2, #0
 80096b2:	60e0      	str	r0, [r4, #12]
 80096b4:	2104      	movs	r1, #4
 80096b6:	6860      	ldr	r0, [r4, #4]
 80096b8:	f7ff ff82 	bl	80095c0 <std>
 80096bc:	68a0      	ldr	r0, [r4, #8]
 80096be:	2201      	movs	r2, #1
 80096c0:	2109      	movs	r1, #9
 80096c2:	f7ff ff7d 	bl	80095c0 <std>
 80096c6:	68e0      	ldr	r0, [r4, #12]
 80096c8:	2202      	movs	r2, #2
 80096ca:	2112      	movs	r1, #18
 80096cc:	f7ff ff78 	bl	80095c0 <std>
 80096d0:	2301      	movs	r3, #1
 80096d2:	61a3      	str	r3, [r4, #24]
 80096d4:	e7d2      	b.n	800967c <__sinit+0xc>
 80096d6:	bf00      	nop
 80096d8:	08009bd0 	.word	0x08009bd0
 80096dc:	08009609 	.word	0x08009609

080096e0 <__sfp>:
 80096e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096e2:	4607      	mov	r7, r0
 80096e4:	f7ff ffac 	bl	8009640 <__sfp_lock_acquire>
 80096e8:	4b1e      	ldr	r3, [pc, #120]	; (8009764 <__sfp+0x84>)
 80096ea:	681e      	ldr	r6, [r3, #0]
 80096ec:	69b3      	ldr	r3, [r6, #24]
 80096ee:	b913      	cbnz	r3, 80096f6 <__sfp+0x16>
 80096f0:	4630      	mov	r0, r6
 80096f2:	f7ff ffbd 	bl	8009670 <__sinit>
 80096f6:	3648      	adds	r6, #72	; 0x48
 80096f8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80096fc:	3b01      	subs	r3, #1
 80096fe:	d503      	bpl.n	8009708 <__sfp+0x28>
 8009700:	6833      	ldr	r3, [r6, #0]
 8009702:	b30b      	cbz	r3, 8009748 <__sfp+0x68>
 8009704:	6836      	ldr	r6, [r6, #0]
 8009706:	e7f7      	b.n	80096f8 <__sfp+0x18>
 8009708:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800970c:	b9d5      	cbnz	r5, 8009744 <__sfp+0x64>
 800970e:	4b16      	ldr	r3, [pc, #88]	; (8009768 <__sfp+0x88>)
 8009710:	60e3      	str	r3, [r4, #12]
 8009712:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009716:	6665      	str	r5, [r4, #100]	; 0x64
 8009718:	f000 f847 	bl	80097aa <__retarget_lock_init_recursive>
 800971c:	f7ff ff96 	bl	800964c <__sfp_lock_release>
 8009720:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009724:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009728:	6025      	str	r5, [r4, #0]
 800972a:	61a5      	str	r5, [r4, #24]
 800972c:	2208      	movs	r2, #8
 800972e:	4629      	mov	r1, r5
 8009730:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009734:	f7fb fd34 	bl	80051a0 <memset>
 8009738:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800973c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009740:	4620      	mov	r0, r4
 8009742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009744:	3468      	adds	r4, #104	; 0x68
 8009746:	e7d9      	b.n	80096fc <__sfp+0x1c>
 8009748:	2104      	movs	r1, #4
 800974a:	4638      	mov	r0, r7
 800974c:	f7ff ff62 	bl	8009614 <__sfmoreglue>
 8009750:	4604      	mov	r4, r0
 8009752:	6030      	str	r0, [r6, #0]
 8009754:	2800      	cmp	r0, #0
 8009756:	d1d5      	bne.n	8009704 <__sfp+0x24>
 8009758:	f7ff ff78 	bl	800964c <__sfp_lock_release>
 800975c:	230c      	movs	r3, #12
 800975e:	603b      	str	r3, [r7, #0]
 8009760:	e7ee      	b.n	8009740 <__sfp+0x60>
 8009762:	bf00      	nop
 8009764:	08009bd0 	.word	0x08009bd0
 8009768:	ffff0001 	.word	0xffff0001

0800976c <_fwalk_reent>:
 800976c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009770:	4606      	mov	r6, r0
 8009772:	4688      	mov	r8, r1
 8009774:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009778:	2700      	movs	r7, #0
 800977a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800977e:	f1b9 0901 	subs.w	r9, r9, #1
 8009782:	d505      	bpl.n	8009790 <_fwalk_reent+0x24>
 8009784:	6824      	ldr	r4, [r4, #0]
 8009786:	2c00      	cmp	r4, #0
 8009788:	d1f7      	bne.n	800977a <_fwalk_reent+0xe>
 800978a:	4638      	mov	r0, r7
 800978c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009790:	89ab      	ldrh	r3, [r5, #12]
 8009792:	2b01      	cmp	r3, #1
 8009794:	d907      	bls.n	80097a6 <_fwalk_reent+0x3a>
 8009796:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800979a:	3301      	adds	r3, #1
 800979c:	d003      	beq.n	80097a6 <_fwalk_reent+0x3a>
 800979e:	4629      	mov	r1, r5
 80097a0:	4630      	mov	r0, r6
 80097a2:	47c0      	blx	r8
 80097a4:	4307      	orrs	r7, r0
 80097a6:	3568      	adds	r5, #104	; 0x68
 80097a8:	e7e9      	b.n	800977e <_fwalk_reent+0x12>

080097aa <__retarget_lock_init_recursive>:
 80097aa:	4770      	bx	lr

080097ac <__retarget_lock_acquire_recursive>:
 80097ac:	4770      	bx	lr

080097ae <__retarget_lock_release_recursive>:
 80097ae:	4770      	bx	lr

080097b0 <__swhatbuf_r>:
 80097b0:	b570      	push	{r4, r5, r6, lr}
 80097b2:	460e      	mov	r6, r1
 80097b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097b8:	2900      	cmp	r1, #0
 80097ba:	b096      	sub	sp, #88	; 0x58
 80097bc:	4614      	mov	r4, r2
 80097be:	461d      	mov	r5, r3
 80097c0:	da08      	bge.n	80097d4 <__swhatbuf_r+0x24>
 80097c2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80097c6:	2200      	movs	r2, #0
 80097c8:	602a      	str	r2, [r5, #0]
 80097ca:	061a      	lsls	r2, r3, #24
 80097cc:	d410      	bmi.n	80097f0 <__swhatbuf_r+0x40>
 80097ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097d2:	e00e      	b.n	80097f2 <__swhatbuf_r+0x42>
 80097d4:	466a      	mov	r2, sp
 80097d6:	f000 f951 	bl	8009a7c <_fstat_r>
 80097da:	2800      	cmp	r0, #0
 80097dc:	dbf1      	blt.n	80097c2 <__swhatbuf_r+0x12>
 80097de:	9a01      	ldr	r2, [sp, #4]
 80097e0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80097e4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80097e8:	425a      	negs	r2, r3
 80097ea:	415a      	adcs	r2, r3
 80097ec:	602a      	str	r2, [r5, #0]
 80097ee:	e7ee      	b.n	80097ce <__swhatbuf_r+0x1e>
 80097f0:	2340      	movs	r3, #64	; 0x40
 80097f2:	2000      	movs	r0, #0
 80097f4:	6023      	str	r3, [r4, #0]
 80097f6:	b016      	add	sp, #88	; 0x58
 80097f8:	bd70      	pop	{r4, r5, r6, pc}
	...

080097fc <__smakebuf_r>:
 80097fc:	898b      	ldrh	r3, [r1, #12]
 80097fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009800:	079d      	lsls	r5, r3, #30
 8009802:	4606      	mov	r6, r0
 8009804:	460c      	mov	r4, r1
 8009806:	d507      	bpl.n	8009818 <__smakebuf_r+0x1c>
 8009808:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800980c:	6023      	str	r3, [r4, #0]
 800980e:	6123      	str	r3, [r4, #16]
 8009810:	2301      	movs	r3, #1
 8009812:	6163      	str	r3, [r4, #20]
 8009814:	b002      	add	sp, #8
 8009816:	bd70      	pop	{r4, r5, r6, pc}
 8009818:	ab01      	add	r3, sp, #4
 800981a:	466a      	mov	r2, sp
 800981c:	f7ff ffc8 	bl	80097b0 <__swhatbuf_r>
 8009820:	9900      	ldr	r1, [sp, #0]
 8009822:	4605      	mov	r5, r0
 8009824:	4630      	mov	r0, r6
 8009826:	f7ff f9db 	bl	8008be0 <_malloc_r>
 800982a:	b948      	cbnz	r0, 8009840 <__smakebuf_r+0x44>
 800982c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009830:	059a      	lsls	r2, r3, #22
 8009832:	d4ef      	bmi.n	8009814 <__smakebuf_r+0x18>
 8009834:	f023 0303 	bic.w	r3, r3, #3
 8009838:	f043 0302 	orr.w	r3, r3, #2
 800983c:	81a3      	strh	r3, [r4, #12]
 800983e:	e7e3      	b.n	8009808 <__smakebuf_r+0xc>
 8009840:	4b0d      	ldr	r3, [pc, #52]	; (8009878 <__smakebuf_r+0x7c>)
 8009842:	62b3      	str	r3, [r6, #40]	; 0x28
 8009844:	89a3      	ldrh	r3, [r4, #12]
 8009846:	6020      	str	r0, [r4, #0]
 8009848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800984c:	81a3      	strh	r3, [r4, #12]
 800984e:	9b00      	ldr	r3, [sp, #0]
 8009850:	6163      	str	r3, [r4, #20]
 8009852:	9b01      	ldr	r3, [sp, #4]
 8009854:	6120      	str	r0, [r4, #16]
 8009856:	b15b      	cbz	r3, 8009870 <__smakebuf_r+0x74>
 8009858:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800985c:	4630      	mov	r0, r6
 800985e:	f000 f91f 	bl	8009aa0 <_isatty_r>
 8009862:	b128      	cbz	r0, 8009870 <__smakebuf_r+0x74>
 8009864:	89a3      	ldrh	r3, [r4, #12]
 8009866:	f023 0303 	bic.w	r3, r3, #3
 800986a:	f043 0301 	orr.w	r3, r3, #1
 800986e:	81a3      	strh	r3, [r4, #12]
 8009870:	89a0      	ldrh	r0, [r4, #12]
 8009872:	4305      	orrs	r5, r0
 8009874:	81a5      	strh	r5, [r4, #12]
 8009876:	e7cd      	b.n	8009814 <__smakebuf_r+0x18>
 8009878:	08009609 	.word	0x08009609

0800987c <memmove>:
 800987c:	4288      	cmp	r0, r1
 800987e:	b510      	push	{r4, lr}
 8009880:	eb01 0402 	add.w	r4, r1, r2
 8009884:	d902      	bls.n	800988c <memmove+0x10>
 8009886:	4284      	cmp	r4, r0
 8009888:	4623      	mov	r3, r4
 800988a:	d807      	bhi.n	800989c <memmove+0x20>
 800988c:	1e43      	subs	r3, r0, #1
 800988e:	42a1      	cmp	r1, r4
 8009890:	d008      	beq.n	80098a4 <memmove+0x28>
 8009892:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009896:	f803 2f01 	strb.w	r2, [r3, #1]!
 800989a:	e7f8      	b.n	800988e <memmove+0x12>
 800989c:	4402      	add	r2, r0
 800989e:	4601      	mov	r1, r0
 80098a0:	428a      	cmp	r2, r1
 80098a2:	d100      	bne.n	80098a6 <memmove+0x2a>
 80098a4:	bd10      	pop	{r4, pc}
 80098a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80098ae:	e7f7      	b.n	80098a0 <memmove+0x24>

080098b0 <__malloc_lock>:
 80098b0:	4801      	ldr	r0, [pc, #4]	; (80098b8 <__malloc_lock+0x8>)
 80098b2:	f7ff bf7b 	b.w	80097ac <__retarget_lock_acquire_recursive>
 80098b6:	bf00      	nop
 80098b8:	20000f78 	.word	0x20000f78

080098bc <__malloc_unlock>:
 80098bc:	4801      	ldr	r0, [pc, #4]	; (80098c4 <__malloc_unlock+0x8>)
 80098be:	f7ff bf76 	b.w	80097ae <__retarget_lock_release_recursive>
 80098c2:	bf00      	nop
 80098c4:	20000f78 	.word	0x20000f78

080098c8 <_realloc_r>:
 80098c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098cc:	4680      	mov	r8, r0
 80098ce:	4614      	mov	r4, r2
 80098d0:	460e      	mov	r6, r1
 80098d2:	b921      	cbnz	r1, 80098de <_realloc_r+0x16>
 80098d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098d8:	4611      	mov	r1, r2
 80098da:	f7ff b981 	b.w	8008be0 <_malloc_r>
 80098de:	b92a      	cbnz	r2, 80098ec <_realloc_r+0x24>
 80098e0:	f7ff f912 	bl	8008b08 <_free_r>
 80098e4:	4625      	mov	r5, r4
 80098e6:	4628      	mov	r0, r5
 80098e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098ec:	f000 f8fa 	bl	8009ae4 <_malloc_usable_size_r>
 80098f0:	4284      	cmp	r4, r0
 80098f2:	4607      	mov	r7, r0
 80098f4:	d802      	bhi.n	80098fc <_realloc_r+0x34>
 80098f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80098fa:	d812      	bhi.n	8009922 <_realloc_r+0x5a>
 80098fc:	4621      	mov	r1, r4
 80098fe:	4640      	mov	r0, r8
 8009900:	f7ff f96e 	bl	8008be0 <_malloc_r>
 8009904:	4605      	mov	r5, r0
 8009906:	2800      	cmp	r0, #0
 8009908:	d0ed      	beq.n	80098e6 <_realloc_r+0x1e>
 800990a:	42bc      	cmp	r4, r7
 800990c:	4622      	mov	r2, r4
 800990e:	4631      	mov	r1, r6
 8009910:	bf28      	it	cs
 8009912:	463a      	movcs	r2, r7
 8009914:	f7fe fc12 	bl	800813c <memcpy>
 8009918:	4631      	mov	r1, r6
 800991a:	4640      	mov	r0, r8
 800991c:	f7ff f8f4 	bl	8008b08 <_free_r>
 8009920:	e7e1      	b.n	80098e6 <_realloc_r+0x1e>
 8009922:	4635      	mov	r5, r6
 8009924:	e7df      	b.n	80098e6 <_realloc_r+0x1e>

08009926 <_raise_r>:
 8009926:	291f      	cmp	r1, #31
 8009928:	b538      	push	{r3, r4, r5, lr}
 800992a:	4604      	mov	r4, r0
 800992c:	460d      	mov	r5, r1
 800992e:	d904      	bls.n	800993a <_raise_r+0x14>
 8009930:	2316      	movs	r3, #22
 8009932:	6003      	str	r3, [r0, #0]
 8009934:	f04f 30ff 	mov.w	r0, #4294967295
 8009938:	bd38      	pop	{r3, r4, r5, pc}
 800993a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800993c:	b112      	cbz	r2, 8009944 <_raise_r+0x1e>
 800993e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009942:	b94b      	cbnz	r3, 8009958 <_raise_r+0x32>
 8009944:	4620      	mov	r0, r4
 8009946:	f000 f831 	bl	80099ac <_getpid_r>
 800994a:	462a      	mov	r2, r5
 800994c:	4601      	mov	r1, r0
 800994e:	4620      	mov	r0, r4
 8009950:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009954:	f000 b818 	b.w	8009988 <_kill_r>
 8009958:	2b01      	cmp	r3, #1
 800995a:	d00a      	beq.n	8009972 <_raise_r+0x4c>
 800995c:	1c59      	adds	r1, r3, #1
 800995e:	d103      	bne.n	8009968 <_raise_r+0x42>
 8009960:	2316      	movs	r3, #22
 8009962:	6003      	str	r3, [r0, #0]
 8009964:	2001      	movs	r0, #1
 8009966:	e7e7      	b.n	8009938 <_raise_r+0x12>
 8009968:	2400      	movs	r4, #0
 800996a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800996e:	4628      	mov	r0, r5
 8009970:	4798      	blx	r3
 8009972:	2000      	movs	r0, #0
 8009974:	e7e0      	b.n	8009938 <_raise_r+0x12>
	...

08009978 <raise>:
 8009978:	4b02      	ldr	r3, [pc, #8]	; (8009984 <raise+0xc>)
 800997a:	4601      	mov	r1, r0
 800997c:	6818      	ldr	r0, [r3, #0]
 800997e:	f7ff bfd2 	b.w	8009926 <_raise_r>
 8009982:	bf00      	nop
 8009984:	20000020 	.word	0x20000020

08009988 <_kill_r>:
 8009988:	b538      	push	{r3, r4, r5, lr}
 800998a:	4d07      	ldr	r5, [pc, #28]	; (80099a8 <_kill_r+0x20>)
 800998c:	2300      	movs	r3, #0
 800998e:	4604      	mov	r4, r0
 8009990:	4608      	mov	r0, r1
 8009992:	4611      	mov	r1, r2
 8009994:	602b      	str	r3, [r5, #0]
 8009996:	f7f8 fa17 	bl	8001dc8 <_kill>
 800999a:	1c43      	adds	r3, r0, #1
 800999c:	d102      	bne.n	80099a4 <_kill_r+0x1c>
 800999e:	682b      	ldr	r3, [r5, #0]
 80099a0:	b103      	cbz	r3, 80099a4 <_kill_r+0x1c>
 80099a2:	6023      	str	r3, [r4, #0]
 80099a4:	bd38      	pop	{r3, r4, r5, pc}
 80099a6:	bf00      	nop
 80099a8:	20000f7c 	.word	0x20000f7c

080099ac <_getpid_r>:
 80099ac:	f7f8 ba04 	b.w	8001db8 <_getpid>

080099b0 <__sread>:
 80099b0:	b510      	push	{r4, lr}
 80099b2:	460c      	mov	r4, r1
 80099b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099b8:	f000 f89c 	bl	8009af4 <_read_r>
 80099bc:	2800      	cmp	r0, #0
 80099be:	bfab      	itete	ge
 80099c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80099c2:	89a3      	ldrhlt	r3, [r4, #12]
 80099c4:	181b      	addge	r3, r3, r0
 80099c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80099ca:	bfac      	ite	ge
 80099cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80099ce:	81a3      	strhlt	r3, [r4, #12]
 80099d0:	bd10      	pop	{r4, pc}

080099d2 <__swrite>:
 80099d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099d6:	461f      	mov	r7, r3
 80099d8:	898b      	ldrh	r3, [r1, #12]
 80099da:	05db      	lsls	r3, r3, #23
 80099dc:	4605      	mov	r5, r0
 80099de:	460c      	mov	r4, r1
 80099e0:	4616      	mov	r6, r2
 80099e2:	d505      	bpl.n	80099f0 <__swrite+0x1e>
 80099e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099e8:	2302      	movs	r3, #2
 80099ea:	2200      	movs	r2, #0
 80099ec:	f000 f868 	bl	8009ac0 <_lseek_r>
 80099f0:	89a3      	ldrh	r3, [r4, #12]
 80099f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80099fa:	81a3      	strh	r3, [r4, #12]
 80099fc:	4632      	mov	r2, r6
 80099fe:	463b      	mov	r3, r7
 8009a00:	4628      	mov	r0, r5
 8009a02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009a06:	f000 b817 	b.w	8009a38 <_write_r>

08009a0a <__sseek>:
 8009a0a:	b510      	push	{r4, lr}
 8009a0c:	460c      	mov	r4, r1
 8009a0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a12:	f000 f855 	bl	8009ac0 <_lseek_r>
 8009a16:	1c43      	adds	r3, r0, #1
 8009a18:	89a3      	ldrh	r3, [r4, #12]
 8009a1a:	bf15      	itete	ne
 8009a1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009a1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009a22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009a26:	81a3      	strheq	r3, [r4, #12]
 8009a28:	bf18      	it	ne
 8009a2a:	81a3      	strhne	r3, [r4, #12]
 8009a2c:	bd10      	pop	{r4, pc}

08009a2e <__sclose>:
 8009a2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a32:	f000 b813 	b.w	8009a5c <_close_r>
	...

08009a38 <_write_r>:
 8009a38:	b538      	push	{r3, r4, r5, lr}
 8009a3a:	4d07      	ldr	r5, [pc, #28]	; (8009a58 <_write_r+0x20>)
 8009a3c:	4604      	mov	r4, r0
 8009a3e:	4608      	mov	r0, r1
 8009a40:	4611      	mov	r1, r2
 8009a42:	2200      	movs	r2, #0
 8009a44:	602a      	str	r2, [r5, #0]
 8009a46:	461a      	mov	r2, r3
 8009a48:	f7f8 f9f5 	bl	8001e36 <_write>
 8009a4c:	1c43      	adds	r3, r0, #1
 8009a4e:	d102      	bne.n	8009a56 <_write_r+0x1e>
 8009a50:	682b      	ldr	r3, [r5, #0]
 8009a52:	b103      	cbz	r3, 8009a56 <_write_r+0x1e>
 8009a54:	6023      	str	r3, [r4, #0]
 8009a56:	bd38      	pop	{r3, r4, r5, pc}
 8009a58:	20000f7c 	.word	0x20000f7c

08009a5c <_close_r>:
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	4d06      	ldr	r5, [pc, #24]	; (8009a78 <_close_r+0x1c>)
 8009a60:	2300      	movs	r3, #0
 8009a62:	4604      	mov	r4, r0
 8009a64:	4608      	mov	r0, r1
 8009a66:	602b      	str	r3, [r5, #0]
 8009a68:	f7f8 fa01 	bl	8001e6e <_close>
 8009a6c:	1c43      	adds	r3, r0, #1
 8009a6e:	d102      	bne.n	8009a76 <_close_r+0x1a>
 8009a70:	682b      	ldr	r3, [r5, #0]
 8009a72:	b103      	cbz	r3, 8009a76 <_close_r+0x1a>
 8009a74:	6023      	str	r3, [r4, #0]
 8009a76:	bd38      	pop	{r3, r4, r5, pc}
 8009a78:	20000f7c 	.word	0x20000f7c

08009a7c <_fstat_r>:
 8009a7c:	b538      	push	{r3, r4, r5, lr}
 8009a7e:	4d07      	ldr	r5, [pc, #28]	; (8009a9c <_fstat_r+0x20>)
 8009a80:	2300      	movs	r3, #0
 8009a82:	4604      	mov	r4, r0
 8009a84:	4608      	mov	r0, r1
 8009a86:	4611      	mov	r1, r2
 8009a88:	602b      	str	r3, [r5, #0]
 8009a8a:	f7f8 f9fc 	bl	8001e86 <_fstat>
 8009a8e:	1c43      	adds	r3, r0, #1
 8009a90:	d102      	bne.n	8009a98 <_fstat_r+0x1c>
 8009a92:	682b      	ldr	r3, [r5, #0]
 8009a94:	b103      	cbz	r3, 8009a98 <_fstat_r+0x1c>
 8009a96:	6023      	str	r3, [r4, #0]
 8009a98:	bd38      	pop	{r3, r4, r5, pc}
 8009a9a:	bf00      	nop
 8009a9c:	20000f7c 	.word	0x20000f7c

08009aa0 <_isatty_r>:
 8009aa0:	b538      	push	{r3, r4, r5, lr}
 8009aa2:	4d06      	ldr	r5, [pc, #24]	; (8009abc <_isatty_r+0x1c>)
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	4604      	mov	r4, r0
 8009aa8:	4608      	mov	r0, r1
 8009aaa:	602b      	str	r3, [r5, #0]
 8009aac:	f7f8 f9fb 	bl	8001ea6 <_isatty>
 8009ab0:	1c43      	adds	r3, r0, #1
 8009ab2:	d102      	bne.n	8009aba <_isatty_r+0x1a>
 8009ab4:	682b      	ldr	r3, [r5, #0]
 8009ab6:	b103      	cbz	r3, 8009aba <_isatty_r+0x1a>
 8009ab8:	6023      	str	r3, [r4, #0]
 8009aba:	bd38      	pop	{r3, r4, r5, pc}
 8009abc:	20000f7c 	.word	0x20000f7c

08009ac0 <_lseek_r>:
 8009ac0:	b538      	push	{r3, r4, r5, lr}
 8009ac2:	4d07      	ldr	r5, [pc, #28]	; (8009ae0 <_lseek_r+0x20>)
 8009ac4:	4604      	mov	r4, r0
 8009ac6:	4608      	mov	r0, r1
 8009ac8:	4611      	mov	r1, r2
 8009aca:	2200      	movs	r2, #0
 8009acc:	602a      	str	r2, [r5, #0]
 8009ace:	461a      	mov	r2, r3
 8009ad0:	f7f8 f9f4 	bl	8001ebc <_lseek>
 8009ad4:	1c43      	adds	r3, r0, #1
 8009ad6:	d102      	bne.n	8009ade <_lseek_r+0x1e>
 8009ad8:	682b      	ldr	r3, [r5, #0]
 8009ada:	b103      	cbz	r3, 8009ade <_lseek_r+0x1e>
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	bd38      	pop	{r3, r4, r5, pc}
 8009ae0:	20000f7c 	.word	0x20000f7c

08009ae4 <_malloc_usable_size_r>:
 8009ae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ae8:	1f18      	subs	r0, r3, #4
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	bfbc      	itt	lt
 8009aee:	580b      	ldrlt	r3, [r1, r0]
 8009af0:	18c0      	addlt	r0, r0, r3
 8009af2:	4770      	bx	lr

08009af4 <_read_r>:
 8009af4:	b538      	push	{r3, r4, r5, lr}
 8009af6:	4d07      	ldr	r5, [pc, #28]	; (8009b14 <_read_r+0x20>)
 8009af8:	4604      	mov	r4, r0
 8009afa:	4608      	mov	r0, r1
 8009afc:	4611      	mov	r1, r2
 8009afe:	2200      	movs	r2, #0
 8009b00:	602a      	str	r2, [r5, #0]
 8009b02:	461a      	mov	r2, r3
 8009b04:	f7f8 f97a 	bl	8001dfc <_read>
 8009b08:	1c43      	adds	r3, r0, #1
 8009b0a:	d102      	bne.n	8009b12 <_read_r+0x1e>
 8009b0c:	682b      	ldr	r3, [r5, #0]
 8009b0e:	b103      	cbz	r3, 8009b12 <_read_r+0x1e>
 8009b10:	6023      	str	r3, [r4, #0]
 8009b12:	bd38      	pop	{r3, r4, r5, pc}
 8009b14:	20000f7c 	.word	0x20000f7c

08009b18 <_init>:
 8009b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b1a:	bf00      	nop
 8009b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b1e:	bc08      	pop	{r3}
 8009b20:	469e      	mov	lr, r3
 8009b22:	4770      	bx	lr

08009b24 <_fini>:
 8009b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b26:	bf00      	nop
 8009b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b2a:	bc08      	pop	{r3}
 8009b2c:	469e      	mov	lr, r3
 8009b2e:	4770      	bx	lr
