ila_debug.v,verilog,xil_defaultlib,../../../../IP.gen/sources_1/ip/ila_debug/sim/ila_debug.v,incdir="../../../../IP.gen/sources_1/ip/ila_debug/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
