# Copyright (C) 1991-2008 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		cycloneIII_3c120_dev_power_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C120F780C6
set_global_assignment -name TOP_LEVEL_ENTITY cycloneIII_3c120_dev_power
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:31:12  AUGUST 05, 2008"
set_global_assignment -name LAST_QUARTUS_VERSION 11.1
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 780
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name CYCLONEIII_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name GENERATE_TTF_FILE OFF
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_instance_assignment -name IO_STANDARD "1.8 V" -to clkin_50
set_instance_assignment -name IO_STANDARD "1.8 V" -to clkin_125
set_instance_assignment -name IO_STANDARD "1.8 V" -to clkin_sma
set_instance_assignment -name IO_STANDARD "1.8 V" -to clkout_sma
set_location_assignment PIN_AH15 -to clkin_50
set_location_assignment PIN_A14 -to clkin_125
set_location_assignment PIN_AH14 -to clkin_sma
set_location_assignment PIN_AE23 -to clkout_sma
set_location_assignment PIN_P3 -to ~ALTERA_DCLK~
set_location_assignment PIN_N7 -to ~ALTERA_DATA0~
set_location_assignment PIN_AA17 -to termination_blk0~_rup_pad
set_location_assignment PIN_AB17 -to termination_blk0~_rdn_pad
set_location_assignment PIN_F19 -to termination_blk1~_rup_pad
set_location_assignment PIN_E19 -to termination_blk1~_rdn_pad
set_location_assignment PIN_U7 -to termination_blk2~_rup_pad
set_location_assignment PIN_U8 -to termination_blk2~_rdn_pad
set_location_assignment PIN_AA22 -to termination_blk3~_rup_pad
set_location_assignment PIN_AB23 -to termination_blk3~_rdn_pad
set_global_assignment -name SIMULATOR_GENERATE_SIGNAL_ACTIVITY_FILE ON
set_global_assignment -name SIMULATOR_SIGNAL_ACTIVITY_FILE_OUTPUT_DESTINATION test.saf
set_global_assignment -name SIMULATOR_SIGNAL_ACTIVITY_FILE_START_TIME "75 us"
set_global_assignment -name SIMULATOR_SIGNAL_ACTIVITY_FILE_END_TIME "100 us"
set_global_assignment -name POWER_AUTO_COMPUTE_TJ OFF
set_global_assignment -name POWER_TJ_VALUE 85
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED WITH WEAK PULL-UP"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE SPEED
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING OFF
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_REGISTER_RETIMING OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT EXTRA
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA OFF
set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA OFF
set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_ENABLED ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
set_global_assignment -name OPTIMIZE_HOLD_TIMING OFF
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS ON
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL OFF
set_location_assignment PIN_AH15 -to i_clk
set_location_assignment PIN_AD7 -to i_nrst
set_location_assignment PIN_AC12 -to i_nfreq_next
set_location_assignment PIN_AH3 -to i_nperc_next
set_location_assignment PIN_AD15 -to o_nfreq_state[0]
set_location_assignment PIN_AE20 -to o_nfreq_state[1]
set_location_assignment PIN_AF18 -to o_nperc_state[0]
set_location_assignment PIN_AD19 -to o_nperc_state[1]
set_location_assignment PIN_AE28 -to o_outputs[19]
set_location_assignment PIN_Y22 -to o_outputs[18]
set_location_assignment PIN_W21 -to o_outputs[17]
set_location_assignment PIN_M26 -to o_outputs[16]
set_location_assignment PIN_N26 -to o_outputs[15]
set_location_assignment PIN_R28 -to o_outputs[14]
set_location_assignment PIN_R26 -to o_outputs[13]
set_location_assignment PIN_U26 -to o_outputs[12]
set_location_assignment PIN_V28 -to o_outputs[11]
set_location_assignment PIN_V26 -to o_outputs[10]
set_location_assignment PIN_V21 -to o_outputs[0]
set_location_assignment PIN_W22 -to o_outputs[1]
set_location_assignment PIN_AE27 -to o_outputs[2]
set_location_assignment PIN_Y23 -to o_outputs[3]
set_location_assignment PIN_AB25 -to o_outputs[4]
set_location_assignment PIN_AA25 -to o_outputs[5]
set_location_assignment PIN_Y25 -to o_outputs[6]
set_location_assignment PIN_L23 -to o_outputs[7]
set_location_assignment PIN_J25 -to o_outputs[8]
set_location_assignment PIN_W26 -to o_outputs[9]
set_location_assignment PIN_Y24 -to o_outputs[20]
set_location_assignment PIN_AB26 -to o_outputs[21]
set_location_assignment PIN_AA26 -to o_outputs[22]
set_location_assignment PIN_Y26 -to o_outputs[23]
set_location_assignment PIN_L24 -to o_outputs[24]
set_location_assignment PIN_J26 -to o_outputs[25]
set_location_assignment PIN_R22 -to o_outputs[26]
set_location_assignment PIN_P21 -to o_outputs[27]
set_location_assignment PIN_P27 -to o_outputs[28]
set_location_assignment PIN_P25 -to o_outputs[29]
set_location_assignment PIN_M27 -to o_outputs[30]
set_location_assignment PIN_L27 -to o_outputs[31]
set_location_assignment PIN_K27 -to o_outputs[32]
set_location_assignment PIN_K25 -to o_outputs[33]
set_location_assignment PIN_AC27 -to o_outputs[34]
set_location_assignment PIN_AB27 -to o_outputs[35]
set_location_assignment PIN_V23 -to o_outputs[36]
set_location_assignment PIN_W28 -to o_outputs[37]
set_location_assignment PIN_U22 -to o_outputs[38]
set_location_assignment PIN_U27 -to o_outputs[39]
set_location_assignment PIN_T25 -to o_outputs[40]
set_location_assignment PIN_G27 -to o_outputs[41]
set_location_assignment PIN_F27 -to o_outputs[42]
set_location_assignment PIN_R23 -to o_outputs[43]
set_location_assignment PIN_R21 -to o_outputs[44]
set_location_assignment PIN_M25 -to o_outputs[45]
set_location_assignment PIN_P26 -to o_outputs[46]
set_location_assignment PIN_M28 -to o_outputs[47]
set_location_assignment PIN_L28 -to o_outputs[48]
set_location_assignment PIN_K28 -to o_outputs[49]
set_location_assignment PIN_K26 -to o_outputs[50]
set_location_assignment PIN_AC28 -to o_outputs[51]
set_location_assignment PIN_AB28 -to o_outputs[52]
set_location_assignment PIN_V24 -to o_outputs[53]
set_location_assignment PIN_W27 -to o_outputs[54]
set_location_assignment PIN_V22 -to o_outputs[55]
set_location_assignment PIN_U28 -to o_outputs[56]
set_location_assignment PIN_T26 -to o_outputs[57]
set_location_assignment PIN_G28 -to o_outputs[58]
set_location_assignment PIN_F28 -to o_outputs[59]
set_location_assignment PIN_K8 -to o_outputs[60]
set_location_assignment PIN_L7 -to o_outputs[61]
set_location_assignment PIN_M2 -to o_outputs[62]
set_location_assignment PIN_M4 -to o_outputs[63]
set_location_assignment PIN_R3 -to o_outputs[66]
set_location_assignment PIN_T4 -to o_outputs[67]
set_location_assignment PIN_D3 -to o_outputs[68]
set_location_assignment PIN_F5 -to o_outputs[70]
set_location_assignment PIN_J4 -to o_outputs[73]
set_location_assignment PIN_R7 -to o_outputs[76]
set_location_assignment PIN_AE15 -to o_nperc_state[2]
set_location_assignment PIN_AF19 -to o_noutput_ena_state
set_location_assignment PIN_AA12 -to i_noutput_ena_next
set_location_assignment PIN_AB1 -to o_outputs[127]
set_location_assignment PIN_Y3 -to o_outputs[126]
set_location_assignment PIN_L1 -to o_outputs[125]
set_location_assignment PIN_K1 -to o_outputs[124]
set_location_assignment PIN_J5 -to o_outputs[123]
set_location_assignment PIN_H3 -to o_outputs[122]
set_location_assignment PIN_G3 -to o_outputs[121]
set_location_assignment PIN_F1 -to o_outputs[120]
set_location_assignment PIN_F3 -to o_outputs[119]
set_location_assignment PIN_U4 -to o_outputs[118]
set_location_assignment PIN_W1 -to o_outputs[117]
set_location_assignment PIN_V1 -to o_outputs[116]
set_location_assignment PIN_U1 -to o_outputs[115]
set_location_assignment PIN_U5 -to o_outputs[114]
set_location_assignment PIN_R1 -to o_outputs[113]
set_location_assignment PIN_N3 -to o_outputs[112]
set_location_assignment PIN_L3 -to o_outputs[111]
set_location_assignment PIN_AB2 -to o_outputs[110]
set_location_assignment PIN_Y4 -to o_outputs[109]
set_location_assignment PIN_L2 -to o_outputs[108]
set_location_assignment PIN_K2 -to o_outputs[107]
set_location_assignment PIN_J6 -to o_outputs[106]
set_location_assignment PIN_H4 -to o_outputs[105]
set_location_assignment PIN_G4 -to o_outputs[104]
set_location_assignment PIN_F2 -to o_outputs[103]
set_location_assignment PIN_E3 -to o_outputs[102]
set_location_assignment PIN_U3 -to o_outputs[101]
set_location_assignment PIN_W2 -to o_outputs[100]
set_location_assignment PIN_V2 -to o_outputs[99]
set_location_assignment PIN_U2 -to o_outputs[98]
set_location_assignment PIN_U6 -to o_outputs[97]
set_location_assignment PIN_R2 -to o_outputs[96]
set_location_assignment PIN_N4 -to o_outputs[95]
set_location_assignment PIN_L4 -to o_outputs[94]
set_location_assignment PIN_R6 -to o_outputs[93]
set_location_assignment PIN_V3 -to o_outputs[92]
set_location_assignment PIN_K3 -to o_outputs[91]
set_location_assignment PIN_J3 -to o_outputs[90]
set_location_assignment PIN_K7 -to o_outputs[89]
set_location_assignment PIN_G1 -to o_outputs[88]
set_location_assignment PIN_F4 -to o_outputs[87]
set_location_assignment PIN_E1 -to o_outputs[86]
set_location_assignment PIN_C2 -to o_outputs[85]
set_location_assignment PIN_T3 -to o_outputs[84]
set_location_assignment PIN_R4 -to o_outputs[83]
set_location_assignment PIN_M7 -to o_outputs[82]
set_location_assignment PIN_P1 -to o_outputs[81]
set_location_assignment PIN_M3 -to o_outputs[80]
set_location_assignment PIN_M1 -to o_outputs[79]
set_location_assignment PIN_L6 -to o_outputs[78]
set_location_assignment PIN_L8 -to o_outputs[77]
set_location_assignment PIN_V4 -to o_outputs[75]
set_location_assignment PIN_K4 -to o_outputs[74]
set_location_assignment PIN_J7 -to o_outputs[72]
set_location_assignment PIN_G2 -to o_outputs[71]
set_location_assignment PIN_E2 -to o_outputs[69]
set_location_assignment PIN_M8 -to o_outputs[65]
set_location_assignment PIN_P2 -to o_outputs[64]
set_location_assignment PIN_AC17 -to o_nperc_state[3]
set_location_assignment PIN_AG19 -to o_nperc_state[4]
set_location_assignment PIN_G24 -to o_outputs[151]
set_location_assignment PIN_H23 -to o_outputs[150]
set_location_assignment PIN_G25 -to o_outputs[149]
set_location_assignment PIN_H24 -to o_outputs[148]
set_location_assignment PIN_AB6 -to o_outputs[147]
set_location_assignment PIN_AF2 -to o_outputs[146]
set_location_assignment PIN_AE3 -to o_outputs[145]
set_location_assignment PIN_AC5 -to o_outputs[144]
set_location_assignment PIN_G5 -to o_outputs[143]
set_location_assignment PIN_D1 -to o_outputs[142]
set_location_assignment PIN_G6 -to o_outputs[141]
set_location_assignment PIN_D2 -to o_outputs[140]
set_location_assignment PIN_AD26 -to o_outputs[139]
set_location_assignment PIN_AD28 -to o_outputs[138]
set_location_assignment PIN_AC26 -to o_outputs[137]
set_location_assignment PIN_AD27 -to o_outputs[136]
set_location_assignment PIN_N25 -to o_outputs[135]
set_location_assignment PIN_R27 -to o_outputs[134]
set_location_assignment PIN_R25 -to o_outputs[133]
set_location_assignment PIN_U25 -to o_outputs[132]
set_location_assignment PIN_V27 -to o_outputs[131]
set_location_assignment PIN_V25 -to o_outputs[130]
set_location_assignment PIN_W25 -to o_outputs[129]
set_location_assignment PIN_AC1 -to o_outputs[128]
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE test.vwf
set_global_assignment -name VERILOG_FILE cycloneIII_3c120_dev_power_top.v
set_global_assignment -name VERILOG_FILE stamp_ram_dsp.v
set_global_assignment -name VERILOG_FILE clk_gen.v
set_global_assignment -name VERILOG_FILE clk_mux.v
set_global_assignment -name VERILOG_FILE mult32.v
set_global_assignment -name VERILOG_FILE pll.v
set_global_assignment -name VERILOG_FILE pulse.v
set_global_assignment -name VERILOG_FILE rom512x32.v
set_global_assignment -name VERILOG_FILE stamp.v
set_global_assignment -name VERILOG_FILE stamp_logic.v
set_global_assignment -name VECTOR_WAVEFORM_FILE test.vwf
set_global_assignment -name MISC_FILE cycloneIII_3c120_dev_power.dpf
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top