//

csl_unit dut{
  csl_port in_v(input,1), in_d(input, 8);
  csl_port out_v(output, 1), out_d(output, 8);
  csl_port clk(input);    
  csl_signal ind(9),outd(9),clk1;
dut(){
   clk.set_attr(clock);
   ind = {in_v,in_d};
   outd = {out_v,out_d};
   clk = clk1;
 }
};
csl_vector stim{
  stim(){
    set_vc_header_comment("stimulus_vector");
    set_vc_output_filename("stim_data_out");
    set_unit_name ( dut );
    set_direction ( input );
  }
};
csl_vector exp{
  exp(){
    set_vc_header_comment("expected_vector");
    set_vc_output_filename("exp_data_out");
    set_unit_name ( dut );
    set_direction ( output ); 
}
};
csl_testbench tb{
  csl_signal clk(reg);
  dut dut_i;
  tb(){
    clk.set_attr(clock);
    add_logic(clock,clk,10,ps);
    set_testbench_verilog_filename("my_testbench");
  }};
