Timing Analyzer report for pong_main
Tue Jul 16 21:40:55 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'clock'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clock'
 23. Slow 1200mV 0C Model Hold: 'clock'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clock'
 31. Fast 1200mV 0C Model Hold: 'clock'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pong_main                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; pong_main.sdc ; OK     ; Tue Jul 16 21:40:53 2024 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clock      ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 72.73 MHz ; 72.73 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clock ; 6.250 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.438 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clock ; 9.595 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.250 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.670     ;
; 6.250 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.670     ;
; 6.403 ; vga_sync:vga_sync_unit|v_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.493     ;
; 6.403 ; vga_sync:vga_sync_unit|v_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.493     ;
; 6.427 ; vga_sync:vga_sync_unit|v_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.469     ;
; 6.427 ; vga_sync:vga_sync_unit|v_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.469     ;
; 6.435 ; vga_sync:vga_sync_unit|h_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.485     ;
; 6.435 ; vga_sync:vga_sync_unit|h_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.485     ;
; 6.452 ; vga_sync:vga_sync_unit|v_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.444     ;
; 6.452 ; vga_sync:vga_sync_unit|v_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.444     ;
; 6.494 ; vga_sync:vga_sync_unit|v_count_reg[8]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.402     ;
; 6.494 ; vga_sync:vga_sync_unit|v_count_reg[8]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.402     ;
; 6.556 ; vga_sync:vga_sync_unit|v_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.340     ;
; 6.556 ; vga_sync:vga_sync_unit|v_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.340     ;
; 6.583 ; vga_sync:vga_sync_unit|h_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.337     ;
; 6.583 ; vga_sync:vga_sync_unit|h_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.337     ;
; 6.630 ; vga_sync:vga_sync_unit|v_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.266     ;
; 6.630 ; vga_sync:vga_sync_unit|v_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.266     ;
; 6.641 ; vga_sync:vga_sync_unit|h_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.279     ;
; 6.641 ; vga_sync:vga_sync_unit|h_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.279     ;
; 6.655 ; vga_sync:vga_sync_unit|v_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.241     ;
; 6.655 ; vga_sync:vga_sync_unit|v_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.241     ;
; 6.706 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.214     ;
; 6.714 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.206     ;
; 6.714 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.206     ;
; 6.747 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.173     ;
; 6.747 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.173     ;
; 6.781 ; vga_sync:vga_sync_unit|h_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.139     ;
; 6.781 ; vga_sync:vga_sync_unit|h_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.139     ;
; 6.859 ; vga_sync:vga_sync_unit|v_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.037     ;
; 6.867 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.070     ; 13.064     ;
; 6.883 ; vga_sync:vga_sync_unit|v_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.105     ; 13.013     ;
; 6.891 ; vga_sync:vga_sync_unit|h_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.081     ; 13.029     ;
; 6.908 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.070     ; 13.023     ;
; 6.908 ; vga_sync:vga_sync_unit|v_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.105     ; 12.988     ;
; 6.925 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.070     ; 13.006     ;
; 6.926 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.070     ; 13.005     ;
; 6.934 ; vga_sync:vga_sync_unit|v_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.105     ; 12.962     ;
; 6.934 ; vga_sync:vga_sync_unit|v_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.105     ; 12.962     ;
; 6.948 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.983     ;
; 6.950 ; vga_sync:vga_sync_unit|v_count_reg[8]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.105     ; 12.946     ;
; 6.954 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.977     ;
; 6.954 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.977     ;
; 6.961 ; vga_sync:vga_sync_unit|h_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.081     ; 12.959     ;
; 6.961 ; vga_sync:vga_sync_unit|h_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.081     ; 12.959     ;
; 6.995 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.936     ;
; 7.012 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.919     ;
; 7.012 ; vga_sync:vga_sync_unit|v_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.105     ; 12.884     ;
; 7.013 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.918     ;
; 7.034 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.081     ; 12.886     ;
; 7.034 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.081     ; 12.886     ;
; 7.035 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.896     ;
; 7.039 ; vga_sync:vga_sync_unit|h_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.081     ; 12.881     ;
; 7.041 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.890     ;
; 7.086 ; vga_sync:vga_sync_unit|v_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.105     ; 12.810     ;
; 7.097 ; vga_sync:vga_sync_unit|h_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.081     ; 12.823     ;
; 7.111 ; vga_sync:vga_sync_unit|v_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.105     ; 12.785     ;
; 7.143 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[0]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.791     ;
; 7.143 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[1]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.791     ;
; 7.143 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[2]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.791     ;
; 7.143 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[3]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.791     ;
; 7.170 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.081     ; 12.750     ;
; 7.182 ; paddle_logic:left_paddle_module|y_reg[1] ; collision_logic:collision_module|direct_reg[2] ; clock        ; clock       ; 20.000       ; -0.066     ; 12.753     ;
; 7.192 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.739     ;
; 7.203 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.081     ; 12.717     ;
; 7.230 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|y_reg[0]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.704     ;
; 7.230 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|y_reg[1]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.704     ;
; 7.230 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|y_reg[2]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.704     ;
; 7.230 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|y_reg[3]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.704     ;
; 7.234 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.697     ;
; 7.237 ; vga_sync:vga_sync_unit|h_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.081     ; 12.683     ;
; 7.244 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[9]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.690     ;
; 7.254 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.677     ;
; 7.255 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.676     ;
; 7.268 ; vga_sync:vga_sync_unit|h_count_reg[8]    ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.081     ; 12.652     ;
; 7.268 ; vga_sync:vga_sync_unit|h_count_reg[8]    ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.081     ; 12.652     ;
; 7.269 ; paddle_logic:left_paddle_module|y_reg[0] ; collision_logic:collision_module|direct_reg[2] ; clock        ; clock       ; 20.000       ; -0.066     ; 12.666     ;
; 7.271 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.660     ;
; 7.272 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|y_reg[4]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.662     ;
; 7.272 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.659     ;
; 7.276 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.655     ;
; 7.313 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.618     ;
; 7.330 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.601     ;
; 7.331 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.600     ;
; 7.331 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|y_reg[9]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.603     ;
; 7.343 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.588     ;
; 7.353 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.578     ;
; 7.356 ; paddle_logic:left_paddle_module|y_reg[5] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.575     ;
; 7.359 ; paddle_logic:left_paddle_module|y_reg[3] ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.572     ;
; 7.359 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|y_reg[4]                ; clock        ; clock       ; 20.000       ; -0.067     ; 12.575     ;
; 7.385 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.546     ;
; 7.390 ; vga_sync:vga_sync_unit|v_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.105     ; 12.506     ;
; 7.397 ; paddle_logic:left_paddle_module|y_reg[5] ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.534     ;
; 7.401 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[2]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.530     ;
; 7.401 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[3]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.530     ;
; 7.401 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[1]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.530     ;
; 7.401 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[0]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.530     ;
; 7.405 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.526     ;
; 7.406 ; paddle_logic:left_paddle_module|y_reg[4] ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.525     ;
; 7.414 ; paddle_logic:left_paddle_module|y_reg[5] ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.070     ; 12.517     ;
+-------+------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.438 ; bitmap_generator:game_over_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.498      ; 1.190      ;
; 0.446 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[0]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.483      ; 1.183      ;
; 0.447 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.504      ; 1.205      ;
; 0.452 ; score_logic:scores_calculator|shift1_reg[6]        ; score_logic:scores_calculator|shift1_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; score_logic:scores_calculator|shift2_reg[6]        ; score_logic:scores_calculator|shift2_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; score_logic:scores_calculator|shift2_reg[2]        ; score_logic:scores_calculator|shift2_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; score_logic:scores_calculator|shift1_reg[2]        ; score_logic:scores_calculator|shift1_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; game_board:game_board_module|toggle_reg            ; game_board:game_board_module|toggle_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bitmap_generator:game_menu_bitmap_gen|state        ; bitmap_generator:game_menu_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; bitmap_generator:game_over_bitmap_gen|state        ; bitmap_generator:game_over_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|y_reg[5]                    ; ball_logic:ball_module|y_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|y_reg[4]                    ; ball_logic:ball_module|y_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|x_reg[6]                    ; ball_logic:ball_module|x_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|x_reg[4]                    ; ball_logic:ball_module|x_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|x_reg[5]                    ; ball_logic:ball_module|x_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|x_reg[8]                    ; ball_logic:ball_module|x_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|x_reg[7]                    ; ball_logic:ball_module|x_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|y_reg[7]                    ; ball_logic:ball_module|y_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|y_reg[6]                    ; ball_logic:ball_module|y_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|y_reg[8]                    ; ball_logic:ball_module|y_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|y_reg[9]                    ; ball_logic:ball_module|y_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ball_logic:ball_module|x_reg[9]                    ; ball_logic:ball_module|x_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; score_logic:scores_calculator|state.ST_IDLE        ; score_logic:scores_calculator|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; score_logic:scores_calculator|state.ST_CALC        ; score_logic:scores_calculator|state.ST_CALC                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; collision_logic:collision_module|direct_reg[1]     ; collision_logic:collision_module|direct_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; collision_logic:collision_module|direct_reg[0]     ; collision_logic:collision_module|direct_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; collision_logic:collision_module|paddle_reg[0]     ; collision_logic:collision_module|paddle_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; collision_logic:collision_module|paddle_reg[1]     ; collision_logic:collision_module|paddle_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; auto_control:auto_control_module|index_reg[0]      ; auto_control:auto_control_module|index_reg[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; auto_control:auto_control_module|index_reg[1]      ; auto_control:auto_control_module|index_reg[1]                                                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; auto_control:auto_control_module|index_reg[2]      ; auto_control:auto_control_module|index_reg[2]                                                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|cnt_reg[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; score_logic:scores_calculator|cnt_reg[2]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:up_button_module|btn_o_reg            ; button_logic:up_button_module|btn_o_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:up_button_module|state.ST_RELEASE     ; button_logic:up_button_module|state.ST_RELEASE                                                                         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:up_button_module|state.ST_IDLE        ; button_logic:up_button_module|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:up_button_module|state.ST_PRESS       ; button_logic:up_button_module|state.ST_PRESS                                                                           ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:down_button_module|btn_o_reg          ; button_logic:down_button_module|btn_o_reg                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:down_button_module|state.ST_RELEASE   ; button_logic:down_button_module|state.ST_RELEASE                                                                       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:down_button_module|state.ST_IDLE      ; button_logic:down_button_module|state.ST_IDLE                                                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; button_logic:down_button_module|state.ST_PRESS     ; button_logic:down_button_module|state.ST_PRESS                                                                         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sound:sound_module|buzz_reg                        ; sound:sound_module|buzz_reg                                                                                            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; game_config:game_config_module|state.ST_END        ; game_config:game_config_module|state.ST_END                                                                            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_START                                                                          ; clock        ; clock       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|state.ST_IDLE                                                                           ; clock        ; clock       ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|shift2_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; score_logic:scores_calculator|shift1_reg[1]        ; score_logic:scores_calculator|shift1_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; vga_sync:vga_sync_unit|mod2_reg                    ; vga_sync:vga_sync_unit|mod2_reg                                                                                        ; clock        ; clock       ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sound:sound_module|state                           ; sound:sound_module|state                                                                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; bitmap_generator:game_over_bitmap_gen|addr_reg[7]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.504      ; 1.223      ;
; 0.465 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[0]                                                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.758      ;
; 0.478 ; bitmap_generator:game_over_bitmap_gen|addr_reg[12] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.505      ; 1.237      ;
; 0.491 ; button_logic:up_button_module|cnt_reg[18]          ; button_logic:up_button_module|cnt_reg[18]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.785      ;
; 0.492 ; button_logic:down_button_module|cnt_reg[18]        ; button_logic:down_button_module|cnt_reg[18]                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sound:sound_module|delay_reg[20]                   ; sound:sound_module|delay_reg[20]                                                                                       ; clock        ; clock       ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; bitmap_generator:game_over_bitmap_gen|addr_reg[16] ; bitmap_generator:game_over_bitmap_gen|addr_reg[16]                                                                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.785      ;
; 0.494 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|game_menu_reg                                                                           ; clock        ; clock       ; 0.000        ; 0.080      ; 0.786      ;
; 0.499 ; score_logic:scores_calculator|bin2_reg[6]          ; score_logic:scores_calculator|bin2_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; score_logic:scores_calculator|bin2_reg[5]          ; score_logic:scores_calculator|bin2_reg[6]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; score_logic:scores_calculator|shift1_reg[3]        ; score_logic:scores_calculator|shift1_reg[5]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; counter:paddle_timer|cnt_reg[16]                   ; counter:paddle_timer|cnt_reg[16]                                                                                       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; score_logic:scores_calculator|shift1_reg[1]        ; score_logic:scores_calculator|shift1_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; score_logic:scores_calculator|bin1_reg[2]          ; score_logic:scores_calculator|bin1_reg[3]                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.794      ;
; 0.503 ; score_logic:scores_calculator|bin1_reg[4]          ; score_logic:scores_calculator|bin1_reg[5]                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; score_logic:scores_calculator|shift2_reg[5]        ; score_logic:scores_calculator|shift2_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.798      ;
; 0.507 ; score_logic:scores_calculator|shift2_reg[6]        ; score_logic:scores_calculator|bcd2_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.801      ;
; 0.510 ; counter:ball_timer|cnt_reg[17]                     ; counter:ball_timer|cnt_reg[17]                                                                                         ; clock        ; clock       ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; button_logic:up_button_module|state.ST_RELEASE     ; button_logic:up_button_module|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; score_logic:scores_calculator|shift1_reg[6]        ; score_logic:scores_calculator|bcd1_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.806      ;
; 0.514 ; score_logic:scores_calculator|shift1_reg[3]        ; score_logic:scores_calculator|bcd1_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.808      ;
; 0.514 ; paddle_logic:left_paddle_module|y_reg[9]           ; paddle_logic:left_paddle_module|y_reg[9]                                                                               ; clock        ; clock       ; 0.000        ; 0.081      ; 0.807      ;
; 0.515 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|bcd2_reg[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.809      ;
; 0.516 ; score_logic:scores_calculator|score2_reg[4]        ; score_logic:scores_calculator|bin2_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.810      ;
; 0.516 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|state.ST_DONE                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.809      ;
; 0.517 ; score_logic:scores_calculator|score1_reg[4]        ; score_logic:scores_calculator|bin1_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.810      ;
; 0.517 ; counter:gameover_timer|cnt_reg[24]                 ; counter:gameover_timer|cnt_reg[24]                                                                                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.810      ;
; 0.517 ; score_logic:scores_calculator|score1_reg[7]        ; score_logic:scores_calculator|score1_reg[7]                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.810      ;
; 0.519 ; score_logic:scores_calculator|shift2_reg[5]        ; score_logic:scores_calculator|bcd2_reg[6]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.813      ;
; 0.519 ; score_logic:scores_calculator|score1_reg[1]        ; score_logic:scores_calculator|bin1_reg[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.812      ;
; 0.536 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_END                                                                            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.828      ;
; 0.557 ; bitmap_generator:game_over_bitmap_gen|addr_reg[3]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.504      ; 1.315      ;
; 0.562 ; bitmap_generator:game_over_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.504      ; 1.320      ;
; 0.590 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.505      ; 1.349      ;
; 0.600 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[12] ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.506      ; 1.360      ;
; 0.608 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[4]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.506      ; 1.368      ;
; 0.621 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.483      ; 1.358      ;
; 0.633 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.506      ; 1.393      ;
; 0.641 ; score_logic:scores_calculator|bin1_reg[1]          ; score_logic:scores_calculator|bin1_reg[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; bitmap_generator:game_over_bitmap_gen|addr_reg[4]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.484      ; 1.379      ;
; 0.642 ; score_logic:scores_calculator|bin1_reg[6]          ; score_logic:scores_calculator|bin1_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; score_logic:scores_calculator|bin2_reg[3]          ; score_logic:scores_calculator|bin2_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.937      ;
; 0.647 ; bitmap_generator:game_over_bitmap_gen|addr_reg[0]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.484      ; 1.385      ;
; 0.657 ; score_logic:scores_calculator|score2_reg[7]        ; score_logic:scores_calculator|bin2_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.951      ;
; 0.657 ; score_logic:scores_calculator|score1_reg[5]        ; score_logic:scores_calculator|bin1_reg[5]                                                                              ; clock        ; clock       ; 0.000        ; 0.081      ; 0.950      ;
; 0.670 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[2]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.506      ; 1.430      ;
; 0.670 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[3]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.506      ; 1.430      ;
; 0.671 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[1]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.506      ; 1.431      ;
; 0.672 ; score_logic:scores_calculator|shift1_reg[5]        ; score_logic:scores_calculator|bcd1_reg[6]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.966      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 78.49 MHz ; 78.49 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 7.260 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clock ; 9.598 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                      ;
+-------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.260 ; vga_sync:vga_sync_unit|h_count_reg[2]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.667     ;
; 7.260 ; vga_sync:vga_sync_unit|h_count_reg[2]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.667     ;
; 7.290 ; vga_sync:vga_sync_unit|v_count_reg[5]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.619     ;
; 7.290 ; vga_sync:vga_sync_unit|v_count_reg[5]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.619     ;
; 7.301 ; vga_sync:vga_sync_unit|v_count_reg[8]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.608     ;
; 7.301 ; vga_sync:vga_sync_unit|v_count_reg[8]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.608     ;
; 7.327 ; vga_sync:vga_sync_unit|v_count_reg[2]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.582     ;
; 7.327 ; vga_sync:vga_sync_unit|v_count_reg[2]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.582     ;
; 7.356 ; vga_sync:vga_sync_unit|v_count_reg[3]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.553     ;
; 7.356 ; vga_sync:vga_sync_unit|v_count_reg[3]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.553     ;
; 7.362 ; vga_sync:vga_sync_unit|v_count_reg[9]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.547     ;
; 7.362 ; vga_sync:vga_sync_unit|v_count_reg[9]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.547     ;
; 7.418 ; vga_sync:vga_sync_unit|h_count_reg[4]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.509     ;
; 7.418 ; vga_sync:vga_sync_unit|h_count_reg[4]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.509     ;
; 7.433 ; vga_sync:vga_sync_unit|v_count_reg[7]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.476     ;
; 7.433 ; vga_sync:vga_sync_unit|v_count_reg[7]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.476     ;
; 7.442 ; vga_sync:vga_sync_unit|h_count_reg[3]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.485     ;
; 7.442 ; vga_sync:vga_sync_unit|h_count_reg[3]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.485     ;
; 7.526 ; vga_sync:vga_sync_unit|v_count_reg[4]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.383     ;
; 7.526 ; vga_sync:vga_sync_unit|v_count_reg[4]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.383     ;
; 7.552 ; vga_sync:vga_sync_unit|h_count_reg[1]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.375     ;
; 7.552 ; vga_sync:vga_sync_unit|h_count_reg[1]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.375     ;
; 7.564 ; vga_sync:vga_sync_unit|h_count_reg[7]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.363     ;
; 7.564 ; vga_sync:vga_sync_unit|h_count_reg[7]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.363     ;
; 7.617 ; vga_sync:vga_sync_unit|h_count_reg[6]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.310     ;
; 7.617 ; vga_sync:vga_sync_unit|h_count_reg[6]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.310     ;
; 7.660 ; vga_sync:vga_sync_unit|h_count_reg[5]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.267     ;
; 7.660 ; vga_sync:vga_sync_unit|h_count_reg[5]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.267     ;
; 7.670 ; vga_sync:vga_sync_unit|h_count_reg[2]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.257     ;
; 7.700 ; vga_sync:vga_sync_unit|v_count_reg[5]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.209     ;
; 7.708 ; vga_sync:vga_sync_unit|v_count_reg[6]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.201     ;
; 7.708 ; vga_sync:vga_sync_unit|v_count_reg[6]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.201     ;
; 7.711 ; vga_sync:vga_sync_unit|v_count_reg[8]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.198     ;
; 7.731 ; vga_sync:vga_sync_unit|h_count_reg[9]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.196     ;
; 7.731 ; vga_sync:vga_sync_unit|h_count_reg[9]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.196     ;
; 7.737 ; vga_sync:vga_sync_unit|v_count_reg[2]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.172     ;
; 7.758 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.062     ; 12.182     ;
; 7.766 ; vga_sync:vga_sync_unit|v_count_reg[3]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.143     ;
; 7.772 ; vga_sync:vga_sync_unit|v_count_reg[9]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.137     ;
; 7.786 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.062     ; 12.154     ;
; 7.814 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.062     ; 12.126     ;
; 7.814 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.062     ; 12.126     ;
; 7.819 ; vga_sync:vga_sync_unit|h_count_reg[0]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.108     ;
; 7.819 ; vga_sync:vga_sync_unit|h_count_reg[0]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.108     ;
; 7.823 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.062     ; 12.117     ;
; 7.828 ; vga_sync:vga_sync_unit|h_count_reg[4]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.099     ;
; 7.830 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.062     ; 12.110     ;
; 7.843 ; vga_sync:vga_sync_unit|v_count_reg[7]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.093     ; 12.066     ;
; 7.852 ; vga_sync:vga_sync_unit|h_count_reg[3]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.075     ; 12.075     ;
; 7.871 ; paddle_logic:left_paddle_module|y_reg[0]  ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.062     ; 12.069     ;
; 7.899 ; paddle_logic:left_paddle_module|y_reg[0]  ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.062     ; 12.041     ;
; 7.927 ; paddle_logic:left_paddle_module|y_reg[0]  ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.062     ; 12.013     ;
; 7.927 ; paddle_logic:left_paddle_module|y_reg[0]  ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.062     ; 12.013     ;
; 7.936 ; vga_sync:vga_sync_unit|v_count_reg[4]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.093     ; 11.973     ;
; 7.936 ; paddle_logic:left_paddle_module|y_reg[0]  ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.062     ; 12.004     ;
; 7.943 ; paddle_logic:left_paddle_module|y_reg[0]  ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.997     ;
; 7.962 ; vga_sync:vga_sync_unit|h_count_reg[1]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.075     ; 11.965     ;
; 7.974 ; vga_sync:vga_sync_unit|h_count_reg[7]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.075     ; 11.953     ;
; 7.974 ; vga_sync:vga_sync_unit|h_count_reg[8]     ; vga_graphics:graph_generator|rgb_reg[1]        ; clock        ; clock       ; 20.000       ; -0.075     ; 11.953     ;
; 7.974 ; vga_sync:vga_sync_unit|h_count_reg[8]     ; vga_graphics:graph_generator|rgb_reg[2]        ; clock        ; clock       ; 20.000       ; -0.075     ; 11.953     ;
; 8.027 ; vga_sync:vga_sync_unit|h_count_reg[6]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.075     ; 11.900     ;
; 8.034 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|y_reg[0]                ; clock        ; clock       ; 20.000       ; -0.059     ; 11.909     ;
; 8.034 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|y_reg[1]                ; clock        ; clock       ; 20.000       ; -0.059     ; 11.909     ;
; 8.034 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|y_reg[2]                ; clock        ; clock       ; 20.000       ; -0.059     ; 11.909     ;
; 8.034 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|y_reg[3]                ; clock        ; clock       ; 20.000       ; -0.059     ; 11.909     ;
; 8.070 ; vga_sync:vga_sync_unit|h_count_reg[5]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.075     ; 11.857     ;
; 8.118 ; vga_sync:vga_sync_unit|v_count_reg[6]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.093     ; 11.791     ;
; 8.134 ; paddle_logic:left_paddle_module|y_reg[1]  ; collision_logic:collision_module|direct_reg[2] ; clock        ; clock       ; 20.000       ; -0.061     ; 11.807     ;
; 8.141 ; vga_sync:vga_sync_unit|h_count_reg[9]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.075     ; 11.786     ;
; 8.143 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|y_reg[9]                ; clock        ; clock       ; 20.000       ; -0.059     ; 11.800     ;
; 8.147 ; paddle_logic:left_paddle_module|y_reg[0]  ; ball_logic:ball_module|y_reg[0]                ; clock        ; clock       ; 20.000       ; -0.059     ; 11.796     ;
; 8.147 ; paddle_logic:left_paddle_module|y_reg[0]  ; ball_logic:ball_module|y_reg[1]                ; clock        ; clock       ; 20.000       ; -0.059     ; 11.796     ;
; 8.147 ; paddle_logic:left_paddle_module|y_reg[0]  ; ball_logic:ball_module|y_reg[2]                ; clock        ; clock       ; 20.000       ; -0.059     ; 11.796     ;
; 8.147 ; paddle_logic:left_paddle_module|y_reg[0]  ; ball_logic:ball_module|y_reg[3]                ; clock        ; clock       ; 20.000       ; -0.059     ; 11.796     ;
; 8.191 ; paddle_logic:left_paddle_module|y_reg[2]  ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.749     ;
; 8.192 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|y_reg[4]                ; clock        ; clock       ; 20.000       ; -0.059     ; 11.751     ;
; 8.197 ; paddle_logic:left_paddle_module|y_reg[3]  ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.743     ;
; 8.215 ; paddle_logic:right_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.055     ; 11.732     ;
; 8.219 ; paddle_logic:left_paddle_module|y_reg[2]  ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.721     ;
; 8.225 ; paddle_logic:left_paddle_module|y_reg[3]  ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.715     ;
; 8.229 ; vga_sync:vga_sync_unit|h_count_reg[0]     ; vga_graphics:graph_generator|rgb_reg[0]        ; clock        ; clock       ; 20.000       ; -0.075     ; 11.698     ;
; 8.243 ; paddle_logic:right_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[9]                ; clock        ; clock       ; 20.000       ; -0.055     ; 11.704     ;
; 8.245 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|x_reg[2]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.695     ;
; 8.245 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|x_reg[3]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.695     ;
; 8.245 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|x_reg[1]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.695     ;
; 8.245 ; paddle_logic:left_paddle_module|y_reg[1]  ; ball_logic:ball_module|x_reg[0]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.695     ;
; 8.247 ; paddle_logic:left_paddle_module|y_reg[2]  ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.693     ;
; 8.247 ; paddle_logic:left_paddle_module|y_reg[2]  ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.693     ;
; 8.247 ; paddle_logic:left_paddle_module|y_reg[0]  ; collision_logic:collision_module|direct_reg[2] ; clock        ; clock       ; 20.000       ; -0.061     ; 11.694     ;
; 8.253 ; paddle_logic:left_paddle_module|y_reg[3]  ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.687     ;
; 8.253 ; paddle_logic:left_paddle_module|y_reg[3]  ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.687     ;
; 8.256 ; paddle_logic:left_paddle_module|y_reg[2]  ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.684     ;
; 8.256 ; paddle_logic:left_paddle_module|y_reg[0]  ; ball_logic:ball_module|y_reg[9]                ; clock        ; clock       ; 20.000       ; -0.059     ; 11.687     ;
; 8.262 ; paddle_logic:left_paddle_module|y_reg[3]  ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.678     ;
; 8.263 ; paddle_logic:left_paddle_module|y_reg[2]  ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.677     ;
; 8.269 ; paddle_logic:left_paddle_module|y_reg[5]  ; ball_logic:ball_module|x_reg[8]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.671     ;
; 8.269 ; paddle_logic:left_paddle_module|y_reg[3]  ; ball_logic:ball_module|x_reg[5]                ; clock        ; clock       ; 20.000       ; -0.062     ; 11.671     ;
; 8.271 ; paddle_logic:right_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[6]                ; clock        ; clock       ; 20.000       ; -0.055     ; 11.676     ;
; 8.271 ; paddle_logic:right_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[7]                ; clock        ; clock       ; 20.000       ; -0.055     ; 11.676     ;
; 8.280 ; paddle_logic:right_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[4]                ; clock        ; clock       ; 20.000       ; -0.055     ; 11.667     ;
+-------+-------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; score_logic:scores_calculator|shift2_reg[6]        ; score_logic:scores_calculator|shift2_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; score_logic:scores_calculator|shift1_reg[6]        ; score_logic:scores_calculator|shift1_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; score_logic:scores_calculator|shift2_reg[2]        ; score_logic:scores_calculator|shift2_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; score_logic:scores_calculator|shift1_reg[2]        ; score_logic:scores_calculator|shift1_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bitmap_generator:game_menu_bitmap_gen|state        ; bitmap_generator:game_menu_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; bitmap_generator:game_over_bitmap_gen|state        ; bitmap_generator:game_over_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; game_config:game_config_module|state.ST_END        ; game_config:game_config_module|state.ST_END                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_START                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|state.ST_IDLE                                                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; score_logic:scores_calculator|state.ST_IDLE        ; score_logic:scores_calculator|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; score_logic:scores_calculator|state.ST_CALC        ; score_logic:scores_calculator|state.ST_CALC                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; collision_logic:collision_module|direct_reg[1]     ; collision_logic:collision_module|direct_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; collision_logic:collision_module|direct_reg[0]     ; collision_logic:collision_module|direct_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; collision_logic:collision_module|paddle_reg[0]     ; collision_logic:collision_module|paddle_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; collision_logic:collision_module|paddle_reg[1]     ; collision_logic:collision_module|paddle_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; auto_control:auto_control_module|index_reg[0]      ; auto_control:auto_control_module|index_reg[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; auto_control:auto_control_module|index_reg[1]      ; auto_control:auto_control_module|index_reg[1]                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; auto_control:auto_control_module|index_reg[2]      ; auto_control:auto_control_module|index_reg[2]                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|cnt_reg[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; score_logic:scores_calculator|cnt_reg[2]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:down_button_module|btn_o_reg          ; button_logic:down_button_module|btn_o_reg                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:down_button_module|state.ST_RELEASE   ; button_logic:down_button_module|state.ST_RELEASE                                                                       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:down_button_module|state.ST_IDLE      ; button_logic:down_button_module|state.ST_IDLE                                                                          ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; button_logic:down_button_module|state.ST_PRESS     ; button_logic:down_button_module|state.ST_PRESS                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sound:sound_module|buzz_reg                        ; sound:sound_module|buzz_reg                                                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; game_board:game_board_module|toggle_reg            ; game_board:game_board_module|toggle_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|y_reg[5]                    ; ball_logic:ball_module|y_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|y_reg[4]                    ; ball_logic:ball_module|y_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|x_reg[6]                    ; ball_logic:ball_module|x_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|x_reg[4]                    ; ball_logic:ball_module|x_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|x_reg[5]                    ; ball_logic:ball_module|x_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|x_reg[8]                    ; ball_logic:ball_module|x_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|x_reg[7]                    ; ball_logic:ball_module|x_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|y_reg[7]                    ; ball_logic:ball_module|y_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|y_reg[6]                    ; ball_logic:ball_module|y_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|y_reg[8]                    ; ball_logic:ball_module|y_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|y_reg[9]                    ; ball_logic:ball_module|y_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ball_logic:ball_module|x_reg[9]                    ; ball_logic:ball_module|x_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; button_logic:up_button_module|btn_o_reg            ; button_logic:up_button_module|btn_o_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; button_logic:up_button_module|state.ST_RELEASE     ; button_logic:up_button_module|state.ST_RELEASE                                                                         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; button_logic:up_button_module|state.ST_IDLE        ; button_logic:up_button_module|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; button_logic:up_button_module|state.ST_PRESS       ; button_logic:up_button_module|state.ST_PRESS                                                                           ; clock        ; clock       ; 0.000        ; 0.072      ; 0.669      ;
; 0.413 ; bitmap_generator:game_over_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.442      ; 1.085      ;
; 0.416 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|shift2_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; score_logic:scores_calculator|shift1_reg[1]        ; score_logic:scores_calculator|shift1_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sound:sound_module|state                           ; sound:sound_module|state                                                                                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; vga_sync:vga_sync_unit|mod2_reg                    ; vga_sync:vga_sync_unit|mod2_reg                                                                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[0]                                                                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.684      ;
; 0.423 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.446      ; 1.099      ;
; 0.425 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[0]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.426      ; 1.081      ;
; 0.437 ; bitmap_generator:game_over_bitmap_gen|addr_reg[7]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.446      ; 1.113      ;
; 0.449 ; bitmap_generator:game_over_bitmap_gen|addr_reg[12] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.447      ; 1.126      ;
; 0.456 ; button_logic:down_button_module|cnt_reg[18]        ; button_logic:down_button_module|cnt_reg[18]                                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sound:sound_module|delay_reg[20]                   ; sound:sound_module|delay_reg[20]                                                                                       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.724      ;
; 0.456 ; bitmap_generator:game_over_bitmap_gen|addr_reg[16] ; bitmap_generator:game_over_bitmap_gen|addr_reg[16]                                                                     ; clock        ; clock       ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; button_logic:up_button_module|cnt_reg[18]          ; button_logic:up_button_module|cnt_reg[18]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.724      ;
; 0.457 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|game_menu_reg                                                                           ; clock        ; clock       ; 0.000        ; 0.073      ; 0.725      ;
; 0.461 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.729      ;
; 0.461 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.073      ; 0.729      ;
; 0.462 ; counter:paddle_timer|cnt_reg[16]                   ; counter:paddle_timer|cnt_reg[16]                                                                                       ; clock        ; clock       ; 0.000        ; 0.073      ; 0.730      ;
; 0.464 ; score_logic:scores_calculator|shift1_reg[3]        ; score_logic:scores_calculator|shift1_reg[5]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; score_logic:scores_calculator|shift1_reg[1]        ; score_logic:scores_calculator|shift1_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.732      ;
; 0.465 ; score_logic:scores_calculator|shift2_reg[5]        ; score_logic:scores_calculator|shift2_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.074      ; 0.734      ;
; 0.469 ; score_logic:scores_calculator|bin2_reg[6]          ; score_logic:scores_calculator|bin2_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; score_logic:scores_calculator|bin2_reg[5]          ; score_logic:scores_calculator|bin2_reg[6]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; counter:ball_timer|cnt_reg[17]                     ; counter:ball_timer|cnt_reg[17]                                                                                         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; score_logic:scores_calculator|bin1_reg[2]          ; score_logic:scores_calculator|bin1_reg[3]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; score_logic:scores_calculator|bin1_reg[4]          ; score_logic:scores_calculator|bin1_reg[5]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; button_logic:up_button_module|state.ST_RELEASE     ; button_logic:up_button_module|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.740      ;
; 0.475 ; paddle_logic:left_paddle_module|y_reg[9]           ; paddle_logic:left_paddle_module|y_reg[9]                                                                               ; clock        ; clock       ; 0.000        ; 0.072      ; 0.742      ;
; 0.476 ; score_logic:scores_calculator|shift2_reg[6]        ; score_logic:scores_calculator|bcd2_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; score_logic:scores_calculator|score1_reg[7]        ; score_logic:scores_calculator|score1_reg[7]                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; counter:gameover_timer|cnt_reg[24]                 ; counter:gameover_timer|cnt_reg[24]                                                                                     ; clock        ; clock       ; 0.000        ; 0.072      ; 0.744      ;
; 0.480 ; score_logic:scores_calculator|shift1_reg[6]        ; score_logic:scores_calculator|bcd1_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.748      ;
; 0.482 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|state.ST_DONE                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.750      ;
; 0.483 ; score_logic:scores_calculator|shift1_reg[3]        ; score_logic:scores_calculator|bcd1_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.751      ;
; 0.485 ; score_logic:scores_calculator|shift2_reg[5]        ; score_logic:scores_calculator|bcd2_reg[6]                                                                              ; clock        ; clock       ; 0.000        ; 0.074      ; 0.754      ;
; 0.486 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|bcd2_reg[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.754      ;
; 0.487 ; score_logic:scores_calculator|score2_reg[4]        ; score_logic:scores_calculator|bin2_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.755      ;
; 0.488 ; score_logic:scores_calculator|score1_reg[4]        ; score_logic:scores_calculator|bin1_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.756      ;
; 0.490 ; score_logic:scores_calculator|score1_reg[1]        ; score_logic:scores_calculator|bin1_reg[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.758      ;
; 0.500 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_END                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.768      ;
; 0.537 ; bitmap_generator:game_over_bitmap_gen|addr_reg[3]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.446      ; 1.213      ;
; 0.545 ; bitmap_generator:game_over_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.446      ; 1.221      ;
; 0.567 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.447      ; 1.244      ;
; 0.588 ; bitmap_generator:game_over_bitmap_gen|addr_reg[4]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.430      ; 1.248      ;
; 0.591 ; bitmap_generator:game_over_bitmap_gen|addr_reg[0]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.430      ; 1.251      ;
; 0.598 ; score_logic:scores_calculator|bin1_reg[6]          ; score_logic:scores_calculator|bin1_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.865      ;
; 0.598 ; score_logic:scores_calculator|bin1_reg[1]          ; score_logic:scores_calculator|bin1_reg[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.866      ;
; 0.601 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[12] ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.448      ; 1.279      ;
; 0.601 ; score_logic:scores_calculator|bin2_reg[3]          ; score_logic:scores_calculator|bin2_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.869      ;
; 0.608 ; score_logic:scores_calculator|bin2_reg[0]          ; score_logic:scores_calculator|bin2_reg[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.074      ; 0.877      ;
; 0.609 ; score_logic:scores_calculator|bin2_reg[2]          ; score_logic:scores_calculator|bin2_reg[3]                                                                              ; clock        ; clock       ; 0.000        ; 0.071      ; 0.875      ;
; 0.614 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[4]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.448      ; 1.292      ;
; 0.614 ; score_logic:scores_calculator|score1_reg[5]        ; score_logic:scores_calculator|bin1_reg[5]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.882      ;
; 0.616 ; score_logic:scores_calculator|score2_reg[7]        ; score_logic:scores_calculator|bin2_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.884      ;
; 0.624 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.426      ; 1.280      ;
; 0.626 ; score_logic:scores_calculator|shift1_reg[5]        ; score_logic:scores_calculator|bcd1_reg[6]                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 0.894      ;
; 0.627 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.448      ; 1.305      ;
; 0.630 ; score_logic:scores_calculator|shift1_reg[4]        ; score_logic:scores_calculator|bcd1_reg[5]                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.897      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; 14.030 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.144 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clock ; 9.199 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                          ;
+--------+------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.030 ; vga_sync:vga_sync_unit|v_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.908      ;
; 14.030 ; vga_sync:vga_sync_unit|v_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.908      ;
; 14.045 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.905      ;
; 14.045 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.905      ;
; 14.095 ; vga_sync:vga_sync_unit|v_count_reg[8]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.843      ;
; 14.095 ; vga_sync:vga_sync_unit|v_count_reg[8]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.843      ;
; 14.099 ; vga_sync:vga_sync_unit|v_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.839      ;
; 14.099 ; vga_sync:vga_sync_unit|v_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.839      ;
; 14.111 ; vga_sync:vga_sync_unit|v_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.827      ;
; 14.111 ; vga_sync:vga_sync_unit|v_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.827      ;
; 14.127 ; vga_sync:vga_sync_unit|h_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.823      ;
; 14.127 ; vga_sync:vga_sync_unit|h_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.823      ;
; 14.127 ; vga_sync:vga_sync_unit|h_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.823      ;
; 14.127 ; vga_sync:vga_sync_unit|h_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.823      ;
; 14.132 ; vga_sync:vga_sync_unit|v_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.806      ;
; 14.132 ; vga_sync:vga_sync_unit|v_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.806      ;
; 14.145 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[0]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.813      ;
; 14.145 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[10] ; clock        ; clock       ; 20.000       ; -0.029     ; 5.813      ;
; 14.145 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[8]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.813      ;
; 14.145 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[14] ; clock        ; clock       ; 20.000       ; -0.029     ; 5.813      ;
; 14.145 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[7]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.813      ;
; 14.145 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[6]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.813      ;
; 14.161 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.789      ;
; 14.161 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.789      ;
; 14.164 ; vga_sync:vga_sync_unit|v_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.774      ;
; 14.164 ; vga_sync:vga_sync_unit|v_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.774      ;
; 14.166 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[12] ; clock        ; clock       ; 20.000       ; -0.042     ; 5.779      ;
; 14.166 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[1]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.779      ;
; 14.166 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[9]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.779      ;
; 14.166 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[11] ; clock        ; clock       ; 20.000       ; -0.042     ; 5.779      ;
; 14.166 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[13] ; clock        ; clock       ; 20.000       ; -0.042     ; 5.779      ;
; 14.166 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[4]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.779      ;
; 14.166 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[5]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.779      ;
; 14.166 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[2]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.779      ;
; 14.166 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[3]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.779      ;
; 14.192 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[0]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.766      ;
; 14.192 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[10] ; clock        ; clock       ; 20.000       ; -0.029     ; 5.766      ;
; 14.192 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[8]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.766      ;
; 14.192 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[14] ; clock        ; clock       ; 20.000       ; -0.029     ; 5.766      ;
; 14.192 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[7]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.766      ;
; 14.192 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[6]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.766      ;
; 14.195 ; vga_sync:vga_sync_unit|v_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[0]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.743      ;
; 14.210 ; vga_sync:vga_sync_unit|v_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.728      ;
; 14.210 ; vga_sync:vga_sync_unit|v_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.728      ;
; 14.213 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[12] ; clock        ; clock       ; 20.000       ; -0.042     ; 5.732      ;
; 14.213 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[1]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.732      ;
; 14.213 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[9]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.732      ;
; 14.213 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[11] ; clock        ; clock       ; 20.000       ; -0.042     ; 5.732      ;
; 14.213 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[13] ; clock        ; clock       ; 20.000       ; -0.042     ; 5.732      ;
; 14.213 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[4]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.732      ;
; 14.213 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[5]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.732      ;
; 14.213 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[2]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.732      ;
; 14.213 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[3]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.732      ;
; 14.217 ; vga_sync:vga_sync_unit|h_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.733      ;
; 14.217 ; vga_sync:vga_sync_unit|h_count_reg[7]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.733      ;
; 14.237 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[8]                    ; clock        ; clock       ; 20.000       ; -0.031     ; 5.719      ;
; 14.243 ; vga_sync:vga_sync_unit|h_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[0]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.707      ;
; 14.248 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.702      ;
; 14.248 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.702      ;
; 14.257 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[9]                    ; clock        ; clock       ; 20.000       ; -0.031     ; 5.699      ;
; 14.260 ; vga_sync:vga_sync_unit|v_count_reg[8]    ; vga_graphics:graph_generator|rgb_reg[0]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.678      ;
; 14.261 ; vga_sync:vga_sync_unit|h_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.689      ;
; 14.261 ; vga_sync:vga_sync_unit|h_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.689      ;
; 14.264 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[6]                    ; clock        ; clock       ; 20.000       ; -0.031     ; 5.692      ;
; 14.264 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[7]                    ; clock        ; clock       ; 20.000       ; -0.031     ; 5.692      ;
; 14.264 ; vga_sync:vga_sync_unit|v_count_reg[2]    ; vga_graphics:graph_generator|rgb_reg[0]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.674      ;
; 14.272 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[4]                    ; clock        ; clock       ; 20.000       ; -0.031     ; 5.684      ;
; 14.276 ; vga_sync:vga_sync_unit|v_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[0]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.662      ;
; 14.279 ; paddle_logic:left_paddle_module|y_reg[0] ; ball_logic:ball_module|x_reg[5]                    ; clock        ; clock       ; 20.000       ; -0.031     ; 5.677      ;
; 14.280 ; vga_sync:vga_sync_unit|v_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.658      ;
; 14.280 ; vga_sync:vga_sync_unit|v_count_reg[6]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.658      ;
; 14.292 ; vga_sync:vga_sync_unit|h_count_reg[3]    ; vga_graphics:graph_generator|rgb_reg[0]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.658      ;
; 14.297 ; vga_sync:vga_sync_unit|v_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[0]            ; clock        ; clock       ; 20.000       ; -0.049     ; 5.641      ;
; 14.300 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[8]                    ; clock        ; clock       ; 20.000       ; -0.031     ; 5.656      ;
; 14.306 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[0]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.652      ;
; 14.306 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[10] ; clock        ; clock       ; 20.000       ; -0.029     ; 5.652      ;
; 14.306 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[8]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.652      ;
; 14.306 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[14] ; clock        ; clock       ; 20.000       ; -0.029     ; 5.652      ;
; 14.306 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[7]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.652      ;
; 14.306 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[6]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.652      ;
; 14.308 ; vga_sync:vga_sync_unit|h_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[1]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.642      ;
; 14.308 ; vga_sync:vga_sync_unit|h_count_reg[9]    ; vga_graphics:graph_generator|rgb_reg[2]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.642      ;
; 14.309 ; paddle_logic:left_paddle_module|y_reg[2] ; ball_logic:ball_module|x_reg[8]                    ; clock        ; clock       ; 20.000       ; -0.031     ; 5.647      ;
; 14.319 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[0]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.639      ;
; 14.319 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[10] ; clock        ; clock       ; 20.000       ; -0.029     ; 5.639      ;
; 14.319 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[8]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.639      ;
; 14.319 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[14] ; clock        ; clock       ; 20.000       ; -0.029     ; 5.639      ;
; 14.319 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[7]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.639      ;
; 14.319 ; vga_sync:vga_sync_unit|h_count_reg[5]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[6]  ; clock        ; clock       ; 20.000       ; -0.029     ; 5.639      ;
; 14.320 ; paddle_logic:left_paddle_module|y_reg[1] ; ball_logic:ball_module|x_reg[9]                    ; clock        ; clock       ; 20.000       ; -0.031     ; 5.636      ;
; 14.325 ; vga_sync:vga_sync_unit|h_count_reg[4]    ; vga_graphics:graph_generator|rgb_reg[0]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.625      ;
; 14.326 ; vga_sync:vga_sync_unit|h_count_reg[1]    ; vga_graphics:graph_generator|rgb_reg[0]            ; clock        ; clock       ; 20.000       ; -0.037     ; 5.624      ;
; 14.327 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[12] ; clock        ; clock       ; 20.000       ; -0.042     ; 5.618      ;
; 14.327 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[1]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.618      ;
; 14.327 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[9]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.618      ;
; 14.327 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[11] ; clock        ; clock       ; 20.000       ; -0.042     ; 5.618      ;
; 14.327 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[13] ; clock        ; clock       ; 20.000       ; -0.042     ; 5.618      ;
; 14.327 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[4]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.618      ;
; 14.327 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[5]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.618      ;
; 14.327 ; vga_sync:vga_sync_unit|h_count_reg[0]    ; bitmap_generator:game_menu_bitmap_gen|addr_reg[2]  ; clock        ; clock       ; 20.000       ; -0.042     ; 5.618      ;
+--------+------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; bitmap_generator:game_over_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.237      ; 0.485      ;
; 0.151 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[0]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.227      ; 0.482      ;
; 0.153 ; bitmap_generator:game_over_bitmap_gen|addr_reg[5]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.237      ; 0.494      ;
; 0.157 ; bitmap_generator:game_over_bitmap_gen|addr_reg[7]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.237      ; 0.498      ;
; 0.162 ; bitmap_generator:game_over_bitmap_gen|addr_reg[12] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.238      ; 0.504      ;
; 0.186 ; game_board:game_board_module|toggle_reg            ; game_board:game_board_module|toggle_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; score_logic:scores_calculator|shift1_reg[6]        ; score_logic:scores_calculator|shift1_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; score_logic:scores_calculator|shift2_reg[6]        ; score_logic:scores_calculator|shift2_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; score_logic:scores_calculator|shift2_reg[2]        ; score_logic:scores_calculator|shift2_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; score_logic:scores_calculator|shift1_reg[2]        ; score_logic:scores_calculator|shift1_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bitmap_generator:game_menu_bitmap_gen|state        ; bitmap_generator:game_menu_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bitmap_generator:game_over_bitmap_gen|state        ; bitmap_generator:game_over_bitmap_gen|state                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_logic:down_button_module|state.ST_RELEASE   ; button_logic:down_button_module|state.ST_RELEASE                                                                       ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_logic:down_button_module|state.ST_IDLE      ; button_logic:down_button_module|state.ST_IDLE                                                                          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; button_logic:down_button_module|state.ST_PRESS     ; button_logic:down_button_module|state.ST_PRESS                                                                         ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sound:sound_module|buzz_reg                        ; sound:sound_module|buzz_reg                                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; game_config:game_config_module|state.ST_END        ; game_config:game_config_module|state.ST_END                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_START                                                                          ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|state.ST_IDLE                                                                           ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|y_reg[5]                    ; ball_logic:ball_module|y_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|y_reg[4]                    ; ball_logic:ball_module|y_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[6]                    ; ball_logic:ball_module|x_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[4]                    ; ball_logic:ball_module|x_reg[4]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[5]                    ; ball_logic:ball_module|x_reg[5]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[8]                    ; ball_logic:ball_module|x_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[7]                    ; ball_logic:ball_module|x_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|y_reg[7]                    ; ball_logic:ball_module|y_reg[7]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|y_reg[6]                    ; ball_logic:ball_module|y_reg[6]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|y_reg[8]                    ; ball_logic:ball_module|y_reg[8]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|y_reg[9]                    ; ball_logic:ball_module|y_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ball_logic:ball_module|x_reg[9]                    ; ball_logic:ball_module|x_reg[9]                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; score_logic:scores_calculator|state.ST_IDLE        ; score_logic:scores_calculator|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; score_logic:scores_calculator|state.ST_CALC        ; score_logic:scores_calculator|state.ST_CALC                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; collision_logic:collision_module|direct_reg[1]     ; collision_logic:collision_module|direct_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; collision_logic:collision_module|direct_reg[0]     ; collision_logic:collision_module|direct_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; collision_logic:collision_module|paddle_reg[0]     ; collision_logic:collision_module|paddle_reg[0]                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; collision_logic:collision_module|paddle_reg[1]     ; collision_logic:collision_module|paddle_reg[1]                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; auto_control:auto_control_module|index_reg[0]      ; auto_control:auto_control_module|index_reg[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; auto_control:auto_control_module|index_reg[1]      ; auto_control:auto_control_module|index_reg[1]                                                                          ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; auto_control:auto_control_module|index_reg[2]      ; auto_control:auto_control_module|index_reg[2]                                                                          ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; score_logic:scores_calculator|cnt_reg[1]           ; score_logic:scores_calculator|cnt_reg[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; score_logic:scores_calculator|cnt_reg[2]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_logic:up_button_module|btn_o_reg            ; button_logic:up_button_module|btn_o_reg                                                                                ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_logic:up_button_module|state.ST_RELEASE     ; button_logic:up_button_module|state.ST_RELEASE                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_logic:up_button_module|state.ST_IDLE        ; button_logic:up_button_module|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_logic:up_button_module|state.ST_PRESS       ; button_logic:up_button_module|state.ST_PRESS                                                                           ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; button_logic:down_button_module|btn_o_reg          ; button_logic:down_button_module|btn_o_reg                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; score_logic:scores_calculator|bin2_reg[6]          ; score_logic:scores_calculator|bin2_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; score_logic:scores_calculator|bin2_reg[5]          ; score_logic:scores_calculator|bin2_reg[6]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|shift2_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; score_logic:scores_calculator|shift1_reg[1]        ; score_logic:scores_calculator|shift1_reg[1]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; score_logic:scores_calculator|bin1_reg[2]          ; score_logic:scores_calculator|bin1_reg[3]                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sound:sound_module|state                           ; sound:sound_module|state                                                                                               ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_sync:vga_sync_unit|mod2_reg                    ; vga_sync:vga_sync_unit|mod2_reg                                                                                        ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[0]                                                                               ; clock        ; clock       ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; score_logic:scores_calculator|bin1_reg[4]          ; score_logic:scores_calculator|bin1_reg[5]                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; bitmap_generator:game_over_bitmap_gen|addr_reg[16] ; bitmap_generator:game_over_bitmap_gen|addr_reg[16]                                                                     ; clock        ; clock       ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; button_logic:up_button_module|cnt_reg[18]          ; button_logic:up_button_module|cnt_reg[18]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; button_logic:down_button_module|cnt_reg[18]        ; button_logic:down_button_module|cnt_reg[18]                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sound:sound_module|delay_reg[20]                   ; sound:sound_module|delay_reg[20]                                                                                       ; clock        ; clock       ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; score_logic:scores_calculator|shift2_reg[6]        ; score_logic:scores_calculator|bcd2_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; counter:paddle_timer|cnt_reg[16]                   ; counter:paddle_timer|cnt_reg[16]                                                                                       ; clock        ; clock       ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; score_logic:scores_calculator|shift1_reg[6]        ; score_logic:scores_calculator|bcd1_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; score_logic:scores_calculator|shift1_reg[3]        ; score_logic:scores_calculator|bcd1_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|state.ST_DONE                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[1]                                                                               ; clock        ; clock       ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; score_logic:scores_calculator|cnt_reg[0]           ; score_logic:scores_calculator|cnt_reg[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; score_logic:scores_calculator|shift1_reg[1]        ; score_logic:scores_calculator|shift1_reg[2]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; score_logic:scores_calculator|shift1_reg[3]        ; score_logic:scores_calculator|shift1_reg[5]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; score_logic:scores_calculator|shift2_reg[1]        ; score_logic:scores_calculator|bcd2_reg[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; score_logic:scores_calculator|score2_reg[4]        ; score_logic:scores_calculator|bin2_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; game_config:game_config_module|state.ST_IDLE       ; game_config:game_config_module|game_menu_reg                                                                           ; clock        ; clock       ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; score_logic:scores_calculator|shift2_reg[5]        ; score_logic:scores_calculator|bcd2_reg[6]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; score_logic:scores_calculator|score1_reg[4]        ; score_logic:scores_calculator|bin1_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.324      ;
; 0.204 ; score_logic:scores_calculator|shift2_reg[5]        ; score_logic:scores_calculator|shift2_reg[6]                                                                            ; clock        ; clock       ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; counter:ball_timer|cnt_reg[17]                     ; counter:ball_timer|cnt_reg[17]                                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; score_logic:scores_calculator|score1_reg[1]        ; score_logic:scores_calculator|bin1_reg[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; paddle_logic:left_paddle_module|y_reg[9]           ; paddle_logic:left_paddle_module|y_reg[9]                                                                               ; clock        ; clock       ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; score_logic:scores_calculator|score1_reg[7]        ; score_logic:scores_calculator|score1_reg[7]                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; counter:gameover_timer|cnt_reg[24]                 ; counter:gameover_timer|cnt_reg[24]                                                                                     ; clock        ; clock       ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; game_config:game_config_module|state.ST_START      ; game_config:game_config_module|state.ST_END                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; button_logic:up_button_module|state.ST_RELEASE     ; button_logic:up_button_module|state.ST_IDLE                                                                            ; clock        ; clock       ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; bitmap_generator:game_over_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.237      ; 0.556      ;
; 0.219 ; bitmap_generator:game_over_bitmap_gen|addr_reg[3]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a3~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.237      ; 0.560      ;
; 0.226 ; bitmap_generator:game_over_bitmap_gen|addr_reg[11] ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a2~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.238      ; 0.568      ;
; 0.236 ; bitmap_generator:game_over_bitmap_gen|addr_reg[4]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.230      ; 0.570      ;
; 0.237 ; bitmap_generator:game_over_bitmap_gen|addr_reg[0]  ; bitmap_memory:game_over_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_jh51:auto_generated|ram_block1a4~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.230      ; 0.571      ;
; 0.248 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[12] ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.240      ; 0.592      ;
; 0.249 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[4]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.240      ; 0.593      ;
; 0.252 ; score_logic:scores_calculator|bin1_reg[6]          ; score_logic:scores_calculator|bin1_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; score_logic:scores_calculator|bin1_reg[1]          ; score_logic:scores_calculator|bin1_reg[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; score_logic:scores_calculator|bin2_reg[3]          ; score_logic:scores_calculator|bin2_reg[4]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.376      ;
; 0.258 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[9]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.240      ; 0.602      ;
; 0.259 ; score_logic:scores_calculator|bin2_reg[0]          ; score_logic:scores_calculator|bin2_reg[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; score_logic:scores_calculator|bin2_reg[2]          ; score_logic:scores_calculator|bin2_reg[3]                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; bitmap_generator:game_menu_bitmap_gen|addr_reg[6]  ; bitmap_memory:game_menu_bitmap_mem|altsyncram:rom_rtl_0|altsyncram_7h51:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.227      ; 0.592      ;
; 0.262 ; score_logic:scores_calculator|score1_reg[5]        ; score_logic:scores_calculator|bin1_reg[5]                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; score_logic:scores_calculator|score2_reg[7]        ; score_logic:scores_calculator|bin2_reg[7]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.384      ;
; 0.268 ; score_logic:scores_calculator|shift1_reg[5]        ; score_logic:scores_calculator|bcd1_reg[6]                                                                              ; clock        ; clock       ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; score_logic:scores_calculator|score2_reg[2]        ; score_logic:scores_calculator|bin2_reg[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.038      ; 0.393      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 6.250 ; 0.144 ; N/A      ; N/A     ; 9.199               ;
;  clock           ; 6.250 ; 0.144 ; N/A      ; N/A     ; 9.199               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock           ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; buzz          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_down                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_up                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; buzz          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; buzz          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rgb[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; rgb[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; rgb[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; buzz          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 222643   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 222643   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jul 16 21:40:52 2024
Info: Command: quartus_sta pong_main -c pong_main
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'pong_main.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.250               0.000 clock 
Info (332146): Worst-case hold slack is 0.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.438               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.595               0.000 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.260
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.260               0.000 clock 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.598
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.598               0.000 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.030
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.030               0.000 clock 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.199               0.000 clock 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4749 megabytes
    Info: Processing ended: Tue Jul 16 21:40:55 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


