#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Oct 25 12:42:04 2015
# Process ID: 1680
# Log file: C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/vivado.log
# Journal file: C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 689.895 ; gain = 137.941
open_bd_design {C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:xfft:9.0 - xfft_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <FFTDMADesign> from BD file <C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 890.254 ; gain = 168.156
startgroup
set_property -dict [list CONFIG.HAS_TKEEP.VALUE_SRC PROPAGATED] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.FIFO_DEPTH {2048}] [get_bd_cells axis_data_fifo_0]
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_config_tdata
/xfft_0/s_axis_config_tvalid

validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1015.785 ; gain = 39.500
generate_target all [get_files  C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd]
INFO: [BD 41-1662] The design 'FFTDMADesign.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/xfft_0/s_axis_config_tdata
/xfft_0/s_axis_config_tvalid

WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_bid'(2) to net 'axi_mem_intercon_M00_AXI_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/M00_AXI_rid'(2) to net 'axi_mem_intercon_M00_AXI_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
Verilog Output written to : C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hdl/FFTDMADesign.v
Verilog Output written to : C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hdl/FFTDMADesign_wrapper.v
Wrote  : <C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/FFTDMADesign.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] FFTDMADesign_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'FFTDMADesign_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'FFTDMADesign_axi_dma_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_axi_dma_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'FFTDMADesign_axi_dma_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_xfft_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'FFTDMADesign_xfft_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_xfft_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'FFTDMADesign_xfft_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'FFTDMADesign_xfft_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'FFTDMADesign_xfft_0_0' does not support 'Verilog Test Bench' output products, delivering 'VHDL Test Bench' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_xfft_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_axis_data_fifo_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_axis_data_fifo_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FFTDMADesign_auto_us_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s02_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hw_handoff/FFTDMADesign.hwh
Generated Block Design Tcl file C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hw_handoff/FFTDMADesign_bd.tcl
Generated Hardware Definition File C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.srcs/sources_1/bd/FFTDMADesign/hdl/FFTDMADesign.hwdef
generate_target: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1032.988 ; gain = 17.203
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Oct 25 12:48:00 2015] Launched synth_1...
Run output will be captured here: C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.runs/synth_1/runme.log
[Sun Oct 25 12:48:00 2015] Launched impl_1...
Run output will be captured here: C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xa7z020clg484-1I
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/.Xil/Vivado-1680-DESKTOP-SG5D71V/dcp/FFTDMADesign_wrapper_early.xdc]
Finished Parsing XDC File [c:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/.Xil/Vivado-1680-DESKTOP-SG5D71V/dcp/FFTDMADesign_wrapper_early.xdc]
Parsing XDC File [c:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/.Xil/Vivado-1680-DESKTOP-SG5D71V/dcp/FFTDMADesign_wrapper_late.xdc]
Finished Parsing XDC File [c:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/.Xil/Vivado-1680-DESKTOP-SG5D71V/dcp/FFTDMADesign_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1292.730 ; gain = 17.121
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1292.730 ; gain = 17.121
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1464.805 ; gain = 429.531
file copy -force C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.runs/impl_1/FFTDMADesign_wrapper.sysdef C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf

launch_sdk -workspace C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk -hwspec C:/Speedway/ZynqHW/2015_2/FFT_DMA_24102015/FFT_DMA_24102015.sdk/FFTDMADesign_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 25 13:47:51 2015...
