

================================================================
== Vitis HLS Report for 'PointwiseConv2d_4_4_12_s'
================================================================
* Date:           Tue Jul 23 13:57:54 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      250|      250|  2.500 us|  2.500 us|  250|  250|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                           |                                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_557  |PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2  |      225|      225|  2.250 us|  2.250 us|  225|  225|       no|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    20|    4229|    3335|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     412|    -|
|Register         |        -|     -|    1564|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    20|    5793|    3749|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       2|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_557  |PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2  |        0|  20|  4229|  3335|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                      |                                                                |        0|  20|  4229|  3335|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  135|         27|    1|         27|
    |ap_done           |    9|          2|    1|          2|
    |depth2_o77_read   |    9|          2|    1|          2|
    |point2_o78_write  |    9|          2|    1|          2|
    |weights_address0  |  125|         25|    6|        150|
    |weights_address1  |  125|         25|    6|        150|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  412|         83|   16|        333|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |  26|   0|   26|          0|
    |ap_done_reg                                                                             |   1|   0|    1|          0|
    |grp_PointwiseConv2d_4_4_12_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2_fu_557_ap_start_reg  |   1|   0|    1|          0|
    |weights_load_10_reg_725                                                                 |  32|   0|   32|          0|
    |weights_load_11_reg_730                                                                 |  32|   0|   32|          0|
    |weights_load_12_reg_745                                                                 |  32|   0|   32|          0|
    |weights_load_13_reg_750                                                                 |  32|   0|   32|          0|
    |weights_load_14_reg_765                                                                 |  32|   0|   32|          0|
    |weights_load_15_reg_770                                                                 |  32|   0|   32|          0|
    |weights_load_16_reg_785                                                                 |  32|   0|   32|          0|
    |weights_load_17_reg_790                                                                 |  32|   0|   32|          0|
    |weights_load_18_reg_805                                                                 |  32|   0|   32|          0|
    |weights_load_19_reg_810                                                                 |  32|   0|   32|          0|
    |weights_load_1_reg_630                                                                  |  32|   0|   32|          0|
    |weights_load_20_reg_825                                                                 |  32|   0|   32|          0|
    |weights_load_21_reg_830                                                                 |  32|   0|   32|          0|
    |weights_load_22_reg_845                                                                 |  32|   0|   32|          0|
    |weights_load_23_reg_850                                                                 |  32|   0|   32|          0|
    |weights_load_24_reg_865                                                                 |  32|   0|   32|          0|
    |weights_load_25_reg_870                                                                 |  32|   0|   32|          0|
    |weights_load_26_reg_885                                                                 |  32|   0|   32|          0|
    |weights_load_27_reg_890                                                                 |  32|   0|   32|          0|
    |weights_load_28_reg_905                                                                 |  32|   0|   32|          0|
    |weights_load_29_reg_910                                                                 |  32|   0|   32|          0|
    |weights_load_2_reg_645                                                                  |  32|   0|   32|          0|
    |weights_load_30_reg_925                                                                 |  32|   0|   32|          0|
    |weights_load_31_reg_930                                                                 |  32|   0|   32|          0|
    |weights_load_32_reg_945                                                                 |  32|   0|   32|          0|
    |weights_load_33_reg_950                                                                 |  32|   0|   32|          0|
    |weights_load_34_reg_965                                                                 |  32|   0|   32|          0|
    |weights_load_35_reg_970                                                                 |  32|   0|   32|          0|
    |weights_load_36_reg_985                                                                 |  32|   0|   32|          0|
    |weights_load_37_reg_990                                                                 |  32|   0|   32|          0|
    |weights_load_38_reg_1005                                                                |  32|   0|   32|          0|
    |weights_load_39_reg_1010                                                                |  32|   0|   32|          0|
    |weights_load_3_reg_650                                                                  |  32|   0|   32|          0|
    |weights_load_40_reg_1025                                                                |  32|   0|   32|          0|
    |weights_load_41_reg_1030                                                                |  32|   0|   32|          0|
    |weights_load_42_reg_1045                                                                |  32|   0|   32|          0|
    |weights_load_43_reg_1050                                                                |  32|   0|   32|          0|
    |weights_load_44_reg_1065                                                                |  32|   0|   32|          0|
    |weights_load_45_reg_1070                                                                |  32|   0|   32|          0|
    |weights_load_46_reg_1085                                                                |  32|   0|   32|          0|
    |weights_load_47_reg_1090                                                                |  32|   0|   32|          0|
    |weights_load_4_reg_665                                                                  |  32|   0|   32|          0|
    |weights_load_5_reg_670                                                                  |  32|   0|   32|          0|
    |weights_load_6_reg_685                                                                  |  32|   0|   32|          0|
    |weights_load_7_reg_690                                                                  |  32|   0|   32|          0|
    |weights_load_8_reg_705                                                                  |  32|   0|   32|          0|
    |weights_load_9_reg_710                                                                  |  32|   0|   32|          0|
    |weights_load_reg_625                                                                    |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   |1564|   0| 1564|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PointwiseConv2d<4, 4, 12>|  return value|
|depth2_o77_dout            |   in|   32|     ap_fifo|                 depth2_o77|       pointer|
|depth2_o77_num_data_valid  |   in|    2|     ap_fifo|                 depth2_o77|       pointer|
|depth2_o77_fifo_cap        |   in|    2|     ap_fifo|                 depth2_o77|       pointer|
|depth2_o77_empty_n         |   in|    1|     ap_fifo|                 depth2_o77|       pointer|
|depth2_o77_read            |  out|    1|     ap_fifo|                 depth2_o77|       pointer|
|weights_address0           |  out|    6|   ap_memory|                    weights|         array|
|weights_ce0                |  out|    1|   ap_memory|                    weights|         array|
|weights_q0                 |   in|   32|   ap_memory|                    weights|         array|
|weights_address1           |  out|    6|   ap_memory|                    weights|         array|
|weights_ce1                |  out|    1|   ap_memory|                    weights|         array|
|weights_q1                 |   in|   32|   ap_memory|                    weights|         array|
|point2_o78_din             |  out|   32|     ap_fifo|                 point2_o78|       pointer|
|point2_o78_num_data_valid  |   in|    2|     ap_fifo|                 point2_o78|       pointer|
|point2_o78_fifo_cap        |   in|    2|     ap_fifo|                 point2_o78|       pointer|
|point2_o78_full_n          |   in|    1|     ap_fifo|                 point2_o78|       pointer|
|point2_o78_write           |  out|    1|     ap_fifo|                 point2_o78|       pointer|
+---------------------------+-----+-----+------------+---------------------------+--------------+

