Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 19 18:47:15 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_of_electric_fan_timing_summary_routed.rpt -pb top_module_of_electric_fan_timing_summary_routed.pb -rpx top_module_of_electric_fan_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_electric_fan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.289      -18.079                      8                  778        0.152        0.000                      0                  778        4.500        0.000                       0                   514  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.289      -18.079                      8                  778        0.152        0.000                      0                  778        4.500        0.000                       0                   514  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -2.289ns,  Total Violation      -18.079ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.289ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[8]_replica/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.005ns  (logic 2.225ns (31.762%)  route 4.780ns (68.238%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.631    10.152    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[8]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.459    10.611 r  nolabel_line80/dth11/count_usec_reg[8]_replica/Q
                         net (fo=2, routed)           0.659    11.270    nolabel_line80/dth11/count_usec_reg[8]_repN
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.394 r  nolabel_line80/dth11/next_state[4]_i_5/O
                         net (fo=4, routed)           0.822    12.216    nolabel_line80/dth11/next_state[4]_i_5_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    12.340 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=2, routed)           0.334    12.675    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.799 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=68, routed)          0.693    13.491    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.615 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_9/O
                         net (fo=4, routed)           0.598    14.213    nolabel_line80/dth11/ed/humidity1__2_carry_i_9_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.124    14.337 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_1/O
                         net (fo=1, routed)           0.331    14.669    nolabel_line80/dth11/ed_n_48
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.054 r  nolabel_line80/dth11/humidity1__2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.054    nolabel_line80/dth11/humidity1__2_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.388 r  nolabel_line80/dth11/humidity1__2_carry__0/O[1]
                         net (fo=1, routed)           0.342    15.729    nolabel_line80/dth11/ed/humidity1[5]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.303    16.032 f  nolabel_line80/dth11/ed/temperature[7]_i_2/O
                         net (fo=1, routed)           0.658    16.691    nolabel_line80/dth11/ed/temperature[7]_i_2_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.815 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.343    17.158    nolabel_line80/dth11/ed_n_7
    SLICE_X58Y18         FDRE                                         r  nolabel_line80/dth11/temperature_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.508    14.849    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  nolabel_line80/dth11/temperature_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y18         FDRE (Setup_fdre_C_CE)      -0.205    14.869    nolabel_line80/dth11/temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -17.158    
  -------------------------------------------------------------------
                         slack                                 -2.289    

Slack (VIOLATED) :        -2.289ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[8]_replica/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.005ns  (logic 2.225ns (31.762%)  route 4.780ns (68.238%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.631    10.152    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[8]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.459    10.611 r  nolabel_line80/dth11/count_usec_reg[8]_replica/Q
                         net (fo=2, routed)           0.659    11.270    nolabel_line80/dth11/count_usec_reg[8]_repN
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.394 r  nolabel_line80/dth11/next_state[4]_i_5/O
                         net (fo=4, routed)           0.822    12.216    nolabel_line80/dth11/next_state[4]_i_5_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    12.340 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=2, routed)           0.334    12.675    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.799 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=68, routed)          0.693    13.491    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.615 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_9/O
                         net (fo=4, routed)           0.598    14.213    nolabel_line80/dth11/ed/humidity1__2_carry_i_9_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.124    14.337 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_1/O
                         net (fo=1, routed)           0.331    14.669    nolabel_line80/dth11/ed_n_48
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.054 r  nolabel_line80/dth11/humidity1__2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.054    nolabel_line80/dth11/humidity1__2_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.388 r  nolabel_line80/dth11/humidity1__2_carry__0/O[1]
                         net (fo=1, routed)           0.342    15.729    nolabel_line80/dth11/ed/humidity1[5]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.303    16.032 f  nolabel_line80/dth11/ed/temperature[7]_i_2/O
                         net (fo=1, routed)           0.658    16.691    nolabel_line80/dth11/ed/temperature[7]_i_2_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.815 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.343    17.158    nolabel_line80/dth11/ed_n_7
    SLICE_X58Y18         FDRE                                         r  nolabel_line80/dth11/temperature_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.508    14.849    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  nolabel_line80/dth11/temperature_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y18         FDRE (Setup_fdre_C_CE)      -0.205    14.869    nolabel_line80/dth11/temperature_reg[4]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -17.158    
  -------------------------------------------------------------------
                         slack                                 -2.289    

Slack (VIOLATED) :        -2.289ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[8]_replica/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.005ns  (logic 2.225ns (31.762%)  route 4.780ns (68.238%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.631    10.152    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[8]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.459    10.611 r  nolabel_line80/dth11/count_usec_reg[8]_replica/Q
                         net (fo=2, routed)           0.659    11.270    nolabel_line80/dth11/count_usec_reg[8]_repN
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.394 r  nolabel_line80/dth11/next_state[4]_i_5/O
                         net (fo=4, routed)           0.822    12.216    nolabel_line80/dth11/next_state[4]_i_5_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    12.340 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=2, routed)           0.334    12.675    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.799 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=68, routed)          0.693    13.491    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.615 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_9/O
                         net (fo=4, routed)           0.598    14.213    nolabel_line80/dth11/ed/humidity1__2_carry_i_9_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.124    14.337 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_1/O
                         net (fo=1, routed)           0.331    14.669    nolabel_line80/dth11/ed_n_48
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.054 r  nolabel_line80/dth11/humidity1__2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.054    nolabel_line80/dth11/humidity1__2_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.388 r  nolabel_line80/dth11/humidity1__2_carry__0/O[1]
                         net (fo=1, routed)           0.342    15.729    nolabel_line80/dth11/ed/humidity1[5]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.303    16.032 f  nolabel_line80/dth11/ed/temperature[7]_i_2/O
                         net (fo=1, routed)           0.658    16.691    nolabel_line80/dth11/ed/temperature[7]_i_2_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.815 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.343    17.158    nolabel_line80/dth11/ed_n_7
    SLICE_X58Y18         FDRE                                         r  nolabel_line80/dth11/temperature_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.508    14.849    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  nolabel_line80/dth11/temperature_reg[5]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X58Y18         FDRE (Setup_fdre_C_CE)      -0.205    14.869    nolabel_line80/dth11/temperature_reg[5]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -17.158    
  -------------------------------------------------------------------
                         slack                                 -2.289    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[8]_replica/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.997ns  (logic 2.225ns (31.798%)  route 4.772ns (68.202%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.631    10.152    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[8]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.459    10.611 r  nolabel_line80/dth11/count_usec_reg[8]_replica/Q
                         net (fo=2, routed)           0.659    11.270    nolabel_line80/dth11/count_usec_reg[8]_repN
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.394 r  nolabel_line80/dth11/next_state[4]_i_5/O
                         net (fo=4, routed)           0.822    12.216    nolabel_line80/dth11/next_state[4]_i_5_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    12.340 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=2, routed)           0.334    12.675    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.799 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=68, routed)          0.693    13.491    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.615 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_9/O
                         net (fo=4, routed)           0.598    14.213    nolabel_line80/dth11/ed/humidity1__2_carry_i_9_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.124    14.337 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_1/O
                         net (fo=1, routed)           0.331    14.669    nolabel_line80/dth11/ed_n_48
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.054 r  nolabel_line80/dth11/humidity1__2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.054    nolabel_line80/dth11/humidity1__2_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.388 r  nolabel_line80/dth11/humidity1__2_carry__0/O[1]
                         net (fo=1, routed)           0.342    15.729    nolabel_line80/dth11/ed/humidity1[5]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.303    16.032 f  nolabel_line80/dth11/ed/temperature[7]_i_2/O
                         net (fo=1, routed)           0.658    16.691    nolabel_line80/dth11/ed/temperature[7]_i_2_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.815 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.335    17.150    nolabel_line80/dth11/ed_n_7
    SLICE_X60Y17         FDRE                                         r  nolabel_line80/dth11/temperature_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.510    14.851    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  nolabel_line80/dth11/temperature_reg[0]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X60Y17         FDRE (Setup_fdre_C_CE)      -0.169    14.907    nolabel_line80/dth11/temperature_reg[0]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -17.150    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[8]_replica/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.997ns  (logic 2.225ns (31.798%)  route 4.772ns (68.202%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.631    10.152    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[8]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.459    10.611 r  nolabel_line80/dth11/count_usec_reg[8]_replica/Q
                         net (fo=2, routed)           0.659    11.270    nolabel_line80/dth11/count_usec_reg[8]_repN
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.394 r  nolabel_line80/dth11/next_state[4]_i_5/O
                         net (fo=4, routed)           0.822    12.216    nolabel_line80/dth11/next_state[4]_i_5_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    12.340 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=2, routed)           0.334    12.675    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.799 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=68, routed)          0.693    13.491    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.615 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_9/O
                         net (fo=4, routed)           0.598    14.213    nolabel_line80/dth11/ed/humidity1__2_carry_i_9_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.124    14.337 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_1/O
                         net (fo=1, routed)           0.331    14.669    nolabel_line80/dth11/ed_n_48
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.054 r  nolabel_line80/dth11/humidity1__2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.054    nolabel_line80/dth11/humidity1__2_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.388 r  nolabel_line80/dth11/humidity1__2_carry__0/O[1]
                         net (fo=1, routed)           0.342    15.729    nolabel_line80/dth11/ed/humidity1[5]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.303    16.032 f  nolabel_line80/dth11/ed/temperature[7]_i_2/O
                         net (fo=1, routed)           0.658    16.691    nolabel_line80/dth11/ed/temperature[7]_i_2_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.815 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.335    17.150    nolabel_line80/dth11/ed_n_7
    SLICE_X60Y17         FDRE                                         r  nolabel_line80/dth11/temperature_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.510    14.851    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  nolabel_line80/dth11/temperature_reg[1]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X60Y17         FDRE (Setup_fdre_C_CE)      -0.169    14.907    nolabel_line80/dth11/temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -17.150    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[8]_replica/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.997ns  (logic 2.225ns (31.798%)  route 4.772ns (68.202%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.631    10.152    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[8]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.459    10.611 r  nolabel_line80/dth11/count_usec_reg[8]_replica/Q
                         net (fo=2, routed)           0.659    11.270    nolabel_line80/dth11/count_usec_reg[8]_repN
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.394 r  nolabel_line80/dth11/next_state[4]_i_5/O
                         net (fo=4, routed)           0.822    12.216    nolabel_line80/dth11/next_state[4]_i_5_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    12.340 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=2, routed)           0.334    12.675    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.799 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=68, routed)          0.693    13.491    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.615 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_9/O
                         net (fo=4, routed)           0.598    14.213    nolabel_line80/dth11/ed/humidity1__2_carry_i_9_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.124    14.337 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_1/O
                         net (fo=1, routed)           0.331    14.669    nolabel_line80/dth11/ed_n_48
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.054 r  nolabel_line80/dth11/humidity1__2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.054    nolabel_line80/dth11/humidity1__2_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.388 r  nolabel_line80/dth11/humidity1__2_carry__0/O[1]
                         net (fo=1, routed)           0.342    15.729    nolabel_line80/dth11/ed/humidity1[5]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.303    16.032 f  nolabel_line80/dth11/ed/temperature[7]_i_2/O
                         net (fo=1, routed)           0.658    16.691    nolabel_line80/dth11/ed/temperature[7]_i_2_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.815 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.335    17.150    nolabel_line80/dth11/ed_n_7
    SLICE_X60Y17         FDRE                                         r  nolabel_line80/dth11/temperature_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.510    14.851    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  nolabel_line80/dth11/temperature_reg[3]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X60Y17         FDRE (Setup_fdre_C_CE)      -0.169    14.907    nolabel_line80/dth11/temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -17.150    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[8]_replica/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.997ns  (logic 2.225ns (31.798%)  route 4.772ns (68.202%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.631    10.152    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[8]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.459    10.611 r  nolabel_line80/dth11/count_usec_reg[8]_replica/Q
                         net (fo=2, routed)           0.659    11.270    nolabel_line80/dth11/count_usec_reg[8]_repN
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.394 r  nolabel_line80/dth11/next_state[4]_i_5/O
                         net (fo=4, routed)           0.822    12.216    nolabel_line80/dth11/next_state[4]_i_5_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    12.340 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=2, routed)           0.334    12.675    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.799 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=68, routed)          0.693    13.491    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.615 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_9/O
                         net (fo=4, routed)           0.598    14.213    nolabel_line80/dth11/ed/humidity1__2_carry_i_9_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.124    14.337 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_1/O
                         net (fo=1, routed)           0.331    14.669    nolabel_line80/dth11/ed_n_48
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.054 r  nolabel_line80/dth11/humidity1__2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.054    nolabel_line80/dth11/humidity1__2_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.388 r  nolabel_line80/dth11/humidity1__2_carry__0/O[1]
                         net (fo=1, routed)           0.342    15.729    nolabel_line80/dth11/ed/humidity1[5]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.303    16.032 f  nolabel_line80/dth11/ed/temperature[7]_i_2/O
                         net (fo=1, routed)           0.658    16.691    nolabel_line80/dth11/ed/temperature[7]_i_2_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.815 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.335    17.150    nolabel_line80/dth11/ed_n_7
    SLICE_X60Y17         FDRE                                         r  nolabel_line80/dth11/temperature_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.510    14.851    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  nolabel_line80/dth11/temperature_reg[6]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X60Y17         FDRE (Setup_fdre_C_CE)      -0.169    14.907    nolabel_line80/dth11/temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -17.150    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[8]_replica/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.997ns  (logic 2.225ns (31.798%)  route 4.772ns (68.202%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.631    10.152    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[8]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.459    10.611 r  nolabel_line80/dth11/count_usec_reg[8]_replica/Q
                         net (fo=2, routed)           0.659    11.270    nolabel_line80/dth11/count_usec_reg[8]_repN
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.394 r  nolabel_line80/dth11/next_state[4]_i_5/O
                         net (fo=4, routed)           0.822    12.216    nolabel_line80/dth11/next_state[4]_i_5_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    12.340 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=2, routed)           0.334    12.675    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.799 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=68, routed)          0.693    13.491    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X58Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.615 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_9/O
                         net (fo=4, routed)           0.598    14.213    nolabel_line80/dth11/ed/humidity1__2_carry_i_9_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I3_O)        0.124    14.337 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_1/O
                         net (fo=1, routed)           0.331    14.669    nolabel_line80/dth11/ed_n_48
    SLICE_X59Y15         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.054 r  nolabel_line80/dth11/humidity1__2_carry/CO[3]
                         net (fo=1, routed)           0.000    15.054    nolabel_line80/dth11/humidity1__2_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.388 r  nolabel_line80/dth11/humidity1__2_carry__0/O[1]
                         net (fo=1, routed)           0.342    15.729    nolabel_line80/dth11/ed/humidity1[5]
    SLICE_X59Y17         LUT6 (Prop_lut6_I5_O)        0.303    16.032 f  nolabel_line80/dth11/ed/temperature[7]_i_2/O
                         net (fo=1, routed)           0.658    16.691    nolabel_line80/dth11/ed/temperature[7]_i_2_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I1_O)        0.124    16.815 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.335    17.150    nolabel_line80/dth11/ed_n_7
    SLICE_X60Y17         FDRE                                         r  nolabel_line80/dth11/temperature_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.510    14.851    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  nolabel_line80/dth11/temperature_reg[7]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X60Y17         FDRE (Setup_fdre_C_CE)      -0.169    14.907    nolabel_line80/dth11/temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -17.150    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[8]_replica/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/data_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.014ns  (logic 1.079ns (21.521%)  route 3.935ns (78.479%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.631    10.152    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[8]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.459    10.611 f  nolabel_line80/dth11/count_usec_reg[8]_replica/Q
                         net (fo=2, routed)           0.659    11.270    nolabel_line80/dth11/count_usec_reg[8]_repN
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124    11.394 f  nolabel_line80/dth11/next_state[4]_i_5/O
                         net (fo=4, routed)           0.822    12.216    nolabel_line80/dth11/next_state[4]_i_5_n_0
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.124    12.340 f  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=2, routed)           0.334    12.675    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.799 f  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=68, routed)          1.449    14.248    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.124    14.372 r  nolabel_line80/dth11/ed/data_count[5]_i_4/O
                         net (fo=1, routed)           0.670    15.042    nolabel_line80/dth11/ed/data_count[5]_i_4_n_0
    SLICE_X64Y10         LUT3 (Prop_lut3_I2_O)        0.124    15.166 r  nolabel_line80/dth11/ed/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    15.166    nolabel_line80/dth11/ed_n_0
    SLICE_X64Y10         FDCE                                         r  nolabel_line80/dth11/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.517    14.858    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X64Y10         FDCE                                         r  nolabel_line80/dth11/data_count_reg[5]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y10         FDCE (Setup_fdce_C_D)        0.081    15.178    nolabel_line80/dth11/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                         -15.166    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.598ns  (logic 0.955ns (20.768%)  route 3.643ns (79.232%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns = ( 10.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.630    10.151    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.459    10.610 r  nolabel_line80/dth11/count_usec_reg[21]/Q
                         net (fo=3, routed)           0.799    11.409    nolabel_line80/dth11/count_usec_reg[21]
    SLICE_X64Y16         LUT5 (Prop_lut5_I1_O)        0.124    11.533 r  nolabel_line80/dth11/next_state[4]_i_2/O
                         net (fo=23, routed)          0.946    12.479    nolabel_line80/dth11/next_state[4]_i_2_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.603 r  nolabel_line80/dth11/next_state[5]_i_6/O
                         net (fo=8, routed)           0.655    13.259    nolabel_line80/dth11/ed/next_state_reg[0]_1
    SLICE_X61Y12         LUT6 (Prop_lut6_I0_O)        0.124    13.383 r  nolabel_line80/dth11/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.749    14.131    nolabel_line80/dth11/ed/next_state[5]_i_3_n_0
    SLICE_X60Y11         LUT5 (Prop_lut5_I1_O)        0.124    14.255 r  nolabel_line80/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.495    14.750    nolabel_line80/dth11/next_state
    SLICE_X61Y13         FDPE                                         r  nolabel_line80/dth11/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.513    14.854    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X61Y13         FDPE                                         r  nolabel_line80/dth11/next_state_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y13         FDPE (Setup_fdpe_C_CE)      -0.205    14.874    nolabel_line80/dth11/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -14.750    
  -------------------------------------------------------------------
                         slack                                  0.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 blue_led/duty_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_led/duty_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.123%)  route 0.100ns (34.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.564     1.447    blue_led/clk_IBUF_BUFG
    SLICE_X57Y14         FDCE                                         r  blue_led/duty_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  blue_led/duty_reg[4]/Q
                         net (fo=6, routed)           0.100     1.688    blue_led/duty_reg[4]
    SLICE_X56Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.733 r  blue_led/duty[6]_i_2/O
                         net (fo=1, routed)           0.000     1.733    blue_led/p_0_in__4[6]
    SLICE_X56Y14         FDCE                                         r  blue_led/duty_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.832     1.959    blue_led/clk_IBUF_BUFG
    SLICE_X56Y14         FDCE                                         r  blue_led/duty_reg[6]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y14         FDCE (Hold_fdce_C_D)         0.121     1.581    blue_led/duty_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 blue_led/duty_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_led/duty_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.564     1.447    blue_led/clk_IBUF_BUFG
    SLICE_X57Y14         FDCE                                         r  blue_led/duty_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  blue_led/duty_reg[4]/Q
                         net (fo=6, routed)           0.102     1.690    blue_led/duty_reg[4]
    SLICE_X56Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.735 r  blue_led/duty[5]_i_1/O
                         net (fo=1, routed)           0.000     1.735    blue_led/p_0_in__4[5]
    SLICE_X56Y14         FDCE                                         r  blue_led/duty_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.832     1.959    blue_led/clk_IBUF_BUFG
    SLICE_X56Y14         FDCE                                         r  blue_led/duty_reg[5]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y14         FDCE (Hold_fdce_C_D)         0.120     1.580    blue_led/duty_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 nolabel_line80/HC_SR04_cntr_0/clk_div_58/cnt_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/HC_SR04_cntr_0/clk_div_58/cnt_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.383%)  route 0.110ns (36.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.583     6.466    nolabel_line80/HC_SR04_cntr_0/clk_div_58/clk_IBUF_BUFG
    SLICE_X65Y23         FDCE                                         r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cnt_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.146     6.612 r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cnt_reg[0]/Q
                         net (fo=6, routed)           0.110     6.722    nolabel_line80/HC_SR04_cntr_0/usec_clk/ed/Q[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I3_O)        0.045     6.767 r  nolabel_line80/HC_SR04_cntr_0/usec_clk/ed/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.767    nolabel_line80/HC_SR04_cntr_0/clk_div_58/cnt_reg[1]_1[1]
    SLICE_X64Y23         FDCE                                         r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.851     6.978    nolabel_line80/HC_SR04_cntr_0/clk_div_58/clk_IBUF_BUFG
    SLICE_X64Y23         FDCE                                         r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cnt_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.479    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.124     6.603    nolabel_line80/HC_SR04_cntr_0/clk_div_58/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.603    
                         arrival time                           6.767    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 power_cntr_0/sec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/sec_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.674%)  route 0.116ns (44.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 6.954 - 5.000 ) 
    Source Clock Delay      (SCD):    1.443ns = ( 6.443 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.560     6.443    power_cntr_0/sec_clk/ed/clk_IBUF_BUFG
    SLICE_X55Y17         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDCE (Prop_fdce_C_Q)         0.146     6.589 r  power_cntr_0/sec_clk/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.116     6.705    power_cntr_0/sec_clk/ed/p_0_in[1]
    SLICE_X55Y19         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.827     6.954    power_cntr_0/sec_clk/ed/clk_IBUF_BUFG
    SLICE_X55Y19         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.455    
    SLICE_X55Y19         FDCE (Hold_fdce_C_D)         0.077     6.532    power_cntr_0/sec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.532    
                         arrival time                           6.705    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.288ns  (logic 0.191ns (66.234%)  route 0.097ns (33.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.593     6.476    nolabel_line80/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDCE (Prop_fdce_C_Q)         0.146     6.622 r  nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.097     6.719    nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[4]
    SLICE_X59Y8          LUT6 (Prop_lut6_I4_O)        0.045     6.764 r  nolabel_line80/dth11/usec_clk/cnt_sysclk[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.764    nolabel_line80/dth11/usec_clk/cnt_sysclk[6]_i_1__0_n_0
    SLICE_X59Y8          FDCE                                         r  nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.863     6.990    nolabel_line80/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X59Y8          FDCE                                         r  nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.489    
    SLICE_X59Y8          FDCE (Hold_fdce_C_D)         0.099     6.588    nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.764    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/HC_SR04_cntr_0/distance_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.267ns  (logic 0.146ns (54.659%)  route 0.121ns (45.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.585     6.468    nolabel_line80/HC_SR04_cntr_0/clk_div_58/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.146     6.614 r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[8]/Q
                         net (fo=2, routed)           0.121     6.735    nolabel_line80/HC_SR04_cntr_0/cm_reg[8]
    SLICE_X62Y22         FDRE                                         r  nolabel_line80/HC_SR04_cntr_0/distance_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.853     6.980    nolabel_line80/HC_SR04_cntr_0/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  nolabel_line80/HC_SR04_cntr_0/distance_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.481    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.077     6.558    nolabel_line80/HC_SR04_cntr_0/distance_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.558    
                         arrival time                           6.735    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.289ns  (logic 0.191ns (66.005%)  route 0.098ns (33.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 6.476 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.593     6.476    nolabel_line80/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X58Y8          FDCE                                         r  nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDCE (Prop_fdce_C_Q)         0.146     6.622 r  nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.098     6.720    nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[4]
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.045     6.765 r  nolabel_line80/dth11/usec_clk/cnt_sysclk[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.765    nolabel_line80/dth11/usec_clk/cnt_sysclk[5]_i_1__0_n_0
    SLICE_X59Y8          FDCE                                         r  nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.863     6.990    nolabel_line80/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X59Y8          FDCE                                         r  nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.489    
    SLICE_X59Y8          FDCE (Hold_fdce_C_D)         0.098     6.587    nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.765    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line80/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.318ns  (logic 0.191ns (60.150%)  route 0.127ns (39.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.587     6.470    nolabel_line80/HC_SR04_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  nolabel_line80/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.146     6.616 r  nolabel_line80/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[1]/Q
                         net (fo=6, routed)           0.127     6.743    nolabel_line80/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[1]
    SLICE_X64Y30         LUT6 (Prop_lut6_I1_O)        0.045     6.788 r  nolabel_line80/HC_SR04_cntr_0/usec_clk/cnt_sysclk[4]_i_1__1/O
                         net (fo=1, routed)           0.000     6.788    nolabel_line80/HC_SR04_cntr_0/usec_clk/p_0_in__3[4]
    SLICE_X64Y30         FDCE                                         r  nolabel_line80/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.856     6.983    nolabel_line80/HC_SR04_cntr_0/usec_clk/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  nolabel_line80/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.483    
    SLICE_X64Y30         FDCE (Hold_fdce_C_D)         0.125     6.608    nolabel_line80/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.608    
                         arrival time                           6.788    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/HC_SR04_cntr_0/distance_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.273ns  (logic 0.146ns (53.427%)  route 0.127ns (46.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.586     6.469    nolabel_line80/HC_SR04_cntr_0/clk_div_58/clk_IBUF_BUFG
    SLICE_X63Y20         FDCE                                         r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.146     6.615 r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[3]/Q
                         net (fo=2, routed)           0.127     6.742    nolabel_line80/HC_SR04_cntr_0/cm_reg[3]
    SLICE_X62Y20         FDRE                                         r  nolabel_line80/HC_SR04_cntr_0/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.855     6.982    nolabel_line80/HC_SR04_cntr_0/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  nolabel_line80/HC_SR04_cntr_0/distance_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.482    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.077     6.559    nolabel_line80/HC_SR04_cntr_0/distance_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.559    
                         arrival time                           6.742    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/cnt_clksource_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.455%)  route 0.110ns (36.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 6.994 - 5.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 6.479 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.596     6.479    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X63Y1          FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDCE (Prop_fdce_C_Q)         0.146     6.625 r  power_cntr_0/msec_clk/cnt_clksource_reg[0]/Q
                         net (fo=8, routed)           0.110     6.735    power_cntr_0/msec_clk/cnt_clksource_reg[0]
    SLICE_X62Y1          LUT6 (Prop_lut6_I3_O)        0.045     6.780 r  power_cntr_0/msec_clk/cnt_clksource[3]_i_1/O
                         net (fo=1, routed)           0.000     6.780    power_cntr_0/msec_clk/p_0_in__0__0[3]
    SLICE_X62Y1          FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.867     6.994    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X62Y1          FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.492    
    SLICE_X62Y1          FDCE (Hold_fdce_C_D)         0.099     6.591    power_cntr_0/msec_clk/cnt_clksource_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.780    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   blue_led/duty_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   blue_led/duty_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   blue_led/duty_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   blue_led/duty_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   blue_led/duty_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   blue_led/duty_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   blue_led/duty_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   blue_led/led_b/cnt_sysclk_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   blue_led/led_b/cnt_sysclk_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   btn_led_cntr/ed_btn/ff_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   btn_power_cntr/clk_div_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   control_pwm/cnt_duty_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   control_pwm/cnt_duty_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   btn_power_cntr/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   btn_power_cntr/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   btn_power_cntr/clk_div_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   btn_power_cntr/clk_div_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   btn_power_cntr/clk_div_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   btn_power_cntr/clk_div_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   blue_led/led_b/cnt_sysclk_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   blue_led/led_b/cnt_sysclk_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   blue_led/led_b/cnt_sysclk_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   blue_led/led_b/cnt_sysclk_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   blue_led/led_b/cnt_sysclk_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   blue_led/led_b/cnt_sysclk_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   blue_led/led_b/cnt_sysclk_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   blue_led/led_b/cnt_sysclk_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   blue_led/led_b/cnt_sysclk_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   blue_led/led_b/cnt_sysclk_reg[30]/C



