--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 925476587 paths analyzed, 4372 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.593ns.
--------------------------------------------------------------------------------

Paths for end point alu0/Result2_30 (SLICE_X6Y75.G1), 68955703 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 (FF)
  Destination:          alu0/Result2_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.483ns (Levels of Logic = 33)
  Clock Path Skew:      -0.110ns (0.547 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 to alu0/Result2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.YQ      Tcko                  0.580   Operand1<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8
    SLICE_X1Y54.F2       net (fanout=66)       4.098   Operand1<8>
    SLICE_X1Y54.COUT     Topcyf                1.195   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_not0000<8>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.Y        Tciny                 0.864   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<21>
    SLICE_X10Y61.F1      net (fanout=1)        1.649   alu0/mult/newOperand1_addsub0000<21>
    SLICE_X10Y61.X       Tilo                  0.692   alu0/udiv/cOperand1<21>
                                                       alu0/mult/Mmux_newOperand1281
    MULT18X18_X0Y5.A4    net (fanout=2)        1.489   alu0/mult/newOperand1<21>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu0/mult/Mmult_combinedResult_submult_01
                                                       alu0/mult/Mmult_combinedResult_submult_01
    SLICE_X5Y38.G2       net (fanout=1)        1.558   alu0/mult/Mmult_combinedResult_submult_01_P_to_Adder_B_7
    SLICE_X5Y38.COUT     Topcyg                1.178   alu0/mult/Mmult_combinedResult_submult_0_23
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_lut<24>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_25
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<25>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<26>
    SLICE_X5Y40.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<26>
    SLICE_X5Y40.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_27
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<27>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<28>
    SLICE_X5Y41.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<28>
    SLICE_X5Y41.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_29
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<29>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X5Y42.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X5Y42.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_31
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X5Y43.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X5Y43.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_33
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X5Y44.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X5Y44.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_35
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X5Y45.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X5Y45.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_37
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X5Y46.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X5Y46.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_39
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X5Y47.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X5Y47.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_41
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<42>
    SLICE_X5Y48.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<42>
    SLICE_X5Y48.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_43
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<43>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<44>
    SLICE_X5Y49.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<44>
    SLICE_X5Y49.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_45
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<45>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<46>
    SLICE_X5Y50.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<46>
    SLICE_X5Y50.X        Tcinx                 0.604   alu0/mult/Mmult_combinedResult_submult_0_47
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_xor<47>
    SLICE_X5Y66.F1       net (fanout=1)        1.743   alu0/mult/Mmult_combinedResult_submult_0_47
    SLICE_X5Y66.COUT     Topcyf                1.195   alu0/mult/combinedResult<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_lut<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<48>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<48>
    SLICE_X5Y67.COUT     Tbyp                  0.130   alu0/mult/combinedResult<49>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<49>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<50>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<50>
    SLICE_X5Y68.COUT     Tbyp                  0.130   alu0/mult/combinedResult<51>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<51>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<52>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<52>
    SLICE_X5Y69.COUT     Tbyp                  0.130   alu0/mult/combinedResult<53>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<53>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<54>
    SLICE_X5Y70.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<54>
    SLICE_X5Y70.COUT     Tbyp                  0.130   alu0/mult/combinedResult<55>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<55>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<56>
    SLICE_X5Y71.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<56>
    SLICE_X5Y71.Y        Tciny                 0.864   alu0/mult/combinedResult<57>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<57>
                                                       alu0/mult/Mmult_combinedResult_Madd_xor<58>
    SLICE_X7Y72.F1       net (fanout=3)        0.597   alu0/mult/combinedResult<58>
    SLICE_X7Y72.COUT     Topcyf                1.195   alu0/mult/convertedResult<58>
                                                       alu0/mult/Madd_convertedResult_not0000<58>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<58>
                                                       alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X7Y73.COUT     Tbyp                  0.130   alu0/mult/convertedResult<60>
                                                       alu0/mult/Madd_convertedResult_cy<60>
                                                       alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X7Y74.X        Tcinx                 0.604   alu0/mult/convertedResult<62>
                                                       alu0/mult/Madd_convertedResult_xor<62>
    SLICE_X6Y75.F3       net (fanout=1)        0.043   alu0/mult/convertedResult<62>
    SLICE_X6Y75.X        Tilo                  0.692   alu0/Result2<30>
                                                       alu0/Result2_mux0000<30>211_SW0
    SLICE_X6Y75.G1       net (fanout=1)        0.752   alu0/Result2_mux0000<30>211_SW0/O
    SLICE_X6Y75.CLK      Tgck                  0.817   alu0/Result2<30>
                                                       alu0/Result2_mux0000<30>211
                                                       alu0/Result2_30
    -------------------------------------------------  ---------------------------
    Total                                     29.483ns (17.554ns logic, 11.929ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 (FF)
  Destination:          alu0/Result2_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.474ns (Levels of Logic = 33)
  Clock Path Skew:      -0.110ns (0.547 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 to alu0/Result2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.YQ      Tcko                  0.580   Operand1<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8
    SLICE_X1Y54.F2       net (fanout=66)       4.098   Operand1<8>
    SLICE_X1Y54.COUT     Topcyf                1.195   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_not0000<8>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.Y        Tciny                 0.864   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<21>
    SLICE_X10Y61.F1      net (fanout=1)        1.649   alu0/mult/newOperand1_addsub0000<21>
    SLICE_X10Y61.X       Tilo                  0.692   alu0/udiv/cOperand1<21>
                                                       alu0/mult/Mmux_newOperand1281
    MULT18X18_X0Y5.A4    net (fanout=2)        1.489   alu0/mult/newOperand1<21>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu0/mult/Mmult_combinedResult_submult_01
                                                       alu0/mult/Mmult_combinedResult_submult_01
    SLICE_X5Y38.G2       net (fanout=1)        1.558   alu0/mult/Mmult_combinedResult_submult_01_P_to_Adder_B_7
    SLICE_X5Y38.COUT     Topcyg                1.178   alu0/mult/Mmult_combinedResult_submult_0_23
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_lut<24>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_25
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<25>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<26>
    SLICE_X5Y40.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<26>
    SLICE_X5Y40.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_27
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<27>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<28>
    SLICE_X5Y41.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<28>
    SLICE_X5Y41.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_29
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<29>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X5Y42.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X5Y42.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_31
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X5Y43.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X5Y43.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_33
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X5Y44.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X5Y44.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_35
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X5Y45.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X5Y45.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_37
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X5Y46.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X5Y46.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_39
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X5Y47.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X5Y47.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_41
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<42>
    SLICE_X5Y48.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<42>
    SLICE_X5Y48.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_43
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<43>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<44>
    SLICE_X5Y49.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<44>
    SLICE_X5Y49.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_45
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<45>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<46>
    SLICE_X5Y50.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<46>
    SLICE_X5Y50.X        Tcinx                 0.604   alu0/mult/Mmult_combinedResult_submult_0_47
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_xor<47>
    SLICE_X5Y66.F1       net (fanout=1)        1.743   alu0/mult/Mmult_combinedResult_submult_0_47
    SLICE_X5Y66.COUT     Topcyf                1.195   alu0/mult/combinedResult<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_lut<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<48>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<48>
    SLICE_X5Y67.COUT     Tbyp                  0.130   alu0/mult/combinedResult<49>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<49>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<50>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<50>
    SLICE_X5Y68.COUT     Tbyp                  0.130   alu0/mult/combinedResult<51>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<51>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<52>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<52>
    SLICE_X5Y69.Y        Tciny                 0.864   alu0/mult/combinedResult<53>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<53>
                                                       alu0/mult/Mmult_combinedResult_Madd_xor<54>
    SLICE_X7Y70.F1       net (fanout=3)        0.588   alu0/mult/combinedResult<54>
    SLICE_X7Y70.COUT     Topcyf                1.195   alu0/mult/convertedResult<54>
                                                       alu0/mult/Madd_convertedResult_not0000<54>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<54>
                                                       alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X7Y71.COUT     Tbyp                  0.130   alu0/mult/convertedResult<56>
                                                       alu0/mult/Madd_convertedResult_cy<56>
                                                       alu0/mult/Madd_convertedResult_cy<57>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<57>
    SLICE_X7Y72.COUT     Tbyp                  0.130   alu0/mult/convertedResult<58>
                                                       alu0/mult/Madd_convertedResult_cy<58>
                                                       alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X7Y73.COUT     Tbyp                  0.130   alu0/mult/convertedResult<60>
                                                       alu0/mult/Madd_convertedResult_cy<60>
                                                       alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X7Y74.X        Tcinx                 0.604   alu0/mult/convertedResult<62>
                                                       alu0/mult/Madd_convertedResult_xor<62>
    SLICE_X6Y75.F3       net (fanout=1)        0.043   alu0/mult/convertedResult<62>
    SLICE_X6Y75.X        Tilo                  0.692   alu0/Result2<30>
                                                       alu0/Result2_mux0000<30>211_SW0
    SLICE_X6Y75.G1       net (fanout=1)        0.752   alu0/Result2_mux0000<30>211_SW0/O
    SLICE_X6Y75.CLK      Tgck                  0.817   alu0/Result2<30>
                                                       alu0/Result2_mux0000<30>211
                                                       alu0/Result2_30
    -------------------------------------------------  ---------------------------
    Total                                     29.474ns (17.554ns logic, 11.920ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     32.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 (FF)
  Destination:          alu0/Result2_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.421ns (Levels of Logic = 33)
  Clock Path Skew:      -0.110ns (0.547 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 to alu0/Result2_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.YQ      Tcko                  0.580   Operand1<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8
    SLICE_X1Y54.F2       net (fanout=66)       4.098   Operand1<8>
    SLICE_X1Y54.COUT     Topcyf                1.195   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_not0000<8>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.Y        Tciny                 0.864   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<21>
    SLICE_X10Y61.F1      net (fanout=1)        1.649   alu0/mult/newOperand1_addsub0000<21>
    SLICE_X10Y61.X       Tilo                  0.692   alu0/udiv/cOperand1<21>
                                                       alu0/mult/Mmux_newOperand1281
    MULT18X18_X0Y5.A4    net (fanout=2)        1.489   alu0/mult/newOperand1<21>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu0/mult/Mmult_combinedResult_submult_01
                                                       alu0/mult/Mmult_combinedResult_submult_01
    SLICE_X5Y38.G2       net (fanout=1)        1.558   alu0/mult/Mmult_combinedResult_submult_01_P_to_Adder_B_7
    SLICE_X5Y38.COUT     Topcyg                1.178   alu0/mult/Mmult_combinedResult_submult_0_23
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_lut<24>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_25
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<25>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<26>
    SLICE_X5Y40.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<26>
    SLICE_X5Y40.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_27
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<27>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<28>
    SLICE_X5Y41.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<28>
    SLICE_X5Y41.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_29
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<29>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X5Y42.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X5Y42.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_31
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X5Y43.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X5Y43.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_33
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X5Y44.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X5Y44.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_35
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X5Y45.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X5Y45.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_37
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X5Y46.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X5Y46.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_39
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X5Y47.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X5Y47.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_41
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<42>
    SLICE_X5Y48.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<42>
    SLICE_X5Y48.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_43
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<43>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<44>
    SLICE_X5Y49.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<44>
    SLICE_X5Y49.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_45
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<45>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<46>
    SLICE_X5Y50.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<46>
    SLICE_X5Y50.X        Tcinx                 0.604   alu0/mult/Mmult_combinedResult_submult_0_47
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_xor<47>
    SLICE_X5Y66.F1       net (fanout=1)        1.743   alu0/mult/Mmult_combinedResult_submult_0_47
    SLICE_X5Y66.COUT     Topcyf                1.195   alu0/mult/combinedResult<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_lut<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<48>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<48>
    SLICE_X5Y67.Y        Tciny                 0.864   alu0/mult/combinedResult<49>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<49>
                                                       alu0/mult/Mmult_combinedResult_Madd_xor<50>
    SLICE_X7Y68.F1       net (fanout=3)        0.535   alu0/mult/combinedResult<50>
    SLICE_X7Y68.COUT     Topcyf                1.195   alu0/mult/convertedResult<50>
                                                       alu0/mult/Madd_convertedResult_not0000<50>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<50>
                                                       alu0/mult/Madd_convertedResult_cy<51>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<51>
    SLICE_X7Y69.COUT     Tbyp                  0.130   alu0/mult/convertedResult<52>
                                                       alu0/mult/Madd_convertedResult_cy<52>
                                                       alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<53>
    SLICE_X7Y70.COUT     Tbyp                  0.130   alu0/mult/convertedResult<54>
                                                       alu0/mult/Madd_convertedResult_cy<54>
                                                       alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<55>
    SLICE_X7Y71.COUT     Tbyp                  0.130   alu0/mult/convertedResult<56>
                                                       alu0/mult/Madd_convertedResult_cy<56>
                                                       alu0/mult/Madd_convertedResult_cy<57>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<57>
    SLICE_X7Y72.COUT     Tbyp                  0.130   alu0/mult/convertedResult<58>
                                                       alu0/mult/Madd_convertedResult_cy<58>
                                                       alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<59>
    SLICE_X7Y73.COUT     Tbyp                  0.130   alu0/mult/convertedResult<60>
                                                       alu0/mult/Madd_convertedResult_cy<60>
                                                       alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<61>
    SLICE_X7Y74.X        Tcinx                 0.604   alu0/mult/convertedResult<62>
                                                       alu0/mult/Madd_convertedResult_xor<62>
    SLICE_X6Y75.F3       net (fanout=1)        0.043   alu0/mult/convertedResult<62>
    SLICE_X6Y75.X        Tilo                  0.692   alu0/Result2<30>
                                                       alu0/Result2_mux0000<30>211_SW0
    SLICE_X6Y75.G1       net (fanout=1)        0.752   alu0/Result2_mux0000<30>211_SW0/O
    SLICE_X6Y75.CLK      Tgck                  0.817   alu0/Result2<30>
                                                       alu0/Result2_mux0000<30>211
                                                       alu0/Result2_30
    -------------------------------------------------  ---------------------------
    Total                                     29.421ns (17.554ns logic, 11.867ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point alu0/Result1_30 (SLICE_X13Y39.G1), 1110278 paths
--------------------------------------------------------------------------------
Slack (setup path):     32.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 (FF)
  Destination:          alu0/Result1_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.471ns (Levels of Logic = 18)
  Clock Path Skew:      -0.075ns (0.582 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 to alu0/Result1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.YQ      Tcko                  0.580   Operand1<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8
    SLICE_X1Y54.F2       net (fanout=66)       4.098   Operand1<8>
    SLICE_X1Y54.COUT     Topcyf                1.195   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_not0000<8>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.Y        Tciny                 0.864   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<21>
    SLICE_X10Y61.F1      net (fanout=1)        1.649   alu0/mult/newOperand1_addsub0000<21>
    SLICE_X10Y61.X       Tilo                  0.692   alu0/udiv/cOperand1<21>
                                                       alu0/mult/Mmux_newOperand1281
    MULT18X18_X0Y5.A4    net (fanout=2)        1.489   alu0/mult/newOperand1<21>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu0/mult/Mmult_combinedResult_submult_01
                                                       alu0/mult/Mmult_combinedResult_submult_01
    SLICE_X5Y38.G2       net (fanout=1)        1.558   alu0/mult/Mmult_combinedResult_submult_01_P_to_Adder_B_7
    SLICE_X5Y38.COUT     Topcyg                1.178   alu0/mult/Mmult_combinedResult_submult_0_23
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_lut<24>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.X        Tcinx                 0.604   alu0/mult/Mmult_combinedResult_submult_0_25
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_xor<25>
    SLICE_X5Y55.F2       net (fanout=1)        1.674   alu0/mult/Mmult_combinedResult_submult_0_25
    SLICE_X5Y55.COUT     Topcyf                1.195   alu0/mult/combinedResult<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_lut<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<26>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<26>
    SLICE_X5Y56.Y        Tciny                 0.864   alu0/mult/combinedResult<27>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<27>
                                                       alu0/mult/Mmult_combinedResult_Madd_xor<28>
    SLICE_X7Y57.F4       net (fanout=3)        0.421   alu0/mult/combinedResult<28>
    SLICE_X7Y57.COUT     Topcyf                1.195   alu0/mult/convertedResult<28>
                                                       alu0/mult/Madd_convertedResult_not0000<28>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<28>
                                                       alu0/mult/Madd_convertedResult_cy<29>
    SLICE_X7Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<29>
    SLICE_X7Y58.X        Tcinx                 0.604   alu0/mult/convertedResult<30>
                                                       alu0/mult/Madd_convertedResult_xor<30>
    SLICE_X6Y50.F3       net (fanout=1)        1.124   alu0/mult/convertedResult<30>
    SLICE_X6Y50.X        Tilo                  0.692   N684
                                                       alu0/Result1_mux0005<30>5961_SW0_SW0
    SLICE_X13Y39.F3      net (fanout=1)        1.245   N684
    SLICE_X13Y39.X       Tilo                  0.643   alu0/Result1<30>
                                                       alu0/Result1_mux0005<30>5961_SW0
    SLICE_X13Y39.G1      net (fanout=1)        0.186   alu0/Result1_mux0005<30>5961_SW0/O
    SLICE_X13Y39.CLK     Tgck                  0.727   alu0/Result1<30>
                                                       alu0/Result1_mux0005<30>5961
                                                       alu0/Result1_30
    -------------------------------------------------  ---------------------------
    Total                                     29.471ns (16.027ns logic, 13.444ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 (FF)
  Destination:          alu0/Result1_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.414ns (Levels of Logic = 18)
  Clock Path Skew:      -0.075ns (0.582 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 to alu0/Result1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.YQ      Tcko                  0.580   Operand1<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8
    SLICE_X1Y54.F2       net (fanout=66)       4.098   Operand1<8>
    SLICE_X1Y54.COUT     Topcyf                1.195   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_not0000<8>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.Y        Tciny                 0.864   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<21>
    SLICE_X10Y61.F1      net (fanout=1)        1.649   alu0/mult/newOperand1_addsub0000<21>
    SLICE_X10Y61.X       Tilo                  0.692   alu0/udiv/cOperand1<21>
                                                       alu0/mult/Mmux_newOperand1281
    MULT18X18_X0Y5.A4    net (fanout=2)        1.489   alu0/mult/newOperand1<21>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu0/mult/Mmult_combinedResult_submult_01
                                                       alu0/mult/Mmult_combinedResult_submult_01
    SLICE_X5Y38.G2       net (fanout=1)        1.558   alu0/mult/Mmult_combinedResult_submult_01_P_to_Adder_B_7
    SLICE_X5Y38.COUT     Topcyg                1.178   alu0/mult/Mmult_combinedResult_submult_0_23
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_lut<24>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.X        Tcinx                 0.604   alu0/mult/Mmult_combinedResult_submult_0_25
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_xor<25>
    SLICE_X5Y55.F2       net (fanout=1)        1.674   alu0/mult/Mmult_combinedResult_submult_0_25
    SLICE_X5Y55.Y        Topy                  1.853   alu0/mult/combinedResult<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_lut<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_xor<26>
    SLICE_X7Y56.F3       net (fanout=3)        0.440   alu0/mult/combinedResult<26>
    SLICE_X7Y56.COUT     Topcyf                1.195   alu0/mult/convertedResult<26>
                                                       alu0/mult/Madd_convertedResult_not0000<26>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<26>
                                                       alu0/mult/Madd_convertedResult_cy<27>
    SLICE_X7Y57.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<27>
    SLICE_X7Y57.COUT     Tbyp                  0.130   alu0/mult/convertedResult<28>
                                                       alu0/mult/Madd_convertedResult_cy<28>
                                                       alu0/mult/Madd_convertedResult_cy<29>
    SLICE_X7Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<29>
    SLICE_X7Y58.X        Tcinx                 0.604   alu0/mult/convertedResult<30>
                                                       alu0/mult/Madd_convertedResult_xor<30>
    SLICE_X6Y50.F3       net (fanout=1)        1.124   alu0/mult/convertedResult<30>
    SLICE_X6Y50.X        Tilo                  0.692   N684
                                                       alu0/Result1_mux0005<30>5961_SW0_SW0
    SLICE_X13Y39.F3      net (fanout=1)        1.245   N684
    SLICE_X13Y39.X       Tilo                  0.643   alu0/Result1<30>
                                                       alu0/Result1_mux0005<30>5961_SW0
    SLICE_X13Y39.G1      net (fanout=1)        0.186   alu0/Result1_mux0005<30>5961_SW0/O
    SLICE_X13Y39.CLK     Tgck                  0.727   alu0/Result1<30>
                                                       alu0/Result1_mux0005<30>5961
                                                       alu0/Result1_30
    -------------------------------------------------  ---------------------------
    Total                                     29.414ns (15.951ns logic, 13.463ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 (FF)
  Destination:          alu0/Result1_30 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.403ns (Levels of Logic = 19)
  Clock Path Skew:      -0.075ns (0.582 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 to alu0/Result1_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.YQ      Tcko                  0.580   Operand1<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8
    SLICE_X1Y54.F2       net (fanout=66)       4.098   Operand1<8>
    SLICE_X1Y54.COUT     Topcyf                1.195   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_not0000<8>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.Y        Tciny                 0.864   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<21>
    SLICE_X10Y61.F1      net (fanout=1)        1.649   alu0/mult/newOperand1_addsub0000<21>
    SLICE_X10Y61.X       Tilo                  0.692   alu0/udiv/cOperand1<21>
                                                       alu0/mult/Mmux_newOperand1281
    MULT18X18_X0Y5.A4    net (fanout=2)        1.489   alu0/mult/newOperand1<21>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu0/mult/Mmult_combinedResult_submult_01
                                                       alu0/mult/Mmult_combinedResult_submult_01
    SLICE_X5Y38.G2       net (fanout=1)        1.558   alu0/mult/Mmult_combinedResult_submult_01_P_to_Adder_B_7
    SLICE_X5Y38.COUT     Topcyg                1.178   alu0/mult/Mmult_combinedResult_submult_0_23
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_lut<24>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.X        Tcinx                 0.604   alu0/mult/Mmult_combinedResult_submult_0_25
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_xor<25>
    SLICE_X5Y55.F2       net (fanout=1)        1.674   alu0/mult/Mmult_combinedResult_submult_0_25
    SLICE_X5Y55.COUT     Topcyf                1.195   alu0/mult/combinedResult<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_lut<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<26>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<26>
    SLICE_X5Y56.X        Tcinx                 0.604   alu0/mult/combinedResult<27>
                                                       alu0/mult/Mmult_combinedResult_Madd_xor<27>
    SLICE_X7Y56.G3       net (fanout=3)        0.500   alu0/mult/combinedResult<27>
    SLICE_X7Y56.COUT     Topcyg                1.178   alu0/mult/convertedResult<26>
                                                       alu0/mult/Madd_convertedResult_not0000<27>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<27>
    SLICE_X7Y57.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<27>
    SLICE_X7Y57.COUT     Tbyp                  0.130   alu0/mult/convertedResult<28>
                                                       alu0/mult/Madd_convertedResult_cy<28>
                                                       alu0/mult/Madd_convertedResult_cy<29>
    SLICE_X7Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<29>
    SLICE_X7Y58.X        Tcinx                 0.604   alu0/mult/convertedResult<30>
                                                       alu0/mult/Madd_convertedResult_xor<30>
    SLICE_X6Y50.F3       net (fanout=1)        1.124   alu0/mult/convertedResult<30>
    SLICE_X6Y50.X        Tilo                  0.692   N684
                                                       alu0/Result1_mux0005<30>5961_SW0_SW0
    SLICE_X13Y39.F3      net (fanout=1)        1.245   N684
    SLICE_X13Y39.X       Tilo                  0.643   alu0/Result1<30>
                                                       alu0/Result1_mux0005<30>5961_SW0
    SLICE_X13Y39.G1      net (fanout=1)        0.186   alu0/Result1_mux0005<30>5961_SW0/O
    SLICE_X13Y39.CLK     Tgck                  0.727   alu0/Result1<30>
                                                       alu0/Result1_mux0005<30>5961
                                                       alu0/Result1_30
    -------------------------------------------------  ---------------------------
    Total                                     29.403ns (15.880ns logic, 13.523ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point alu0/Result2_19 (SLICE_X13Y68.G4), 30222140 paths
--------------------------------------------------------------------------------
Slack (setup path):     33.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 (FF)
  Destination:          alu0/Result2_19 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.260ns (Levels of Logic = 27)
  Clock Path Skew:      -0.107ns (0.550 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 to alu0/Result2_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.YQ      Tcko                  0.580   Operand1<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8
    SLICE_X1Y54.F2       net (fanout=66)       4.098   Operand1<8>
    SLICE_X1Y54.COUT     Topcyf                1.195   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_not0000<8>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.Y        Tciny                 0.864   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<21>
    SLICE_X10Y61.F1      net (fanout=1)        1.649   alu0/mult/newOperand1_addsub0000<21>
    SLICE_X10Y61.X       Tilo                  0.692   alu0/udiv/cOperand1<21>
                                                       alu0/mult/Mmux_newOperand1281
    MULT18X18_X0Y5.A4    net (fanout=2)        1.489   alu0/mult/newOperand1<21>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu0/mult/Mmult_combinedResult_submult_01
                                                       alu0/mult/Mmult_combinedResult_submult_01
    SLICE_X5Y38.G2       net (fanout=1)        1.558   alu0/mult/Mmult_combinedResult_submult_01_P_to_Adder_B_7
    SLICE_X5Y38.COUT     Topcyg                1.178   alu0/mult/Mmult_combinedResult_submult_0_23
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_lut<24>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.X        Tcinx                 0.604   alu0/mult/Mmult_combinedResult_submult_0_25
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_xor<25>
    SLICE_X5Y55.F2       net (fanout=1)        1.674   alu0/mult/Mmult_combinedResult_submult_0_25
    SLICE_X5Y55.COUT     Topcyf                1.195   alu0/mult/combinedResult<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_lut<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<26>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<26>
    SLICE_X5Y56.COUT     Tbyp                  0.130   alu0/mult/combinedResult<27>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<27>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<28>
    SLICE_X5Y57.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<28>
    SLICE_X5Y57.COUT     Tbyp                  0.130   alu0/mult/combinedResult<29>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<29>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<30>
    SLICE_X5Y58.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<30>
    SLICE_X5Y58.COUT     Tbyp                  0.130   alu0/mult/combinedResult<31>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<31>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<32>
    SLICE_X5Y59.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<32>
    SLICE_X5Y59.COUT     Tbyp                  0.130   alu0/mult/combinedResult<33>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<33>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<34>
    SLICE_X5Y60.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<34>
    SLICE_X5Y60.COUT     Tbyp                  0.130   alu0/mult/combinedResult<35>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<35>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<36>
    SLICE_X5Y61.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<36>
    SLICE_X5Y61.COUT     Tbyp                  0.130   alu0/mult/combinedResult<37>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<37>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<38>
    SLICE_X5Y62.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<38>
    SLICE_X5Y62.COUT     Tbyp                  0.130   alu0/mult/combinedResult<39>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<39>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<40>
    SLICE_X5Y63.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<40>
    SLICE_X5Y63.COUT     Tbyp                  0.130   alu0/mult/combinedResult<41>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<41>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<42>
    SLICE_X5Y64.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<42>
    SLICE_X5Y64.COUT     Tbyp                  0.130   alu0/mult/combinedResult<43>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<43>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<44>
    SLICE_X5Y65.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<44>
    SLICE_X5Y65.Y        Tciny                 0.864   alu0/mult/combinedResult<45>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<45>
                                                       alu0/mult/Mmult_combinedResult_Madd_xor<46>
    SLICE_X7Y66.F1       net (fanout=3)        0.588   alu0/mult/combinedResult<46>
    SLICE_X7Y66.COUT     Topcyf                1.195   alu0/mult/convertedResult<46>
                                                       alu0/mult/Madd_convertedResult_not0000<46>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<46>
                                                       alu0/mult/Madd_convertedResult_cy<47>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<47>
    SLICE_X7Y67.COUT     Tbyp                  0.130   alu0/mult/convertedResult<48>
                                                       alu0/mult/Madd_convertedResult_cy<48>
                                                       alu0/mult/Madd_convertedResult_cy<49>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<49>
    SLICE_X7Y68.Y        Tciny                 0.864   alu0/mult/convertedResult<50>
                                                       alu0/mult/Madd_convertedResult_cy<50>
                                                       alu0/mult/Madd_convertedResult_xor<51>
    SLICE_X13Y68.F2      net (fanout=1)        0.676   alu0/mult/convertedResult<51>
    SLICE_X13Y68.X       Tilo                  0.643   alu0/Result2<19>
                                                       alu0/Result2_mux0000<19>211_SW0
    SLICE_X13Y68.G4      net (fanout=1)        0.633   alu0/Result2_mux0000<19>211_SW0/O
    SLICE_X13Y68.CLK     Tgck                  0.727   alu0/Result2<19>
                                                       alu0/Result2_mux0000<19>211
                                                       alu0/Result2_19
    -------------------------------------------------  ---------------------------
    Total                                     29.260ns (16.895ns logic, 12.365ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 (FF)
  Destination:          alu0/Result2_19 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.200ns (Levels of Logic = 27)
  Clock Path Skew:      -0.107ns (0.550 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 to alu0/Result2_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.YQ      Tcko                  0.580   Operand1<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8
    SLICE_X1Y54.F2       net (fanout=66)       4.098   Operand1<8>
    SLICE_X1Y54.COUT     Topcyf                1.195   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_not0000<8>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.Y        Tciny                 0.864   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<21>
    SLICE_X10Y61.F1      net (fanout=1)        1.649   alu0/mult/newOperand1_addsub0000<21>
    SLICE_X10Y61.X       Tilo                  0.692   alu0/udiv/cOperand1<21>
                                                       alu0/mult/Mmux_newOperand1281
    MULT18X18_X0Y5.A4    net (fanout=2)        1.489   alu0/mult/newOperand1<21>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu0/mult/Mmult_combinedResult_submult_01
                                                       alu0/mult/Mmult_combinedResult_submult_01
    SLICE_X5Y38.G2       net (fanout=1)        1.558   alu0/mult/Mmult_combinedResult_submult_01_P_to_Adder_B_7
    SLICE_X5Y38.COUT     Topcyg                1.178   alu0/mult/Mmult_combinedResult_submult_0_23
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_lut<24>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_25
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<25>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<26>
    SLICE_X5Y40.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<26>
    SLICE_X5Y40.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_27
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<27>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<28>
    SLICE_X5Y41.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<28>
    SLICE_X5Y41.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_29
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<29>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X5Y42.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<30>
    SLICE_X5Y42.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_31
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<31>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X5Y43.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<32>
    SLICE_X5Y43.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_33
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<33>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X5Y44.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<34>
    SLICE_X5Y44.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_35
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<35>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X5Y45.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<36>
    SLICE_X5Y45.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_37
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<37>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X5Y46.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<38>
    SLICE_X5Y46.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_39
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<39>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X5Y47.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<40>
    SLICE_X5Y47.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_41
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<41>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<42>
    SLICE_X5Y48.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<42>
    SLICE_X5Y48.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_43
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<43>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<44>
    SLICE_X5Y49.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<44>
    SLICE_X5Y49.COUT     Tbyp                  0.130   alu0/mult/Mmult_combinedResult_submult_0_45
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<45>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<46>
    SLICE_X5Y50.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<46>
    SLICE_X5Y50.X        Tcinx                 0.604   alu0/mult/Mmult_combinedResult_submult_0_47
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_xor<47>
    SLICE_X5Y66.F1       net (fanout=1)        1.743   alu0/mult/Mmult_combinedResult_submult_0_47
    SLICE_X5Y66.COUT     Topcyf                1.195   alu0/mult/combinedResult<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_lut<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<47>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<48>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<48>
    SLICE_X5Y67.Y        Tciny                 0.864   alu0/mult/combinedResult<49>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<49>
                                                       alu0/mult/Mmult_combinedResult_Madd_xor<50>
    SLICE_X7Y68.F1       net (fanout=3)        0.535   alu0/mult/combinedResult<50>
    SLICE_X7Y68.Y        Topy                  1.853   alu0/mult/convertedResult<50>
                                                       alu0/mult/Madd_convertedResult_not0000<50>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<50>
                                                       alu0/mult/Madd_convertedResult_xor<51>
    SLICE_X13Y68.F2      net (fanout=1)        0.676   alu0/mult/convertedResult<51>
    SLICE_X13Y68.X       Tilo                  0.643   alu0/Result2<19>
                                                       alu0/Result2_mux0000<19>211_SW0
    SLICE_X13Y68.G4      net (fanout=1)        0.633   alu0/Result2_mux0000<19>211_SW0/O
    SLICE_X13Y68.CLK     Tgck                  0.727   alu0/Result2<19>
                                                       alu0/Result2_mux0000<19>211
                                                       alu0/Result2_19
    -------------------------------------------------  ---------------------------
    Total                                     29.200ns (16.819ns logic, 12.381ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     33.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 (FF)
  Destination:          alu0/Result2_19 (FF)
  Requirement:          62.500ns
  Data Path Delay:      29.198ns (Levels of Logic = 27)
  Clock Path Skew:      -0.107ns (0.550 - 0.657)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8 to alu0/Result2_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y27.YQ      Tcko                  0.580   Operand1<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/GPO_I2/gpo_io_i_8
    SLICE_X1Y54.F2       net (fanout=66)       4.098   Operand1<8>
    SLICE_X1Y54.COUT     Topcyf                1.195   alu0/mult/newOperand1_addsub0000<8>
                                                       alu0/mult/Madd_newOperand1_not0000<8>1_INV_0
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<8>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<9>
    SLICE_X1Y55.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<10>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<11>
    SLICE_X1Y56.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<12>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<13>
    SLICE_X1Y57.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<14>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<15>
    SLICE_X1Y58.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<16>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<17>
    SLICE_X1Y59.COUT     Tbyp                  0.130   alu0/mult/newOperand1_addsub0000<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<18>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.CIN      net (fanout=1)        0.000   alu0/mult/Madd_newOperand1_addsub0000_cy<19>
    SLICE_X1Y60.Y        Tciny                 0.864   alu0/mult/newOperand1_addsub0000<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_cy<20>
                                                       alu0/mult/Madd_newOperand1_addsub0000_xor<21>
    SLICE_X10Y61.F1      net (fanout=1)        1.649   alu0/mult/newOperand1_addsub0000<21>
    SLICE_X10Y61.X       Tilo                  0.692   alu0/udiv/cOperand1<21>
                                                       alu0/mult/Mmux_newOperand1281
    MULT18X18_X0Y5.A4    net (fanout=2)        1.489   alu0/mult/newOperand1<21>
    MULT18X18_X0Y5.P7    Tmult                 4.344   alu0/mult/Mmult_combinedResult_submult_01
                                                       alu0/mult/Mmult_combinedResult_submult_01
    SLICE_X5Y38.G2       net (fanout=1)        1.558   alu0/mult/Mmult_combinedResult_submult_01_P_to_Adder_B_7
    SLICE_X5Y38.COUT     Topcyg                1.178   alu0/mult/Mmult_combinedResult_submult_0_23
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_lut<24>
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_submult_00_Madd_cy<24>
    SLICE_X5Y39.X        Tcinx                 0.604   alu0/mult/Mmult_combinedResult_submult_0_25
                                                       alu0/mult/Mmult_combinedResult_submult_00_Madd_xor<25>
    SLICE_X5Y55.F2       net (fanout=1)        1.674   alu0/mult/Mmult_combinedResult_submult_0_25
    SLICE_X5Y55.COUT     Topcyf                1.195   alu0/mult/combinedResult<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_lut<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<25>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<26>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<26>
    SLICE_X5Y56.COUT     Tbyp                  0.130   alu0/mult/combinedResult<27>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<27>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<28>
    SLICE_X5Y57.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<28>
    SLICE_X5Y57.COUT     Tbyp                  0.130   alu0/mult/combinedResult<29>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<29>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<30>
    SLICE_X5Y58.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<30>
    SLICE_X5Y58.COUT     Tbyp                  0.130   alu0/mult/combinedResult<31>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<31>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<32>
    SLICE_X5Y59.CIN      net (fanout=1)        0.000   alu0/mult/Mmult_combinedResult_Madd_cy<32>
    SLICE_X5Y59.Y        Tciny                 0.864   alu0/mult/combinedResult<33>
                                                       alu0/mult/Mmult_combinedResult_Madd_cy<33>
                                                       alu0/mult/Mmult_combinedResult_Madd_xor<34>
    SLICE_X7Y60.F1       net (fanout=2)        0.526   alu0/mult/combinedResult<34>
    SLICE_X7Y60.COUT     Topcyf                1.195   alu0/mult/convertedResult<34>
                                                       alu0/mult/Madd_convertedResult_not0000<34>1_INV_0
                                                       alu0/mult/Madd_convertedResult_cy<34>
                                                       alu0/mult/Madd_convertedResult_cy<35>
    SLICE_X7Y61.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<35>
    SLICE_X7Y61.COUT     Tbyp                  0.130   alu0/mult/convertedResult<36>
                                                       alu0/mult/Madd_convertedResult_cy<36>
                                                       alu0/mult/Madd_convertedResult_cy<37>
    SLICE_X7Y62.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<37>
    SLICE_X7Y62.COUT     Tbyp                  0.130   alu0/mult/convertedResult<38>
                                                       alu0/mult/Madd_convertedResult_cy<38>
                                                       alu0/mult/Madd_convertedResult_cy<39>
    SLICE_X7Y63.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<39>
    SLICE_X7Y63.COUT     Tbyp                  0.130   alu0/mult/convertedResult<40>
                                                       alu0/mult/Madd_convertedResult_cy<40>
                                                       alu0/mult/Madd_convertedResult_cy<41>
    SLICE_X7Y64.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<41>
    SLICE_X7Y64.COUT     Tbyp                  0.130   alu0/mult/convertedResult<42>
                                                       alu0/mult/Madd_convertedResult_cy<42>
                                                       alu0/mult/Madd_convertedResult_cy<43>
    SLICE_X7Y65.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<43>
    SLICE_X7Y65.COUT     Tbyp                  0.130   alu0/mult/convertedResult<44>
                                                       alu0/mult/Madd_convertedResult_cy<44>
                                                       alu0/mult/Madd_convertedResult_cy<45>
    SLICE_X7Y66.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<45>
    SLICE_X7Y66.COUT     Tbyp                  0.130   alu0/mult/convertedResult<46>
                                                       alu0/mult/Madd_convertedResult_cy<46>
                                                       alu0/mult/Madd_convertedResult_cy<47>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<47>
    SLICE_X7Y67.COUT     Tbyp                  0.130   alu0/mult/convertedResult<48>
                                                       alu0/mult/Madd_convertedResult_cy<48>
                                                       alu0/mult/Madd_convertedResult_cy<49>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   alu0/mult/Madd_convertedResult_cy<49>
    SLICE_X7Y68.Y        Tciny                 0.864   alu0/mult/convertedResult<50>
                                                       alu0/mult/Madd_convertedResult_cy<50>
                                                       alu0/mult/Madd_convertedResult_xor<51>
    SLICE_X13Y68.F2      net (fanout=1)        0.676   alu0/mult/convertedResult<51>
    SLICE_X13Y68.X       Tilo                  0.643   alu0/Result2<19>
                                                       alu0/Result2_mux0000<19>211_SW0
    SLICE_X13Y68.G4      net (fanout=1)        0.633   alu0/Result2_mux0000<19>211_SW0/O
    SLICE_X13Y68.CLK     Tgck                  0.727   alu0/Result2<19>
                                                       alu0/Result2_mux0000<19>211
                                                       alu0/Result2_19
    -------------------------------------------------  ---------------------------
    Total                                     29.198ns (16.895ns logic, 12.303ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X22Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.679 - 0.578)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y10.YQ      Tcko                  0.541   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X22Y11.BX      net (fanout=2)        0.400   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/pc_I
    SLICE_X22Y11.CLK     Tdh         (-Th)     0.146   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<26>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.395ns logic, 0.400ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X30Y15.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.732ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.029 - 0.025)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y15.YQ      Tcko                  0.464   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X30Y15.BY      net (fanout=2)        0.394   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
    SLICE_X30Y15.CLK     Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<18>
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.732ns (0.338ns logic, 0.394ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/microblaze_I/MicroBlaze_Core_I/Mshreg_sync_reset/SRL16E (SLICE_X38Y6.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/ilmb/POR_FF_I (FF)
  Destination:          mcs0/U0/microblaze_I/MicroBlaze_Core_I/Mshreg_sync_reset/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.732ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.005 - 0.004)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/ilmb/POR_FF_I to mcs0/U0/microblaze_I/MicroBlaze_Core_I/Mshreg_sync_reset/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y7.YQ       Tcko                  0.464   mcs0/U0/ilmb_LMB_Rst
                                                       mcs0/U0/ilmb/POR_FF_I
    SLICE_X38Y6.BY       net (fanout=3)        0.394   mcs0/U0/ilmb_LMB_Rst
    SLICE_X38Y6.CLK      Tdh         (-Th)     0.126   mcs0/U0/microblaze_I/MicroBlaze_Core_I/sync_reset
                                                       mcs0/U0/microblaze_I/MicroBlaze_Core_I/Mshreg_sync_reset/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.732ns (0.338ns logic, 0.394ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y1.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y5.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   29.593|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 925476587 paths, 0 nets, and 14748 connections

Design statistics:
   Minimum period:  29.593ns{1}   (Maximum frequency:  33.792MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 11 02:51:24 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



