<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 233</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page233-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce233.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;6-47</p>
<p style="position:absolute;top:47px;left:609px;white-space:nowrap" class="ft01">INTERRUPT&#160;AND&#160;EXCEPTION HANDLING</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">Interrupt&#160;18—Machine-Check Exception (#MC)</p>
<p style="position:absolute;top:146px;left:69px;white-space:nowrap" class="ft03">Exception&#160;Class</p>
<p style="position:absolute;top:144px;left:207px;white-space:nowrap" class="ft04">Abort.</p>
<p style="position:absolute;top:185px;left:69px;white-space:nowrap" class="ft03">Description</p>
<p style="position:absolute;top:211px;left:69px;white-space:nowrap" class="ft06">Indicates that&#160;the processor detected an&#160;internal machine error or&#160;a bus&#160;error,&#160;or that an&#160;external agent detected&#160;<br/>a&#160;bus error.&#160;The machine-check exception&#160;is model-specific, available&#160;on the&#160;Pentium&#160;and&#160;later generations&#160;of&#160;<br/>processors. The implementation of the&#160;machine-check exception&#160;is different between different&#160;processor families,&#160;<br/>and these implementations&#160;may&#160;not&#160;be compatible with&#160;future Intel&#160;64&#160;or IA-32 processors. (Use&#160;the CPUID&#160;<br/>instruction&#160;to determine whether&#160;this&#160;feature&#160;is present.)<br/>Bus&#160;errors detected&#160;by&#160;external agents are signaled to&#160;the processor on dedicated&#160;pins: the&#160;BINIT#&#160;and&#160;MCERR#&#160;<br/>pins on&#160;the&#160;Pentium 4, Intel&#160;Xeon, and P6&#160;family&#160;processors and the BUSCHK# pin on the&#160;Pentium processor.&#160;When&#160;<br/>one of these pins is enabled,&#160;asserting&#160;the&#160;pin&#160;causes&#160;error information to be loaded&#160;into machine-check registers&#160;<br/>and a&#160;machine-check exception is&#160;generated.<br/>The machine-check exception&#160;and machine-check architecture are&#160;discussed&#160;in de<a href="o_fe12b1e2a880e0ce-507.html">tail in&#160;Chapter 15,&#160;“Machine-<br/>Check&#160;Architecture.” Als</a>o, see the&#160;data&#160;books for the&#160;individual processors for processor-specific hardware infor-<br/>mation.&#160;</p>
<p style="position:absolute;top:444px;left:69px;white-space:nowrap" class="ft03">Exception&#160;Error&#160;Code</p>
<p style="position:absolute;top:471px;left:69px;white-space:nowrap" class="ft05">None. Error information&#160;is provide by&#160;machine-check&#160;MSRs.</p>
<p style="position:absolute;top:507px;left:69px;white-space:nowrap" class="ft03">Saved Instruction&#160;Pointer</p>
<p style="position:absolute;top:534px;left:69px;white-space:nowrap" class="ft07">For&#160;the Pentium 4&#160;and&#160;Intel Xeon&#160;processors, the&#160;saved contents&#160;of&#160;extended&#160;machine-check state registers&#160;are&#160;<br/>directly&#160;associated&#160;with the&#160;error&#160;that caused the machine-check&#160;exception to be generated&#160;(see<a href="o_fe12b1e2a880e0ce-510.html">&#160;Section&#160;15.3.1.2,&#160;<br/>“IA32_MCG_STATUS MSR,”&#160;</a>and<a href="o_fe12b1e2a880e0ce-517.html">&#160;Section 15.3.2.6,&#160;“IA32_MCG&#160;Extended&#160;Machine Check State MSRs”).<br/></a>For&#160;the P6 family processors,&#160;if&#160;the EIPV flag&#160;in the&#160;MCG_STATUS MSR&#160;is set,&#160;the&#160;saved contents&#160;of&#160;CS and EIP&#160;<br/>registers are&#160;directly&#160;associated with&#160;the error that caused&#160;the machine-check&#160;exception&#160;to be generated; if&#160;the&#160;<br/>flag&#160;is clear,&#160;the saved instruction&#160;pointer may&#160;not be associated with the&#160;error (see&#160;<a href="o_fe12b1e2a880e0ce-510.html">Section&#160;15.3.1.2,&#160;<br/>“IA32_MCG_STATUS MSR”</a>).<br/>For the&#160;Pentium&#160;processor,&#160;contents of the CS&#160;and EIP&#160;registers may&#160;not&#160;be associated with the&#160;error.</p>
<p style="position:absolute;top:701px;left:69px;white-space:nowrap" class="ft03">Program State&#160;Change</p>
<p style="position:absolute;top:727px;left:69px;white-space:nowrap" class="ft06">The machine-check mechanism is&#160;enabled by&#160;setting&#160;the MCE flag&#160;in control&#160;register&#160;CR4.&#160;<br/>For the Pentium 4, Intel Xeon, P6&#160;family,&#160;and Pentium&#160;processors, a program-state change always&#160;accompanies a&#160;<br/>machine-check&#160;exception,&#160;and an&#160;abort class exception is&#160;generated.&#160;For&#160;abort exceptions, information&#160;about the&#160;<br/>exception&#160;can be collected&#160;from the&#160;machine-check MSRs,&#160;but the&#160;program&#160;cannot&#160;generally be&#160;restarted.&#160;<br/>If&#160;the machine-check mechanism is&#160;not&#160;enabled (the&#160;MCE&#160;flag in&#160;control&#160;register&#160;CR4 is&#160;clear), a&#160;machine-check&#160;<br/>exception causes&#160;the processor to&#160;enter&#160;the&#160;shutdown state.</p>
</div>
</body>
</html>
