/*
 * Copyright (c) 2017 Powersoft
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/dts-v1/;
#include <st/bluenrg/bluenrg_lp.dtsi>
#include <st/bluenrg_3/bluenrg-355.dtsi>

/ {
	model = "STMicroelectronics BLUENRG_LP-STEVAL_IDB011V2 board";
	compatible = "st,bluenrg_lp-steval_idb011v2";

	chosen {
		zephyr,sram = &sram0;
		zephyr,flash = &flash0;
		zephyr,console = &usart1;
		zephyr,shell-uart = &usart1;
	};
	leds {
		compatible = "gpio-leds";
		green_led_1: led_1 {
			gpios = <&gpioa 6 GPIO_ACTIVE_HIGH>;
			label = "User LD1";
		};
		green_led_2: led_2 {
			gpios = <&gpiob 8 GPIO_ACTIVE_HIGH>;
			label = "User LD2";
		};
		green_led_3: led_3 {
			gpios = <&gpiob 9 GPIO_ACTIVE_HIGH>;
			label = "User LD3";
		};
	};

	gpio_keys {
		compatible = "gpio-keys";
		user_button1: button1 {
			label = "User Button 1";
			gpios = <&gpioa 10 GPIO_ACTIVE_LOW>;
		};
		user_button2: button2 {
			label = "User Button 2";
			gpios = <&gpiob 6 GPIO_ACTIVE_LOW>;
		};
	};
	aliases {
		led0 = &green_led_1;
		led1 = &green_led_2;
		led2 = &green_led_3;
		sw0 = &user_button1;
		sw1 = &user_button2;
	};
	
};

&clk_hse {
	hse-bypass;
	clock-frequency = <DT_FREQ_M(8)>; /* STLink 8MHz clock */
	status = "okay";
};

&pll {
	clocks = <&clk_hse>;
	mul = <8>;
	div = <2>;
	status = "okay";
};

&rcc {
	clocks = <&pll>;
	clock-frequency = <DT_FREQ_M(32)>;
	ahb-prescaler = <1>;	//Sur LP, il n'y a pas de prescaler associ√© aux bus ahb, apb donc on divise par 1
	apb1-prescaler = <1>;
	apb2-prescaler = <1>;
};

&usart1 {
	pinctrl-0 = <&usart1_tx_pa9 &usart1_rx_pa8>;
	pinctrl-names="default";
	current-speed = <115200>;
	status = "okay";
};

&gpiob {
	status = "okay";
};

&gpioa {
	status = "okay";
};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		/* Set 16KB of storage at the end of 256KB flash */
		storage_partition: partition@3c000 {
			label = "storage";
			reg = <0x0003c000 DT_SIZE_K(16)>;
		};
	};
};

/*

&adc1 {
	status = "okay";
};

&spi1 {
	status = "okay";
};
*/
