// Seed: 138285007
`timescale 1ps / 1ps
module module_0;
  reg id_1;
  always @(posedge 1 or posedge 1'd0) begin
    id_1 <= 1'b0;
    id_1 <= 1;
    if (1) id_0[1] <= 1;
    else begin
      SystemTFIdentifier;
    end
  end
  logic id_2, id_3, id_4;
  assign id_1 = 1;
  logic id_5;
  logic id_6;
endmodule
