Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 12 17:37:21 2024
| Host         : Amn-Naqvi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevelModule_timing_summary_routed.rpt -pb TopLevelModule_timing_summary_routed.pb -rpx TopLevelModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5797)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1694)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5797)
---------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][0][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][0][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][0][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][0][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][0][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][0][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][0][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][0][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][0][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][1][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][1][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][1][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][1][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][1][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][1][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][1][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][1][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][1][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][2][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][2][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][2][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][2][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][2][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][2][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][2][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][2][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][2][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][3][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][3][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][3][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][3][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][3][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][3][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][3][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][3][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[0][3][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][0][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][0][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][0][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][0][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][0][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][0][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][0][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][0][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][0][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][1][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][1][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][1][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][1][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][1][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][1][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][1][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][1][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][1][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][2][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][2][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][2][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][2][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][2][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][2][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][2][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][2][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][2][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][3][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][3][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][3][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][3][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][3][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][3][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][3][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][3][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[1][3][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][0][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][0][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][0][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][0][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][0][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][0][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][0][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][0][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][0][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][1][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][1][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][1][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][1][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][1][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][1][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][1][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][1][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][1][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][2][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][2][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][2][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][2][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][2][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][2][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][2][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][2][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][2][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][3][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][3][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][3][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][3][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][3][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][3][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][3][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][3][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[2][3][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][0][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][0][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][0][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][0][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][0][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][0][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][0][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][0][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][0][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][1][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][1][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][1][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][1][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][1][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][1][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][1][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][1][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][1][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][2][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][2][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][2][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][2][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][2][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][2][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][2][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][2][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][2][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][3][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][3][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][3][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][3][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][3][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][3][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][3][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][3][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[3][3][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][0][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][0][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][0][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][0][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][0][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][0][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][0][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][0][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][0][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][1][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][1][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][1][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][1][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][1][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][1][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][1][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][1][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][1][8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][2][0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][2][1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][2][2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][2][3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][2][4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][2][5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][2][6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][2][7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][2][8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][3][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][3][1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][3][2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][3][3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][3][4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][3][5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][3][6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][3][7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level1/alien_y_reg[4][3][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][0][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][0][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][0][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][0][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][0][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][0][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][0][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][0][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][0][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][0][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][1][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][1][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][1][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][1][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][1][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][1][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][1][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][1][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][1][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][1][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][2][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][2][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][2][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][2][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][2][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][2][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][2][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][2][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][2][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[0][2][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][0][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][0][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][0][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][0][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][0][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][0][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][0][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][0][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][0][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][0][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][1][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][1][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][1][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][1][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][1][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][1][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][1][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][1][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][1][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][1][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][2][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][2][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][2][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][2][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][2][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][2][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][2][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][2][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][2][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[1][2][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][0][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][0][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][0][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][0][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][0][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][0][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][0][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][0][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][0][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][0][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][1][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][1][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][1][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][1][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][1][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][1][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][1][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][1][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][1][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][1][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][2][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][2][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][2][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][2][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][2][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][2][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][2][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][2][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][2][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[2][2][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][0][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][0][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][0][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][0][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][0][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][0][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][0][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][0][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][0][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][0][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][1][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][1][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][1][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][1][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][1][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][1][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][1][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][1][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][1][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][1][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][2][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][2][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][2][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][2][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][2][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][2][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][2][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][2][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][2][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[3][2][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][0][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][0][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][0][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][0][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][0][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][0][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][0][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][0][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][0][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][0][9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][1][0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][1][1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][1][2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][1][3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][1][4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][1][5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][1][6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][1][7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][1][8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][1][9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][2][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][2][1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][2][2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][2][3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][2][4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][2][5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][2][6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][2][7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][2][8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: alienCtrl_Level2/alien_y_reg[4][2][9]/Q (HIGH)

 There are 545 register/latch pins with no clock driven by root clock pin: clkDivider/clk_d_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: horizontalCounter/h_count_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: level1Win/clkDivider/clk_d_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: level2Win/clkDivider/clk_d_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: loseScreen/clkDivider/clk_d_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: score_rom/rom_addr_next_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: score_rom/rom_addr_next_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: score_rom/rom_addr_next_reg[7]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: startScreen/clkDivider/clk_d_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: verticalCounter/v_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1694)
---------------------------------------------------
 There are 1694 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.191        0.000                      0                   72        0.175        0.000                      0                   72        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.191        0.000                      0                   72        0.175        0.000                      0                   72        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 k1/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameStateMachine/current_level_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.980ns (20.812%)  route 3.729ns (79.188%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     5.147    k1/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  k1/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  k1/key_reg[7]/Q
                         net (fo=5, routed)           0.963     6.565    k1/key[7]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.689 f  k1/FSM_sequential_game_state[2]_i_10/O
                         net (fo=1, routed)           1.418     8.107    gameStateMachine/FSM_sequential_game_state_reg[1]_1
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  gameStateMachine/FSM_sequential_game_state[2]_i_4/O
                         net (fo=4, routed)           0.664     8.895    gameStateMachine/FSM_sequential_game_state[2]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.019 r  gameStateMachine/current_level[1]_i_2/O
                         net (fo=2, routed)           0.685     9.704    gameStateMachine/current_level[1]_i_2_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I3_O)        0.152     9.856 r  gameStateMachine/current_level[0]_i_1/O
                         net (fo=1, routed)           0.000     9.856    gameStateMachine/current_level[0]_i_1_n_0
    SLICE_X32Y51         FDCE                                         r  gameStateMachine/current_level_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.436    14.777    gameStateMachine/clk_IBUF_BUFG
    SLICE_X32Y51         FDCE                                         r  gameStateMachine/current_level_reg[0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X32Y51         FDCE (Setup_fdce_C_D)        0.047    15.047    gameStateMachine/current_level_reg[0]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 k1/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameStateMachine/current_level_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.952ns (20.369%)  route 3.722ns (79.631%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     5.147    k1/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  k1/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  k1/key_reg[7]/Q
                         net (fo=5, routed)           0.963     6.565    k1/key[7]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.689 f  k1/FSM_sequential_game_state[2]_i_10/O
                         net (fo=1, routed)           1.418     8.107    gameStateMachine/FSM_sequential_game_state_reg[1]_1
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  gameStateMachine/FSM_sequential_game_state[2]_i_4/O
                         net (fo=4, routed)           0.664     8.895    gameStateMachine/FSM_sequential_game_state[2]_i_4_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I1_O)        0.124     9.019 r  gameStateMachine/current_level[1]_i_2/O
                         net (fo=2, routed)           0.678     9.697    gameStateMachine/current_level[1]_i_2_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I3_O)        0.124     9.821 r  gameStateMachine/current_level[1]_i_1/O
                         net (fo=1, routed)           0.000     9.821    gameStateMachine/current_level[1]_i_1_n_0
    SLICE_X32Y51         FDCE                                         r  gameStateMachine/current_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.436    14.777    gameStateMachine/clk_IBUF_BUFG
    SLICE_X32Y51         FDCE                                         r  gameStateMachine/current_level_reg[1]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X32Y51         FDCE (Setup_fdce_C_D)        0.031    15.031    gameStateMachine/current_level_reg[1]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 k1/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameStateMachine/level_reset_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.022ns (25.862%)  route 2.930ns (74.138%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     5.147    k1/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  k1/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.518     5.665 f  k1/key_reg[1]/Q
                         net (fo=5, routed)           1.034     6.699    k1/key[1]
    SLICE_X4Y55          LUT5 (Prop_lut5_I0_O)        0.152     6.851 r  k1/level_reset_i_2/O
                         net (fo=3, routed)           1.549     8.400    gameStateMachine/level_reset_reg_2
    SLICE_X32Y52         LUT5 (Prop_lut5_I0_O)        0.352     8.752 r  gameStateMachine/level_reset_i_1/O
                         net (fo=1, routed)           0.346     9.099    gameStateMachine/level_reset_i_1_n_0
    SLICE_X32Y52         FDPE                                         r  gameStateMachine/level_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.436    14.777    gameStateMachine/clk_IBUF_BUFG
    SLICE_X32Y52         FDPE                                         r  gameStateMachine/level_reset_reg/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X32Y52         FDPE (Setup_fdpe_C_D)       -0.255    14.745    gameStateMachine/level_reset_reg
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 k1/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameStateMachine/FSM_sequential_game_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.828ns (22.123%)  route 2.915ns (77.877%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     5.147    k1/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  k1/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  k1/key_reg[7]/Q
                         net (fo=5, routed)           0.963     6.565    k1/key[7]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.689 f  k1/FSM_sequential_game_state[2]_i_10/O
                         net (fo=1, routed)           1.418     8.107    gameStateMachine/FSM_sequential_game_state_reg[1]_1
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  gameStateMachine/FSM_sequential_game_state[2]_i_4/O
                         net (fo=4, routed)           0.535     8.766    gameStateMachine/FSM_sequential_game_state[2]_i_4_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.890 r  gameStateMachine/FSM_sequential_game_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.890    gameStateMachine/FSM_sequential_game_state[2]_i_1_n_0
    SLICE_X31Y52         FDCE                                         r  gameStateMachine/FSM_sequential_game_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.436    14.777    gameStateMachine/clk_IBUF_BUFG
    SLICE_X31Y52         FDCE                                         r  gameStateMachine/FSM_sequential_game_state_reg[2]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X31Y52         FDCE (Setup_fdce_C_D)        0.031    15.031    gameStateMachine/FSM_sequential_game_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 k1/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameStateMachine/FSM_sequential_game_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 0.828ns (22.152%)  route 2.910ns (77.848%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     5.147    k1/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  k1/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  k1/key_reg[7]/Q
                         net (fo=5, routed)           0.963     6.565    k1/key[7]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.124     6.689 f  k1/FSM_sequential_game_state[2]_i_10/O
                         net (fo=1, routed)           1.418     8.107    gameStateMachine/FSM_sequential_game_state_reg[1]_1
    SLICE_X30Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.231 r  gameStateMachine/FSM_sequential_game_state[2]_i_4/O
                         net (fo=4, routed)           0.530     8.761    gameStateMachine/FSM_sequential_game_state[2]_i_4_n_0
    SLICE_X31Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.885 r  gameStateMachine/FSM_sequential_game_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.885    gameStateMachine/FSM_sequential_game_state[1]_i_1_n_0
    SLICE_X31Y52         FDCE                                         r  gameStateMachine/FSM_sequential_game_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.436    14.777    gameStateMachine/clk_IBUF_BUFG
    SLICE_X31Y52         FDCE                                         r  gameStateMachine/FSM_sequential_game_state_reg[1]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X31Y52         FDCE (Setup_fdce_C_D)        0.029    15.029    gameStateMachine/FSM_sequential_game_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 gameStateMachine/current_level_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameStateMachine/FSM_sequential_game_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.704ns (18.794%)  route 3.042ns (81.206%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.554     5.075    gameStateMachine/clk_IBUF_BUFG
    SLICE_X32Y51         FDCE                                         r  gameStateMachine/current_level_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  gameStateMachine/current_level_reg[1]/Q
                         net (fo=6, routed)           1.515     7.046    gameStateMachine/current_level[1]
    SLICE_X32Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.170 f  gameStateMachine/FSM_sequential_game_state[2]_i_3/O
                         net (fo=4, routed)           1.527     8.697    gameStateMachine/FSM_sequential_game_state[2]_i_3_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I2_O)        0.124     8.821 r  gameStateMachine/FSM_sequential_game_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.821    gameStateMachine/FSM_sequential_game_state[0]_i_1_n_0
    SLICE_X32Y52         FDCE                                         r  gameStateMachine/FSM_sequential_game_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.436    14.777    gameStateMachine/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  gameStateMachine/FSM_sequential_game_state_reg[0]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X32Y52         FDCE (Setup_fdce_C_D)        0.029    15.044    gameStateMachine/FSM_sequential_game_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.828ns (26.549%)  route 2.291ns (73.451%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     5.147    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  k1/ps2_receiver/filter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  k1/ps2_receiver/filter_reg_reg[5]/Q
                         net (fo=3, routed)           0.873     6.476    k1/ps2_receiver/filter_next[4]
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124     6.600 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.280     6.880    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.574     7.578    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.702 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.564     8.266    k1/ps2_receiver/b_next
    SLICE_X3Y58          FDCE                                         r  k1/ps2_receiver/b_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  k1/ps2_receiver/b_reg_reg[10]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y58          FDCE (Setup_fdce_C_CE)      -0.205    14.881    k1/ps2_receiver/b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.828ns (26.549%)  route 2.291ns (73.451%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     5.147    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  k1/ps2_receiver/filter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  k1/ps2_receiver/filter_reg_reg[5]/Q
                         net (fo=3, routed)           0.873     6.476    k1/ps2_receiver/filter_next[4]
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124     6.600 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.280     6.880    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.574     7.578    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.702 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.564     8.266    k1/ps2_receiver/b_next
    SLICE_X3Y58          FDCE                                         r  k1/ps2_receiver/b_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  k1/ps2_receiver/b_reg_reg[8]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y58          FDCE (Setup_fdce_C_CE)      -0.205    14.881    k1/ps2_receiver/b_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.615ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/filter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.828ns (26.549%)  route 2.291ns (73.451%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     5.147    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  k1/ps2_receiver/filter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  k1/ps2_receiver/filter_reg_reg[5]/Q
                         net (fo=3, routed)           0.873     6.476    k1/ps2_receiver/filter_next[4]
    SLICE_X0Y56          LUT4 (Prop_lut4_I0_O)        0.124     6.600 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=1, routed)           0.280     6.880    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=6, routed)           0.574     7.578    k1/ps2_receiver/FSM_onehot_state_reg[2]_i_3_n_0
    SLICE_X2Y56          LUT4 (Prop_lut4_I3_O)        0.124     7.702 r  k1/ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.564     8.266    k1/ps2_receiver/b_next
    SLICE_X3Y58          FDCE                                         r  k1/ps2_receiver/b_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X3Y58          FDCE                                         r  k1/ps2_receiver/b_reg_reg[9]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y58          FDCE (Setup_fdce_C_CE)      -0.205    14.881    k1/ps2_receiver/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  6.615    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 k1/ps2_receiver/n_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/n_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.992ns (32.502%)  route 2.060ns (67.498%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.626     5.147    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  k1/ps2_receiver/n_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  k1/ps2_receiver/n_reg_reg[2]/Q
                         net (fo=4, routed)           1.266     6.931    k1/ps2_receiver/n_reg[2]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.146     7.077 r  k1/ps2_receiver/n_reg[3]_i_3/O
                         net (fo=1, routed)           0.452     7.530    k1/ps2_receiver/n_reg[3]_i_3_n_0
    SLICE_X2Y56          LUT6 (Prop_lut6_I4_O)        0.328     7.858 r  k1/ps2_receiver/n_reg[3]_i_1/O
                         net (fo=4, routed)           0.341     8.199    k1/ps2_receiver/n_next
    SLICE_X2Y57          FDCE                                         r  k1/ps2_receiver/n_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.849    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  k1/ps2_receiver/n_reg_reg[0]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X2Y57          FDCE (Setup_fdce_C_CE)      -0.169    14.917    k1/ps2_receiver/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                  6.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/filter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/filter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.084%)  route 0.125ns (46.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.476    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X0Y55          FDCE                                         r  k1/ps2_receiver/filter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  k1/ps2_receiver/filter_reg_reg[1]/Q
                         net (fo=3, routed)           0.125     1.742    k1/ps2_receiver/filter_next[0]
    SLICE_X1Y56          FDCE                                         r  k1/ps2_receiver/filter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.863     1.991    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  k1/ps2_receiver/filter_reg_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.075     1.567    k1/ps2_receiver/filter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.476    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  k1/ps2_receiver/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  k1/ps2_receiver/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.122     1.739    k1/dout[1]
    SLICE_X2Y55          FDCE                                         r  k1/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.863     1.991    k1/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  k1/key_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.052     1.544    k1/key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/n_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/n_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.592     1.475    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  k1/ps2_receiver/n_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDCE (Prop_fdce_C_Q)         0.148     1.623 r  k1/ps2_receiver/n_reg_reg[1]/Q
                         net (fo=5, routed)           0.073     1.696    k1/ps2_receiver/n_reg[1]
    SLICE_X2Y57          LUT6 (Prop_lut6_I3_O)        0.098     1.794 r  k1/ps2_receiver/n_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.794    k1/ps2_receiver/n_reg[3]_i_2_n_0
    SLICE_X2Y57          FDCE                                         r  k1/ps2_receiver/n_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.862     1.990    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X2Y57          FDCE                                         r  k1/ps2_receiver/n_reg_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X2Y57          FDCE (Hold_fdce_C_D)         0.121     1.596    k1/ps2_receiver/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 k1/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_release_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.476    k1/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  k1/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164     1.640 f  k1/key_reg[0]/Q
                         net (fo=5, routed)           0.095     1.735    k1/key[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.045     1.780 r  k1/key_release_i_1/O
                         net (fo=1, routed)           0.000     1.780    k1/key_release_i_1_n_0
    SLICE_X3Y55          FDCE                                         r  k1/key_release_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.863     1.991    k1/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  k1/key_release_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.092     1.581    k1/key_release_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/b_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.068%)  route 0.115ns (44.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.476    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  k1/ps2_receiver/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  k1/ps2_receiver/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.115     1.732    k1/ps2_receiver/Q[3]
    SLICE_X3Y56          FDCE                                         r  k1/ps2_receiver/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.863     1.991    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  k1/ps2_receiver/b_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y56          FDCE (Hold_fdce_C_D)         0.047     1.523    k1/ps2_receiver/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.476    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  k1/ps2_receiver/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  k1/ps2_receiver/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.131     1.748    k1/ps2_receiver/f_ps2c_reg
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  k1/ps2_receiver/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    k1/ps2_receiver/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X1Y56          FDCE                                         r  k1/ps2_receiver/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.863     1.991    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X1Y56          FDCE                                         r  k1/ps2_receiver/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y56          FDCE (Hold_fdce_C_D)         0.091     1.580    k1/ps2_receiver/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/f_ps2c_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/ps2_receiver/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.476    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X0Y56          FDCE                                         r  k1/ps2_receiver/f_ps2c_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  k1/ps2_receiver/f_ps2c_reg_reg/Q
                         net (fo=6, routed)           0.132     1.749    k1/ps2_receiver/f_ps2c_reg
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.045     1.794 r  k1/ps2_receiver/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.794    k1/ps2_receiver/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X1Y56          FDPE                                         r  k1/ps2_receiver/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.863     1.991    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X1Y56          FDPE                                         r  k1/ps2_receiver/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y56          FDPE (Hold_fdpe_C_D)         0.092     1.581    k1/ps2_receiver/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.632%)  route 0.175ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.476    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  k1/ps2_receiver/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  k1/ps2_receiver/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.175     1.792    k1/dout[3]
    SLICE_X3Y55          FDCE                                         r  k1/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.863     1.991    k1/clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  k1/key_reg[3]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.070     1.562    k1/key_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 gameStateMachine/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameStateMachine/FSM_sequential_game_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.684%)  route 0.136ns (42.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.562     1.445    gameStateMachine/clk_IBUF_BUFG
    SLICE_X31Y52         FDCE                                         r  gameStateMachine/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  gameStateMachine/FSM_sequential_game_state_reg[1]/Q
                         net (fo=20, routed)          0.136     1.723    gameStateMachine/game_state__0[1]
    SLICE_X31Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.768 r  gameStateMachine/FSM_sequential_game_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.768    gameStateMachine/FSM_sequential_game_state[2]_i_1_n_0
    SLICE_X31Y52         FDCE                                         r  gameStateMachine/FSM_sequential_game_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.830     1.958    gameStateMachine/clk_IBUF_BUFG
    SLICE_X31Y52         FDCE                                         r  gameStateMachine/FSM_sequential_game_state_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y52         FDCE (Hold_fdce_C_D)         0.092     1.537    gameStateMachine/FSM_sequential_game_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 k1/ps2_receiver/b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k1/key_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.593     1.476    k1/ps2_receiver/clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  k1/ps2_receiver/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  k1/ps2_receiver/b_reg_reg[1]/Q
                         net (fo=1, routed)           0.172     1.789    k1/dout[0]
    SLICE_X2Y55          FDCE                                         r  k1/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.863     1.991    k1/clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  k1/key_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.059     1.551    k1/key_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkDivider/clk_d_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clkDivider/count_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y52   gameStateMachine/FSM_sequential_game_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y52   gameStateMachine/FSM_sequential_game_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y52   gameStateMachine/FSM_sequential_game_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y51   gameStateMachine/current_level_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y51   gameStateMachine/current_level_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X32Y52   gameStateMachine/level_reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   score_rom/rom_addr_next_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkDivider/clk_d_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkDivider/count_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   startScreen/clkDivider/clk_d_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   startScreen/clkDivider/count_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   level1Win/clkDivider/clk_d_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   level1Win/clkDivider/count_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkDivider/clk_d_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clkDivider/count_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   score_rom/rom_addr_next_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y40   score_rom/rom_addr_next_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   gameStateMachine/FSM_sequential_game_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   gameStateMachine/FSM_sequential_game_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y52   gameStateMachine/FSM_sequential_game_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   gameStateMachine/current_level_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y51   gameStateMachine/current_level_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   gameStateMachine/level_reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y38   score_rom/rom_addr_next_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y59   startScreen/display/red_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    k1/key_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    k1/key_reg[1]/C



