$date
	Sat Feb 22 18:50:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 4 ! ring_counter [3:0] $end
$var wire 4 " count [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 1 % rst $end
$var reg 4 & count [3:0] $end
$var reg 4 ' ring_counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 '
b0 &
0%
0$
0#
b0 "
b1000 !
$end
#5
1#
#10
0#
1%
#15
1#
#20
0#
1$
0%
#25
b100 !
b100 '
b1 "
b1 &
1#
#30
0#
#35
b10 !
b10 '
b10 "
b10 &
1#
#40
0#
#45
b1 !
b1 '
b11 "
b11 &
1#
#50
0#
#55
b1000 !
b1000 '
b100 "
b100 &
1#
#60
0#
#65
b100 !
b100 '
b101 "
b101 &
1#
#70
0#
#75
b10 !
b10 '
b110 "
b110 &
1#
#80
0#
#85
b1 !
b1 '
b111 "
b111 &
1#
#90
0#
#95
b1000 !
b1000 '
b1000 "
b1000 &
1#
#100
0#
1%
#105
b0 "
b0 &
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
0#
