
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 15:32:03 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 492.285 ; gain = 201.832
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6288
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1343.012 ; gain = 446.145
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'readAscii' is used before its declaration [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_test.v:38]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudRate' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/baudRate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudRate' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/baudRate.v:23]
INFO: [Synth 8-6157] synthesizing module 'uartRx' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartRx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartRx.v:43]
INFO: [Synth 8-6155] done synthesizing module 'uartRx' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartRx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uartTx' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartTx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartTx.v:50]
INFO: [Synth 8-6155] done synthesizing module 'uartTx' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartTx.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:64]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ascii_test' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'textGeneration' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/text_Generation.v:22]
INFO: [Synth 8-6155] done synthesizing module 'textGeneration' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/text_Generation.v:22]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/vga_sync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/vga_sync.v:23]
WARNING: [Synth 8-7071] port 'p_tick' of module 'vga_sync' is unconnected for instance 'vga_sync_unit' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_test.v:65]
WARNING: [Synth 8-7023] instance 'vga_sync_unit' of module 'vga_sync' has 8 connections declared, but only 7 given [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_test.v:65]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_rom.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_rom.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ascii_test' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_test.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/system.v:23]
WARNING: [Synth 8-3848] Net transmittedLog in module/entity system does not have driver. [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/system.v:81]
WARNING: [Synth 8-7129] Port clk in module textGeneration is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module textGeneration is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnU in module system is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnL in module system is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1464.680 ; gain = 567.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1464.680 ; gain = 567.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1464.680 ; gain = 567.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1464.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/constrs_1/new/final_constraints.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/constrs_1/new/final_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/constrs_1/new/final_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1567.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1567.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1567.656 ; gain = 670.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1567.656 ; gain = 670.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1567.656 ; gain = 670.789
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_rom.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1567.656 ; gain = 670.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 48    
	   2 Input   10 Bit       Adders := 50    
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 24    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   4 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design system has port dp driven by constant 0
WARNING: [Synth 8-7129] Port clk in module textGeneration is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module textGeneration is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnU in module system is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnL in module system is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module ascii_rom.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1567.656 ; gain = 670.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1567.656 ; gain = 670.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1567.656 ; gain = 670.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1567.656 ; gain = 670.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 15:33:30 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 491.363 ; gain = 198.496
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.594 ; gain = 447.727
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'readAscii' is used before its declaration [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_test.v:38]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudRate' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/baudRate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudRate' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/baudRate.v:23]
INFO: [Synth 8-6157] synthesizing module 'uartRx' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartRx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartRx.v:43]
INFO: [Synth 8-6155] done synthesizing module 'uartRx' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartRx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uartTx' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartTx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartTx.v:50]
INFO: [Synth 8-6155] done synthesizing module 'uartTx' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/uartTx.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:64]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:64]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ascii_test' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'textGeneration' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/text_Generation.v:22]
INFO: [Synth 8-6155] done synthesizing module 'textGeneration' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/text_Generation.v:22]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/vga_sync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/vga_sync.v:23]
WARNING: [Synth 8-7071] port 'p_tick' of module 'vga_sync' is unconnected for instance 'vga_sync_unit' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_test.v:65]
WARNING: [Synth 8-7023] instance 'vga_sync_unit' of module 'vga_sync' has 8 connections declared, but only 7 given [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_test.v:65]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_rom.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_rom.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ascii_test' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_test.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/system.v:23]
WARNING: [Synth 8-3848] Net transmittedLog in module/entity system does not have driver. [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/system.v:81]
WARNING: [Synth 8-7129] Port clk in module textGeneration is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module textGeneration is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnU in module system is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnL in module system is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1465.094 ; gain = 568.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1465.094 ; gain = 568.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1465.094 ; gain = 568.227
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1465.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/constrs_1/new/final_constraints.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/constrs_1/new/final_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/constrs_1/new/final_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1499.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1499.164 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1499.164 ; gain = 602.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1499.164 ; gain = 602.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1499.164 ; gain = 602.297
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.srcs/sources_1/new/ascii_rom.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1499.164 ; gain = 602.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 48    
	   2 Input   10 Bit       Adders := 50    
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 24    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   4 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design system has port dp driven by constant 0
WARNING: [Synth 8-7129] Port clk in module textGeneration is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module textGeneration is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnU in module system is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnL in module system is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module ascii_rom.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1499.164 ; gain = 602.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1499.164 ; gain = 602.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1499.164 ; gain = 602.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1502.953 ; gain = 606.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1502.953 ; gain = 606.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1502.953 ; gain = 606.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1502.953 ; gain = 606.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1502.953 ; gain = 606.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1502.953 ; gain = 606.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1502.953 ; gain = 606.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   264|
|3     |LUT1   |   380|
|4     |LUT2   |   426|
|5     |LUT3   |    28|
|6     |LUT4   |    64|
|7     |LUT5   |    64|
|8     |LUT6   |   194|
|9     |MUXF7  |    32|
|10    |MUXF8  |    10|
|11    |FDCE   |    24|
|12    |FDRE   |   302|
|13    |LD     |     7|
|14    |IBUF   |    12|
|15    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1502.953 ; gain = 606.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1502.953 ; gain = 572.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1502.953 ; gain = 606.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1506.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1510.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

Synth Design complete | Checksum: 63bed4f7
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 1510.551 ; gain = 1019.188
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1510.551 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/2110363-HW-SYN-LAB-I-FINAL/final.runs/synth_1/system.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 15:34:47 2024...
