# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../rtl/core/fast_path.sv" \
"../../../../../../tb/tb_day17_fastpath.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
