Source Block: verilog-ethernet/rtl/axis_gmii_tx.v@113:123@HdlStmAssign

assign gmii_txd = gmii_txd_reg;
assign gmii_tx_en = gmii_tx_en_reg;
assign gmii_tx_er = gmii_tx_er_reg;

assign start_packet = start_packet_reg;

lfsr #(
    .LFSR_WIDTH(32),
    .LFSR_POLY(32'h4c11db7),
    .LFSR_CONFIG("GALOIS"),

Diff Content:
+ 118 assign error_underflow = error_underflow_reg;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/axis_gmii_tx.v@111:121

assign s_axis_tready = s_axis_tready_reg;

assign gmii_txd = gmii_txd_reg;
assign gmii_tx_en = gmii_tx_en_reg;
assign gmii_tx_er = gmii_tx_er_reg;

assign start_packet = start_packet_reg;

lfsr #(
    .LFSR_WIDTH(32),

