// Seed: 2988290491
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  assign id_3 = 1 * id_3;
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire module_1,
    output wor id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11,
    input wor id_12
    , id_15,
    output tri1 id_13
);
  assign id_8 = 1'h0;
  assign {id_11, id_5} = 1'b0;
  wire id_16;
  wire id_17;
  assign id_15 = id_15;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_15,
      id_16,
      id_15
  );
endmodule
