strict digraph "" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79eb73d510>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79eb73d150>",
		fillcolor=firebrick,
		label="19:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79eb73d150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "19:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=16];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79ecef84d0>",
		fillcolor=firebrick,
		label="17:NS
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79ecef84d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "17:NS"	[cond="['reset']",
		label=reset,
		lineno=16];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f79ecef8690>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f79ecef86d0>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"14:AL" -> "15:BL"	[cond="[]",
		lineno=None];
	"Leaf_14:AL"	[def_var="['present_state']",
		label="Leaf_14:AL"];
	"19:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"17:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
}
