# sprout_hdl.py
# A tiny, SpinalHDL-inspired EDSL for Python → Verilog
from __future__ import annotations
from dataclasses import dataclass, field
import hashlib
import random
import time
from typing import Optional, Union, Sequence


# -----------------------------
# Shared sub-expression (CSE) support
# -----------------------------

class _SharedCache:
    """
    Tracks how many times an Expr *instance* is wrapped via as_expr(...).
    On the 2nd time, we create a Verilog wire (sig_{index}) with a driver = original expr.
    Further uses return that wire to shrink emitted Verilog.
    """
    def __init__(self):
        self.counts: dict[int, int] = {}        # node_id -> count
        self.expr2sig: dict[int, "Signal"] = {} # node_id -> created Signal
        self.wires: list["Signal"] = []         # all created wires in encounter order
        self.index: int = 0                     # for naming sig_{index}

global _SHARED
_SHARED = _SharedCache()

def reset_shared_cache():
    """Call this before emitting each Verilog module to avoid cross-module bleed."""
    _SHARED.counts.clear()
    _SHARED.expr2sig.clear()
    _SHARED.wires.clear()
    _SHARED.index = 0

def get_shared_wires() -> list["Signal"]:
    """Access the created wires (for inclusion in module's declarations/assigns)."""
    return list(_SHARED.wires)

def _create_new_shared_wire(typ: HDLType) -> "Signal":
    name = f"sig_{_SHARED.index}"
    _SHARED.index += 1
    sig = Signal(name, typ, "wire")
    _SHARED.wires.append(sig)
    return sig

def _maybe_share(e: "Expr", force_share=False) -> "Expr":
    """
    If this exact Expr instance is seen the 2nd time via as_expr(...),
    create a 'wire sig_{index}' that drives from the original expression.
    On 3rd+ times, reuse the same wire.
    Leaf Signals/Consts are skipped (they're already "named"/literal).
    """
    if isinstance(e, (Signal, Const)):
        return e

    nid = id(e)
    cnt = _SHARED.counts.get(nid, 0) + 1
    _SHARED.counts[nid] = cnt
    cnt_share = 1 # at what count start sharing
    if cnt == cnt_share or (force_share and cnt <= 1):
        # Create the shared wire
        # name = f"sig_{_SHARED.index}"
        # _SHARED.index += 1
        # sig = Signal(name, e.typ, "wire")
        # _SHARED.wires.append(sig)
        sig = _create_new_shared_wire(e.typ)
        sig._driver = e  # continuous assignment: assign sig = <original expr>;
        _SHARED.expr2sig[nid] = sig
        return sig
    elif cnt > cnt_share:
        return _SHARED.expr2sig[nid]
    else:
        # 1st sighting: return original expr
        return e


# -----------------------------
# Types
# -----------------------------


@dataclass
class HDLType:
    width: int
    signed: bool = False
    is_bool: bool = False

    def __post_init__(self):
        if self.is_bool:
            self.width = 1
        if self.width < 1:
            raise ValueError("Type width must be >= 1")

    def range_str(self) -> str:
        return "" if self.width == 1 else f"[{self.width-1}:0]"

    def decl_str(self) -> str:
        sign = "signed " if self.signed else ""
        rng = self.range_str()
        return f"{sign}{rng}".strip()


def Bool() -> HDLType:
    return HDLType(1, signed=False, is_bool=True)


def UInt(w: int) -> HDLType:
    return HDLType(w, signed=False, is_bool=False)


def SInt(w: int) -> HDLType:
    return HDLType(w, signed=True, is_bool=False)


# -----------------------------
# Expressions
# -----------------------------


class Expr:
    typ: HDLType

    # Prevent accidental use in Python control flow.
    def __bool__(self):
        raise TypeError("HDL expressions cannot be used as Python booleans. Use mux()/comparators/etc.")

    # Arithmetic
    def __add__(self, other: ExprLike) -> "Expr":
        return op_add(self, as_expr(other))

    def __radd__(self, other: ExprLike) -> "Expr":
        return op_add(as_expr(other), self)

    def __sub__(self, other: ExprLike) -> "Expr":
        return op_sub(self, as_expr(other))

    def __rsub__(self, other: ExprLike) -> "Expr":
        return op_sub(as_expr(other), self)

    def __neg__(self) -> "Expr":
        return op_sub(as_expr(0), self)

    def __mul__(self, other: ExprLike) -> "Expr":
        return op_mul(self, as_expr(other))

    def __rmul__(self, other: ExprLike) -> "Expr":
        return op_mul(as_expr(other), self)

    # Bitwise and logic
    def __and__(self, other: ExprLike) -> "Expr":
        return op_bit(self, as_expr(other), "&")

    def __rand__(self, other: ExprLike) -> "Expr":
        return op_bit(as_expr(other), self, "&")

    def __or__(self, other: ExprLike) -> "Expr":
        return op_bit(self, as_expr(other), "|")

    def __ror__(self, other: ExprLike) -> "Expr":
        return op_bit(as_expr(other), self, "|")

    def __xor__(self, other: ExprLike) -> "Expr":
        return op_bit(self, as_expr(other), "^")

    def __rxor__(self, other: ExprLike) -> "Expr":
        return op_bit(as_expr(other), self, "^")

    def __invert__(self) -> "Expr":
        return op_not(self)

    # Shifts (logical). For variable shifts, result width is source width.
    def __lshift__(self, other: ExprLike) -> "Expr":
        return op_shift(self, as_expr(other), "<<")

    def __rshift__(self, other: ExprLike) -> "Expr":
        return op_shift(self, as_expr(other), ">>")

    # Comparators → Bool(1)
    def __eq__(self, other: ExprLike) -> "Expr":
        return op_cmp(self, as_expr(other), "==")

    def __ne__(self, other: ExprLike) -> "Expr":
        return op_cmp(self, as_expr(other), "!=")

    def __lt__(self, other: ExprLike) -> "Expr":
        return op_cmp(self, as_expr(other), "<")

    def __le__(self, other: ExprLike) -> "Expr":
        return op_cmp(self, as_expr(other), "<=")

    def __gt__(self, other: ExprLike) -> "Expr":
        return op_cmp(self, as_expr(other), ">")

    def __ge__(self, other: ExprLike) -> "Expr":
        return op_cmp(self, as_expr(other), ">=")

    # Indexing / slicing
    def __getitem__(self, sl: Union[int, slice]) -> "Expr":
        width = self.typ.width

        def _norm_idx(i: int, *, for_stop: bool = False) -> int:
            """
            Convert possibly-negative index to [0, width] (for_stop=True) or [0, width-1].
            Negative indices are interpreted Python-style: -1 == width-1, etc.
            """
            if i < 0:
                i += width
            # start index: 0 <= i < width
            # stop index:  0 <= i <= width  (for_stop=True allows i == width)
            if i < 0 or i > width or (not for_stop and i == width):
                raise ValueError(f"Index {i} out of range for width {width}")
            return i

        # -------------------------
        # Single-bit indexing
        # -------------------------
        if isinstance(sl, int):
            idx = _norm_idx(sl, for_stop=False)
            base = self if isinstance(self, (Const, Signal)) else _maybe_share(self, force_share=True)
            return Slice(base, idx, idx + 1)

        # -------------------------
        # Slicing
        # -------------------------
        if isinstance(sl, slice):
            if sl.step not in (None, 1):
                raise ValueError("Slice step must be 1")

            # Python-style defaults
            start = 0 if sl.start is None else sl.start
            stop = width if sl.stop is None else sl.stop

            # Normalize negatives
            start = _norm_idx(start, for_stop=False)
            stop = _norm_idx(stop, for_stop=True)

            if stop <= start:
                raise ValueError("Slice stop must be > start")

            base = self if isinstance(self, (Const, Signal)) else _maybe_share(self, force_share=True)
            return Slice(base, start, stop)

        raise TypeError("Unsupported index type")

    def to_verilog(self) -> str:
        raise NotImplementedError

    def as_expr(self) -> "Expr":
        """
        Returns self, but may replace it by a shared wire once this
        exact Expr instance has been seen multiple times.
        """
        return _maybe_share(self)


ExprLike = Union[Expr, int, bool]

# -----------------------------
# Leaf nodes
# -----------------------------


class Const(Expr):
    def __init__(self, value: int, typ: HDLType):
        self.value = int(value)
        self.typ = typ

    def to_verilog(self) -> str:
        if self.typ.is_bool:
            return "1'b1" if self.value != 0 else "1'b0"

        val = int(self.value)

        # For negatives, use unary minus + *signed* literal: -<width>'sd<abs>
        if val < 0:
            return f"-{ self.typ.width}'sd{abs(val)}"

        # Non-negative: choose signedness from the declared type
        base = "sd" if self.typ.signed else "d"
        return f"{self.typ.width}'{base}{val}"


class Signal(Expr):
    def __init__(self, name: str, typ: HDLType, kind: str): #, module: "Module"):
        self.name = name
        self.typ = typ
        self.kind = kind  # 'input' | 'output' | 'wire' | 'reg'
        # self.module = module
        self._driver: Optional[Expr] = None  # for wire/output
        self._next: Optional[Expr] = None  # for reg
        self._init: Optional[Expr] = None  # for reg

    def __ilshift__(self, rhs: ExprLike):
        """Connect combinational driver: y <<= expr"""
        rhs_e = fit_width(as_expr(rhs), self.typ)
        self._driver = rhs_e
        return self

    # For registers: set next-state
    @property
    def next(self) -> Optional[Expr]:
        return self._next

    @next.setter
    def next(self, rhs: ExprLike):
        if self.kind != "reg":
            raise TypeError("next can only be set on registers")
        self._next = fit_width(as_expr(rhs), self.typ)

    def set_init(self, init: ExprLike):
        if self.kind != "reg":
            raise TypeError("init can only be set on registers")
        self._init = fit_width(as_expr(init), self.typ)

    def to_verilog(self) -> str:
        return self.name

    def __repr__(self):
        return f"Signal(name={self.name!r}, kind={self.kind}, typ=<{self.typ.width}{'s' if self.typ.signed else 'u'}>)"

# helper which generates signal for casting
def cast(expr: ExprLike, to_type: HDLType) -> Signal:
    s = _create_new_shared_wire(to_type)
    s <<= fit_width(as_expr(expr), to_type)
    return s

# explicit register
class Register(Signal):
    def __init__(self, typ: HDLType, init: Optional[ExprLike] = None, name: Optional[str]=None):
        if init is not None:
            self.set_init(init)
        if name is None:
            name = f"reg_{id(self)}"            
        super().__init__(name, typ, kind="reg")

# explicit wire
class Wire(Signal):
    def __init__(self, typ: HDLType, name: Optional[str]=None):
        if name is None:
            name = f"wire_{id(self)}"
        super().__init__(name, typ, kind="wire")


# -----------------------------
# Compound nodes
# -----------------------------


class Op2(Expr):
    def __init__(self, a: Expr, b: Expr, op: str, typ: HDLType):
        self.a = a
        self.b = b
        self.op = op
        self.typ = typ

    def to_verilog(self) -> str:
        if self.op != "nand":
            return f"({self.a.to_verilog()} {self.op} {self.b.to_verilog()})"
        else:
            return f"~({self.a.to_verilog()} & {self.b.to_verilog()})"  # nand # experimental feature


class Op1(Expr):
    def __init__(self, a: Expr, op: str, typ: HDLType):
        self.a = a
        self.op = op
        self.typ = typ

    def to_verilog(self) -> str:
        return f"({self.op}{self.a.to_verilog()})"


class Ternary(Expr):
    def __init__(self, sel: Expr, a: Expr, b: Expr):
        self.sel = sel
        self.a = a
        self.b = b
        # widen to max width, signed if either signed
        w = max(self.a.typ.width, self.b.typ.width)
        s = self.a.typ.signed or self.b.typ.signed
        self.typ = HDLType(w, s, is_bool=False)

    def to_verilog(self) -> str:
        a = fit_width(self.a, self.typ).to_verilog()
        b = fit_width(self.b, self.typ).to_verilog()
        return f"({self.sel.to_verilog()} ? {a} : {b})"


class Concat(Expr):
    def __init__(self, parts: Sequence[Expr]):
        self.parts = [as_expr(x) for x in list(parts)]
        w = sum(p.typ.width for p in self.parts)
        self.typ = HDLType(w, signed=False, is_bool=False)

    def to_verilog(self) -> str:
        inner = ", ".join(p.to_verilog() for p in reversed(self.parts))
        return f"{{{inner}}}"


class Slice(Expr):
    def __init__(self, a: Expr, start: int, stop: int):
        if start < 0 or stop < 0:
            raise ValueError("Slice bounds must be >= 0")
        if stop <= start:
            raise ValueError("Slice stop must be > start")
        self.a = as_expr(a)
        if stop > self.a.typ.width:
            raise ValueError("Slice stop exceeds signal width")
        self.start = start
        self.lsb = start
        self.msb = stop - 1
        width = stop - start
        self.typ = HDLType(width, signed=False, is_bool=(width == 1))

    def to_verilog(self) -> str:
        if self.typ.width == 1:
            return f"{self.a.to_verilog()}[{self.lsb}]"
        return f"{self.a.to_verilog()}[{self.msb}:{self.lsb}]"


class Resize(Expr):
    def __init__(self, a: Expr, to_width: int):
        self.a = a
        self.to_width = to_width
        self.typ = HDLType(to_width, signed=a.typ.signed, is_bool=(to_width == 1))

    def to_verilog(self) -> str:
        aw = self.a.typ.width
        tw = self.to_width
        if aw == tw:
            return self.a.to_verilog()
        
        # If operand is a constant, just re-emit it with the target width/signedness.
        # This avoids patterns like (8'sd0)[7] and nested replications.
        if isinstance(self.a, Const):
            adapted = Const(self.a.value, HDLType(tw, signed=self.a.typ.signed, is_bool=(tw == 1)))
            return adapted.to_verilog()
        
        if aw > tw:
            # truncate LSBs kept (common hardware pattern)
            return f"{self.a.to_verilog()}[{tw-1}:0]"
        # extend
        ext_bits = tw - aw
        if self.a.typ.signed:
            # Sign-extend: { ext_bits copies of MSB, src }
            signbit = f"{self.a.to_verilog()}[{aw-1}]"
            return f"{{{{{ext_bits}{{{signbit}}}}}, {self.a.to_verilog()}}}"
        else:
            return f"{{{{{ext_bits}{{1'b0}}}}, {self.a.to_verilog()}}}"


# -----------------------------
# Operator helpers
# -----------------------------


def bits_required(v: int) -> int:
    if v == 0:
        return 1
    if v > 0:
        return v.bit_length()
    return (-v).bit_length() + 1  # include sign


# def as_expr(x: ExprLike) -> Expr:
#     if isinstance(x, Expr):
#         return x
#     if isinstance(x, bool):
#         return Const(1 if x else 0, Bool())
#     if isinstance(x, int):
#         signed = x < 0
#         w = bits_required(x)
#         return Const(x, HDLType(w, signed=signed))
#     raise TypeError(f"Cannot convert {type(x)} to Expr")

def as_expr(x: ExprLike) -> Expr:
    if isinstance(x, Expr):
        # Route through the instance method so sharing can occur
        return x.as_expr()
    if isinstance(x, bool):
        return Const(1 if x else 0, Bool())
    if isinstance(x, int):
        signed = x < 0
        w = bits_required(x)
        return Const(x, HDLType(w, signed=signed))
    raise TypeError(f"Cannot convert {type(x)} to Expr")


def bitwise_result_type(a: Expr, b: Expr) -> HDLType:
    return HDLType(max(a.typ.width, b.typ.width), signed=False)


def add_result_type(a: Expr, b: Expr) -> HDLType:
    return HDLType(max(a.typ.width, b.typ.width) + 1, signed=a.typ.signed or b.typ.signed)


def mul_result_type(a: Expr, b: Expr) -> HDLType:
    return HDLType(a.typ.width + b.typ.width, signed=a.typ.signed or b.typ.signed)


def fit_width(e: Expr, t: HDLType) -> Expr:
    if e.typ.width == t.width:
        return e
    if e.typ.width > t.width:
        e = _maybe_share(e, force_share=True)  # for verilog emission
    return Resize(e, t.width)


def op_add(a: Expr, b: Expr) -> Expr:
    t = add_result_type(a, b)
    return Op2(a, b, "+", t)


def op_sub(a: Expr, b: Expr) -> Expr:
    t = add_result_type(a, b)
    return Op2(a, b, "-", t)


def op_mul(a: Expr, b: Expr) -> Expr:
    t = mul_result_type(a, b)
    return Op2(a, b, "*", t)


def op_bit(a: Expr, b: Expr, sym: str) -> Expr:
    t = bitwise_result_type(a, b)
    return Op2(fit_width(a, t), fit_width(b, t), sym, t)


def op_not(a: Expr) -> Expr:
    return Op1(a, "~", HDLType(a.typ.width, signed=False, is_bool=a.typ.is_bool))


def op_shift(a: Expr, b: Expr, sym: str) -> Expr:
    # if b is const, widen on left shift; otherwise keep width
    if isinstance(b, Const) and sym == "<<":
        t = HDLType(a.typ.width + b.value, signed=a.typ.signed)
    else:
        t = HDLType(a.typ.width, signed=a.typ.signed)
    return Op2(a, b, sym, t)

# works fine except for emitting verilog with different widths
def op_cmp(a: Expr, b: Expr, sym: str) -> Expr:
    return Op2(a, b, sym, Bool())

# only necessary for hdl generation, otherwise incorrect results
# def op_cmp(a: Expr, b: Expr, sym: str) -> Expr:
#     # Align widths for equality/inequality as *unsigned* bitwise compares
#     if sym in ("==", "!="):
#         w = max(a.typ.width, b.typ.width)
#         t_uns = HDLType(w, signed=False)
#         a_al = fit_width(a, t_uns)
#         b_al = fit_width(b, t_uns)
#         return Op2(a_al, b_al, sym, Bool())
#     else:
#         # Relational compares: align to common width, and if either is signed, align as signed
#         w = max(a.typ.width, b.typ.width)
#         signed = a.typ.signed or b.typ.signed
#         t_rel = HDLType(w, signed=signed)
#         a_al = fit_width(a, t_rel)
#         b_al = fit_width(b, t_rel)
#         return Op2(a_al, b_al, sym, Bool())


def op_cmp(a: Expr, b: Expr, sym: str) -> Expr:
    # Align widths for equality/inequality as *unsigned* bitwise compares

    w = max(a.typ.width, b.typ.width)
    t_target = HDLType(w, signed=a.typ.signed or b.typ.signed)
    # if a is not const
    if not isinstance(a, Const):
        a_al = fit_width(a, t_target)
    else:
        a_al = a
    if not isinstance(b, Const):
        b_al = fit_width(b, t_target)
    else:
        b_al = b
    return Op2(a_al, b_al, sym, Bool())


def mux(sel: ExprLike, a: ExprLike, b: ExprLike) -> Expr:
    return Ternary(as_expr(sel), as_expr(a), as_expr(b))

# alias
def mux_if(if_cond: ExprLike, then_expr: ExprLike, else_expr: ExprLike) -> Expr:
    return mux(if_cond, then_expr, else_expr)


def cat(*parts: ExprLike) -> Expr:
    return Concat([as_expr(p) for p in parts])


# -----------------------------
# Module and codegen
# -----------------------------


# ----------------------------


def _mask(w: int) -> int:
    return (1 << w) - 1 if w > 0 else 0


def _to_bits(v: int, w: int) -> int:
    return int(v) & _mask(w)


def _from_bits_signed(bits: int, w: int) -> int:
    if w == 0:
        return 0
    sign = (bits >> (w - 1)) & 1
    return bits - (1 << w) if sign else bits


def _resize_bits(bits: int, from_w: int, to_w: int, signed: bool) -> int:
    """Truncate or extend a value in two's complement as needed."""
    bits = _to_bits(bits, from_w)
    if to_w == from_w:
        return bits
    if to_w < from_w:
        # Truncate LSBs kept (matches Verilog slicing)
        return _to_bits(bits, to_w)
    # Extend
    if signed:
        val = _from_bits_signed(bits, from_w)
        return _to_bits(val, to_w)
    return _to_bits(bits, to_w)


def _sid(s: "Signal") -> int:
    return id(s)

def _clsname(o) -> str:
    return o.__class__.__name__
