Modifying D:\Xilinx\ISE\14.7\ISE_DS\ISE\verilog\mti_se\10.2c\nt64\modelsim.ini
Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module mig_7series_v4_1_clk_ibuf
-- Compiling module mig_7series_v4_1_infrastructure
-- Compiling module mig_7series_v4_1_iodelay_ctrl
-- Compiling module mig_7series_v4_1_tempmon
-- Compiling module mig_7series_v4_1_arb_mux
-- Compiling module mig_7series_v4_1_arb_row_col
-- Compiling module mig_7series_v4_1_arb_select
-- Compiling module mig_7series_v4_1_bank_cntrl
-- Compiling module mig_7series_v4_1_bank_common
-- Compiling module mig_7series_v4_1_bank_compare
-- Compiling module mig_7series_v4_1_bank_mach
-- Compiling module mig_7series_v4_1_bank_queue
-- Compiling module mig_7series_v4_1_bank_state
-- Compiling module mig_7series_v4_1_col_mach
-- Compiling module mig_7series_v4_1_mc
-- Compiling module mig_7series_v4_1_rank_cntrl
-- Compiling module mig_7series_v4_1_rank_common
-- Compiling module mig_7series_v4_1_rank_mach
-- Compiling module mig_7series_v4_1_round_robin_arb
-- Compiling module mig_7series_v4_1_ecc_buf
-- Compiling module mig_7series_v4_1_ecc_dec_fix
-- Compiling module mig_7series_v4_1_ecc_gen
-- Compiling module mig_7series_v4_1_ecc_merge_enc
-- Compiling module mig_7series_v4_1_fi_xor
-- Compiling module mig_7series_v4_1_memc_ui_top_std
-- Compiling module mig_7series_v4_1_mem_intfc
-- Compiling module mig_7series_v4_1_ddr_byte_group_io
-- Compiling module mig_7series_v4_1_ddr_byte_lane
-- Compiling module mig_7series_v4_1_ddr_calib_top
-- Compiling module mig_7series_v4_1_ddr_if_post_fifo
-- Compiling module mig_7series_v4_1_ddr_mc_phy
-- Compiling module mig_7series_v4_1_ddr_mc_phy_wrapper
-- Compiling module mig_7series_v4_1_ddr_of_pre_fifo
-- Compiling module mig_7series_v4_1_ddr_phy_4lanes
-- Compiling module mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay
-- Compiling module mig_7series_v4_1_ddr_phy_dqs_found_cal
-- Compiling module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr
-- Compiling module mig_7series_v4_1_ddr_phy_init
-- Compiling module mig_7series_v4_1_ddr_phy_ocd_cntlr
-- Compiling module mig_7series_v4_1_ddr_phy_ocd_data
-- Compiling module mig_7series_v4_1_ddr_phy_ocd_edge
-- Compiling module mig_7series_v4_1_ddr_phy_ocd_lim
-- Compiling module mig_7series_v4_1_ddr_phy_ocd_mux
-- Compiling module mig_7series_v4_1_ddr_phy_ocd_po_cntlr
-- Compiling module mig_7series_v4_1_ddr_phy_ocd_samp
-- Compiling module mig_7series_v4_1_ddr_phy_oclkdelay_cal
-- Compiling module mig_7series_v4_1_ddr_phy_prbs_rdlvl
-- Compiling module mig_7series_v4_1_ddr_phy_rdlvl
-- Compiling module mig_7series_v4_1_ddr_phy_tempmon
-- Compiling module mig_7series_v4_1_ddr_phy_top
-- Compiling module mig_7series_v4_1_ddr_phy_wrcal
-- Compiling module mig_7series_v4_1_ddr_phy_wrlvl
-- Compiling module mig_7series_v4_1_ddr_phy_wrlvl_off_delay
-- Compiling module mig_7series_v4_1_ddr_prbs_gen
-- Compiling module mig_7series_v4_1_ddr_skip_calib_tap
-- Compiling module mig_7series_v4_1_poc_cc
-- Compiling module mig_7series_v4_1_poc_edge_store
-- Compiling module mig_7series_v4_1_poc_meta
-- Compiling module mig_7series_v4_1_poc_pd
-- Compiling module mig_7series_v4_1_poc_tap_base
-- Compiling module mig_7series_v4_1_poc_top
-- Compiling module mig_7series_v4_1_ui_cmd
-- Compiling module mig_7series_v4_1_ui_rd_data
-- Compiling module mig_7series_v4_1_ui_top
-- Compiling module mig_7series_v4_1_ui_wr_data
-- Compiling module ddr_mig_mig
-- Compiling module ddr_mig

Top level modules:
	ddr_mig
Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module glbl

Top level modules:
	glbl
** Error: (vlib-35) Failed to create directory "modelsim_lib/work".
Invalid argument. (errno = EINVAL)
** Error: (vlib-35) Failed to create directory "modelsim_lib/msim".
Invalid argument. (errno = EINVAL)
compile.do:行3: $'\r': 未找到命令
** Error: (vlib-35) Failed to create directory "modelsim_lib/msim/xil_defaultlib".
No such file or directory. (errno = ENOENT)
compile.do:行5: $'\r': 未找到命令
Modifying D:\Xilinx\ISE\14.7\ISE_DS\ISE\verilog\mti_se\10.2c\nt64\modelsim.ini
** Error: (vmap-20) Cannot access file "modelsim_lib/msim/xil_defaultlib".
No such file or directory. (errno = ENOENT)
compile.do:行7: $'\r': 未找到命令
Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
** Error: (vlog-19) Failed to access library 'modelsim_lib/msim/xil_defaultlib' at "modelsim_lib/msim/xil_defaultlib".
No such file or directory. (errno = ENOENT)
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v:行1: //*****************************************************************************: No such file or directory
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v:行2: 未预期的符号 `c' 附近有语法错误
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v:行2: `// (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.'
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:行1: //*****************************************************************************: No such file or directory
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:行2: 未预期的符号 `c' 附近有语法错误
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:行2: `// (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.'
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v:行1: //*****************************************************************************: No such file or directory
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v:行2: 未预期的符号 `c' 附近有语法错误
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v:行2: `// (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.'
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:行1: //*****************************************************************************: No such file or directory
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:行2: 未预期的符号 `c' 附近有语法错误
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:行2: `// (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.'
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v:行1: //*****************************************************************************: No such file or directory
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v:行2: 未预期的符号 `c' 附近有语法错误
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v:行2: `// (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.'
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:行1: //*****************************************************************************: No such file or directory
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:行2: 未预期的符号 `c' 附近有语法错误
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:行2: `// (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.'
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:行1: //*****************************************************************************: No such file or directory
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:行2: 未预期的符号 `c' 附近有语法错误
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:行2: `// (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.'
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v:行1: //*****************************************************************************: No such file or directory
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v:行2: 未预期的符号 `c' 附近有语法错误
../../../../ddr3.srcs/sources_1/ip/ddr_mig/ddr_mig/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v:行2: `// (c) Copyright 2008 - 2013 Xilinx, Inc. All rights reserved.'
