0.6
2017.4
Dec 15 2017
21:07:18
D:/Xilinx/projects/ex08/ex08.sim/sim_1/synth/timing/xsim/sim_1_time_synth.v,1618992315,verilog,,D:/Xilinx/projects/ex08/ex08.srcs/sim_1/new/sim_1.v,,ex08;glbl,,,,,,,,
D:/Xilinx/projects/ex08/ex08.srcs/sim_1/new/sim_1.v,1618991709,verilog,,,,sim_1,,,,,,,,
