Analysis & Synthesis report for Lab6
Tue Mar 05 22:09:23 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1
 16. Source assignments for ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1
 17. Parameter Settings for User Entity Instance: rom1:inst15|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component
 19. Parameter Settings for User Entity Instance: lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component
 20. Parameter Settings for User Entity Instance: lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component
 21. Parameter Settings for User Entity Instance: lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component
 22. Parameter Settings for User Entity Instance: lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component
 23. Parameter Settings for User Entity Instance: counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component
 24. Parameter Settings for User Entity Instance: lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component
 25. Parameter Settings for User Entity Instance: lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component
 26. Parameter Settings for User Entity Instance: ram1:inst35|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: dsplay:inst1|dsp:48|LPM_MUX:131
 28. Parameter Settings for User Entity Instance: dsplay:inst1|dsp:48|LPM_MUX:127
 29. Parameter Settings for User Entity Instance: dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component
 30. Parameter Settings for User Entity Instance: dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component
 31. altsyncram Parameter Settings by Entity Instance
 32. In-System Memory Content Editor Settings
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 05 22:09:23 2024       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; Lab6                                        ;
; Top-level Entity Name              ; Lab6                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,012                                       ;
;     Total combinational functions  ; 983                                         ;
;     Dedicated logic registers      ; 208                                         ;
; Total registers                    ; 208                                         ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 3,584                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; Lab6               ; Lab6               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------+---------+
; cnt3.bdf                         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/25344/Desktop/fucOA/lab6/cnt3.bdf                                        ;         ;
; cnt4.bdf                         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/25344/Desktop/fucOA/lab6/cnt4.bdf                                        ;         ;
; dsp.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/25344/Desktop/fucOA/lab6/dsp.bdf                                         ;         ;
; dsplay.bdf                       ; yes             ; User Block Diagram/Schematic File        ; C:/Users/25344/Desktop/fucOA/lab6/dsplay.bdf                                      ;         ;
; Lab6.bdf                         ; yes             ; User Block Diagram/Schematic File        ; C:/Users/25344/Desktop/fucOA/lab6/Lab6.bdf                                        ;         ;
; decoder2_4.bdf                   ; yes             ; User Block Diagram/Schematic File        ; C:/Users/25344/Desktop/fucOA/lab6/decoder2_4.bdf                                  ;         ;
; decoder_A.bdf                    ; yes             ; User Block Diagram/Schematic File        ; C:/Users/25344/Desktop/fucOA/lab6/decoder_A.bdf                                   ;         ;
; decoder_B.bdf                    ; yes             ; User Block Diagram/Schematic File        ; C:/Users/25344/Desktop/fucOA/lab6/decoder_B.bdf                                   ;         ;
; decoder_C.bdf                    ; yes             ; User Block Diagram/Schematic File        ; C:/Users/25344/Desktop/fucOA/lab6/decoder_C.bdf                                   ;         ;
; lpm_counter1.vhd                 ; yes             ; User Wizard-Generated File               ; C:/Users/25344/Desktop/fucOA/lab6/lpm_counter1.vhd                                ;         ;
; lpm_counter2.vhd                 ; yes             ; User Wizard-Generated File               ; C:/Users/25344/Desktop/fucOA/lab6/lpm_counter2.vhd                                ;         ;
; counter.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/25344/Desktop/fucOA/lab6/counter.bdf                                     ;         ;
; rom1.vhd                         ; yes             ; User Wizard-Generated File               ; C:/Users/25344/Desktop/fucOA/lab6/rom1.vhd                                        ;         ;
; ram1.vhd                         ; yes             ; User Wizard-Generated File               ; C:/Users/25344/Desktop/fucOA/lab6/ram1.vhd                                        ;         ;
; LATCH8R.vhd                      ; yes             ; User VHDL File                           ; C:/Users/25344/Desktop/fucOA/lab6/LATCH8R.vhd                                     ;         ;
; latch8_norst.vhd                 ; yes             ; User VHDL File                           ; C:/Users/25344/Desktop/fucOA/lab6/latch8_norst.vhd                                ;         ;
; 74139m.bdf                       ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/others/maxplus2/74139m.bdf            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_cnt3.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/25344/Desktop/fucOA/lab6/db/altsyncram_cnt3.tdf                          ;         ;
; db/altsyncram_b6u2.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/25344/Desktop/fucOA/lab6/db/altsyncram_b6u2.tdf                          ;         ;
; rom_5.mif                        ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/25344/Desktop/fucOA/lab6/rom_5.mif                                       ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                   ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd     ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                   ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd          ;         ;
; step.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/25344/Desktop/fucOA/lab6/step.bdf                                        ;         ;
; ua_reg.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/25344/Desktop/fucOA/lab6/ua_reg.bdf                                      ;         ;
; ui_c.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/25344/Desktop/fucOA/lab6/ui_c.bdf                                        ;         ;
; alu181.vhd                       ; yes             ; Auto-Found VHDL File                     ; C:/Users/25344/Desktop/fucOA/lab6/alu181.vhd                                      ;         ;
; 74138.bdf                        ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/others/maxplus2/74138.bdf             ;         ;
; lpm_bustri1.vhd                  ; yes             ; Auto-Found Wizard-Generated File         ; C:/Users/25344/Desktop/fucOA/lab6/lpm_bustri1.vhd                                 ;         ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/lpm_bustri.tdf          ;         ;
; ldr0_2.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/25344/Desktop/fucOA/lab6/ldr0_2.bdf                                      ;         ;
; reg0_2.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/25344/Desktop/fucOA/lab6/reg0_2.bdf                                      ;         ;
; lpm_counter0.vhd                 ; yes             ; Auto-Found Wizard-Generated File         ; C:/Users/25344/Desktop/fucOA/lab6/lpm_counter0.vhd                                ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_t6j.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/Users/25344/Desktop/fucOA/lab6/db/cntr_t6j.tdf                                 ;         ;
; db/altsyncram_ost3.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/25344/Desktop/fucOA/lab6/db/altsyncram_ost3.tdf                          ;         ;
; db/altsyncram_o9r2.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/25344/Desktop/fucOA/lab6/db/altsyncram_o9r2.tdf                          ;         ;
; ram.mif                          ; yes             ; Auto-Found Memory Initialization File    ; C:/Users/25344/Desktop/fucOA/lab6/ram.mif                                         ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; muxlut.inc                       ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_frc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/25344/Desktop/fucOA/lab6/db/mux_frc.tdf                                  ;         ;
; db/mux_8tc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Users/25344/Desktop/fucOA/lab6/db/mux_8tc.tdf                                  ;         ;
; db/cntr_d7i.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/Users/25344/Desktop/fucOA/lab6/db/cntr_d7i.tdf                                 ;         ;
; db/cntr_b7i.tdf                  ; yes             ; Auto-Generated Megafunction              ; C:/Users/25344/Desktop/fucOA/lab6/db/cntr_b7i.tdf                                 ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                   ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd             ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                   ; d:/amyprogram/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd        ;         ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,012                    ;
;                                             ;                          ;
; Total combinational functions               ; 983                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 509                      ;
;     -- 3 input functions                    ; 274                      ;
;     -- <=2 input functions                  ; 200                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 818                      ;
;     -- arithmetic mode                      ; 165                      ;
;                                             ;                          ;
; Total registers                             ; 208                      ;
;     -- Dedicated logic registers            ; 208                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 29                       ;
; Total memory bits                           ; 3584                     ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 241                      ;
; Total fan-out                               ; 4566                     ;
; Average fan-out                             ; 3.54                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Lab6                                                               ; 983 (7)           ; 208 (0)      ; 3584        ; 0            ; 0       ; 0         ; 29   ; 0            ; |Lab6                                                                                                                                                         ; work         ;
;    |ALU181:inst29|                                                  ; 356 (356)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|ALU181:inst29                                                                                                                                           ; work         ;
;    |LDR0_2:inst|                                                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|LDR0_2:inst                                                                                                                                             ; work         ;
;    |REG0_2:inst14|                                                  ; 28 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|REG0_2:inst14                                                                                                                                           ; work         ;
;       |latch8_norst:inst2|                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|REG0_2:inst14|latch8_norst:inst2                                                                                                                        ; work         ;
;       |latch8_norst:inst3|                                          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|REG0_2:inst14|latch8_norst:inst3                                                                                                                        ; work         ;
;       |latch8_norst:inst|                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|REG0_2:inst14|latch8_norst:inst                                                                                                                         ; work         ;
;    |counter:inst37|                                                 ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|counter:inst37                                                                                                                                          ; work         ;
;       |lpm_counter0:inst1|                                          ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|counter:inst37|lpm_counter0:inst1                                                                                                                       ; work         ;
;          |lpm_counter:lpm_counter_component|                        ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component                                                                                     ; work         ;
;             |cntr_t6j:auto_generated|                               ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated                                                             ; work         ;
;    |decoder2_4:inst3|                                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|decoder2_4:inst3                                                                                                                                        ; work         ;
;       |74139m:inst|                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|decoder2_4:inst3|74139m:inst                                                                                                                            ; work         ;
;    |decoder_A:inst11|                                               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|decoder_A:inst11                                                                                                                                        ; work         ;
;       |74138:inst|                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|decoder_A:inst11|74138:inst                                                                                                                             ; work         ;
;    |decoder_B:inst12|                                               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|decoder_B:inst12                                                                                                                                        ; work         ;
;       |74138:inst|                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|decoder_B:inst12|74138:inst                                                                                                                             ; work         ;
;    |dsplay:inst1|                                                   ; 144 (0)           ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1                                                                                                                                            ; work         ;
;       |dsp:48|                                                      ; 144 (1)           ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48                                                                                                                                     ; work         ;
;          |cnt3:216|                                                 ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|cnt3:216                                                                                                                            ; work         ;
;             |lpm_counter2:inst|                                     ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst                                                                                                          ; work         ;
;                |lpm_counter:lpm_counter_component|                  ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component                                                                        ; work         ;
;                   |cntr_b7i:auto_generated|                         ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated                                                ; work         ;
;          |cnt4:212|                                                 ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|cnt4:212                                                                                                                            ; work         ;
;             |lpm_counter1:inst1|                                    ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1                                                                                                         ; work         ;
;                |lpm_counter:lpm_counter_component|                  ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component                                                                       ; work         ;
;                   |cntr_d7i:auto_generated|                         ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated                                               ; work         ;
;          |lpm_mux:127|                                              ; 125 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127                                                                                                                         ; work         ;
;             |mux_8tc:auto_generated|                                ; 125 (125)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:127|mux_8tc:auto_generated                                                                                                  ; work         ;
;          |lpm_mux:131|                                              ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131                                                                                                                         ; work         ;
;             |mux_frc:auto_generated|                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|dsplay:inst1|dsp:48|lpm_mux:131|mux_frc:auto_generated                                                                                                  ; work         ;
;    |latch8_norst:inst19|                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|latch8_norst:inst19                                                                                                                                     ; work         ;
;    |latch8_norst:inst5|                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|latch8_norst:inst5                                                                                                                                      ; work         ;
;    |latch8r:inst20|                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|latch8r:inst20                                                                                                                                          ; work         ;
;    |latch8r:inst24|                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|latch8r:inst24                                                                                                                                          ; work         ;
;    |latch8r:inst28|                                                 ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|latch8r:inst28                                                                                                                                          ; work         ;
;    |lpm_bustri1:inst10|                                             ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|lpm_bustri1:inst10                                                                                                                                      ; work         ;
;       |lpm_bustri:lpm_bustri_component|                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component                                                                                                      ; work         ;
;    |lpm_bustri1:inst16|                                             ; 37 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|lpm_bustri1:inst16                                                                                                                                      ; work         ;
;       |lpm_bustri:lpm_bustri_component|                             ; 37 (37)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component                                                                                                      ; work         ;
;    |lpm_bustri1:inst17|                                             ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|lpm_bustri1:inst17                                                                                                                                      ; work         ;
;       |lpm_bustri:lpm_bustri_component|                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component                                                                                                      ; work         ;
;    |lpm_bustri1:inst2|                                              ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|lpm_bustri1:inst2                                                                                                                                       ; work         ;
;       |lpm_bustri:lpm_bustri_component|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component                                                                                                       ; work         ;
;    |ram1:inst35|                                                    ; 61 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|ram1:inst35                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 61 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|ram1:inst35|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_ost3:auto_generated|                           ; 61 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated                                                                              ; work         ;
;             |altsyncram_o9r2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 61 (37)           ; 34 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |rom1:inst15|                                                    ; 80 (0)            ; 50 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|rom1:inst15                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 80 (0)            ; 50 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|rom1:inst15|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_cnt3:auto_generated|                           ; 80 (0)            ; 50 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated                                                                              ; work         ;
;             |altsyncram_b6u2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 80 (57)           ; 50 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |sld_hub:auto_hub|                                               ; 161 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|sld_hub:auto_hub                                                                                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 160 (122)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                 ; work         ;
;    |step:inst36|                                                    ; 3 (3)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|step:inst36                                                                                                                                             ; work         ;
;    |uA_reg:inst6|                                                   ; 20 (20)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|uA_reg:inst6                                                                                                                                            ; work         ;
;    |uI_C:inst7|                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab6|uI_C:inst7                                                                                                                                              ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+
; Name                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF       ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; RAM.mif   ;
; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536 ; ROM_5.mif ;
+-------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------------------------+
; Altera ; LPM_COUNTER  ; 9.0     ; N/A          ; N/A          ; |Lab6|dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1 ; C:/Users/25344/Desktop/fucOA/lab6/lpm_counter1.vhd ;
; Altera ; LPM_COUNTER  ; 9.0     ; N/A          ; N/A          ; |Lab6|dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst  ; C:/Users/25344/Desktop/fucOA/lab6/lpm_counter2.vhd ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |Lab6|lpm_bustri1:inst2                               ; C:/Users/25344/Desktop/fucOA/lab6/lpm_bustri1.vhd  ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |Lab6|lpm_bustri1:inst10                              ; C:/Users/25344/Desktop/fucOA/lab6/lpm_bustri1.vhd  ;
; Altera ; ROM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |Lab6|rom1:inst15                                     ; C:/Users/25344/Desktop/fucOA/lab6/rom1.vhd         ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |Lab6|lpm_bustri1:inst16                              ; C:/Users/25344/Desktop/fucOA/lab6/lpm_bustri1.vhd  ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |Lab6|lpm_bustri1:inst17                              ; C:/Users/25344/Desktop/fucOA/lab6/lpm_bustri1.vhd  ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |Lab6|lpm_bustri1:inst18                              ; C:/Users/25344/Desktop/fucOA/lab6/lpm_bustri1.vhd  ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |Lab6|lpm_bustri1:inst21                              ; C:/Users/25344/Desktop/fucOA/lab6/lpm_bustri1.vhd  ;
; Altera ; LPM_BUSTRI   ; N/A     ; N/A          ; N/A          ; |Lab6|lpm_bustri1:inst25                              ; C:/Users/25344/Desktop/fucOA/lab6/lpm_bustri1.vhd  ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |Lab6|ram1:inst35                                     ; C:/Users/25344/Desktop/fucOA/lab6/ram1.vhd         ;
; Altera ; LPM_COUNTER  ; N/A     ; N/A          ; N/A          ; |Lab6|counter:inst37|lpm_counter0:inst1               ; C:/Users/25344/Desktop/fucOA/lab6/lpm_counter0.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; latch8r:inst24|q[6]                                 ; inst31              ; yes                    ;
; latch8r:inst20|q[6]                                 ; inst26              ; yes                    ;
; latch8_norst:inst19|q[6]                            ; inst23              ; yes                    ;
; latch8_norst:inst5|q[6]                             ; inst22              ; yes                    ;
; REG0_2:inst14|latch8_norst:inst3|q[6]               ; REG0_2:inst14|inst8 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst2|q[6]               ; REG0_2:inst14|inst7 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst|q[6]                ; REG0_2:inst14|inst6 ; yes                    ;
; latch8_norst:inst5|q[5]                             ; inst22              ; yes                    ;
; latch8_norst:inst19|q[5]                            ; inst23              ; yes                    ;
; latch8_norst:inst5|q[4]                             ; inst22              ; yes                    ;
; latch8_norst:inst19|q[4]                            ; inst23              ; yes                    ;
; latch8_norst:inst5|q[3]                             ; inst22              ; yes                    ;
; latch8_norst:inst19|q[3]                            ; inst23              ; yes                    ;
; latch8_norst:inst5|q[2]                             ; inst22              ; yes                    ;
; latch8_norst:inst19|q[2]                            ; inst23              ; yes                    ;
; latch8_norst:inst5|q[1]                             ; inst22              ; yes                    ;
; latch8_norst:inst19|q[1]                            ; inst23              ; yes                    ;
; latch8_norst:inst5|q[0]                             ; inst22              ; yes                    ;
; latch8_norst:inst19|q[0]                            ; inst23              ; yes                    ;
; latch8r:inst28|q[6]                                 ; inst32              ; yes                    ;
; latch8r:inst24|q[4]                                 ; inst31              ; yes                    ;
; latch8r:inst20|q[4]                                 ; inst26              ; yes                    ;
; REG0_2:inst14|latch8_norst:inst3|q[4]               ; REG0_2:inst14|inst8 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst2|q[4]               ; REG0_2:inst14|inst7 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst|q[4]                ; REG0_2:inst14|inst6 ; yes                    ;
; latch8r:inst28|q[4]                                 ; inst32              ; yes                    ;
; latch8r:inst24|q[3]                                 ; inst31              ; yes                    ;
; latch8r:inst20|q[3]                                 ; inst26              ; yes                    ;
; REG0_2:inst14|latch8_norst:inst3|q[3]               ; REG0_2:inst14|inst8 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst2|q[3]               ; REG0_2:inst14|inst7 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst|q[3]                ; REG0_2:inst14|inst6 ; yes                    ;
; latch8r:inst28|q[3]                                 ; inst32              ; yes                    ;
; latch8r:inst24|q[1]                                 ; inst31              ; yes                    ;
; latch8r:inst20|q[1]                                 ; inst26              ; yes                    ;
; REG0_2:inst14|latch8_norst:inst3|q[1]               ; REG0_2:inst14|inst8 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst2|q[1]               ; REG0_2:inst14|inst7 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst|q[1]                ; REG0_2:inst14|inst6 ; yes                    ;
; latch8r:inst28|q[1]                                 ; inst32              ; yes                    ;
; latch8r:inst24|q[2]                                 ; inst31              ; yes                    ;
; latch8r:inst20|q[2]                                 ; inst26              ; yes                    ;
; REG0_2:inst14|latch8_norst:inst3|q[2]               ; REG0_2:inst14|inst8 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst2|q[2]               ; REG0_2:inst14|inst7 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst|q[2]                ; REG0_2:inst14|inst6 ; yes                    ;
; latch8r:inst28|q[2]                                 ; inst32              ; yes                    ;
; latch8r:inst24|q[0]                                 ; inst31              ; yes                    ;
; latch8r:inst20|q[0]                                 ; inst26              ; yes                    ;
; REG0_2:inst14|latch8_norst:inst3|q[0]               ; REG0_2:inst14|inst8 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst2|q[0]               ; REG0_2:inst14|inst7 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst|q[0]                ; REG0_2:inst14|inst6 ; yes                    ;
; latch8r:inst28|q[0]                                 ; inst32              ; yes                    ;
; latch8r:inst24|q[7]                                 ; inst31              ; yes                    ;
; latch8r:inst20|q[7]                                 ; inst26              ; yes                    ;
; latch8_norst:inst19|q[7]                            ; inst23              ; yes                    ;
; latch8_norst:inst5|q[7]                             ; inst22              ; yes                    ;
; REG0_2:inst14|latch8_norst:inst3|q[7]               ; REG0_2:inst14|inst8 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst2|q[7]               ; REG0_2:inst14|inst7 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst|q[7]                ; REG0_2:inst14|inst6 ; yes                    ;
; latch8r:inst28|q[7]                                 ; inst32              ; yes                    ;
; latch8r:inst24|q[5]                                 ; inst31              ; yes                    ;
; latch8r:inst20|q[5]                                 ; inst26              ; yes                    ;
; REG0_2:inst14|latch8_norst:inst3|q[5]               ; REG0_2:inst14|inst8 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst2|q[5]               ; REG0_2:inst14|inst7 ; yes                    ;
; REG0_2:inst14|latch8_norst:inst|q[5]                ; REG0_2:inst14|inst6 ; yes                    ;
; latch8r:inst28|q[5]                                 ; inst32              ; yes                    ;
; Number of user-specified and inferred latches = 64  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                       ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                                                               ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 208   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 35    ;
; Number of registers using Asynchronous Clear ; 106   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 141   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |Lab6|rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; Yes        ; |Lab6|ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 31:1               ; 8 bits    ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Lab6|ALU181:inst29|Mux1                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom1:inst15|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 24                   ; Signed Integer               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ROM_5.mif            ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_cnt3      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst17|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst2|lpm_bustri:lpm_bustri_component ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component ;
+------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                     ;
+------------------------+--------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                           ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                  ;
; LPM_MODULUS            ; 0            ; Untyped                                                                  ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                  ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                  ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                  ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                  ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                       ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                       ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                  ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                  ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                  ;
; CBXI_PARAMETER         ; cntr_t6j     ; Untyped                                                                  ;
+------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; LPM_WIDTH      ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram1:inst35|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------+
; Parameter Name                     ; Value                  ; Type                       ;
+------------------------------------+------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT            ; Untyped                    ;
; WIDTH_A                            ; 8                      ; Signed Integer             ;
; WIDTHAD_A                          ; 8                      ; Signed Integer             ;
; NUMWORDS_A                         ; 256                    ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                    ;
; WIDTH_B                            ; 1                      ; Signed Integer             ;
; WIDTHAD_B                          ; 1                      ; Signed Integer             ;
; NUMWORDS_B                         ; 0                      ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                    ;
; BYTE_SIZE                          ; 8                      ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                    ;
; INIT_FILE                          ; RAM.mif                ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ost3        ; Untyped                    ;
+------------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst1|dsp:48|LPM_MUX:131 ;
+------------------------+--------------+--------------------------------------+
; Parameter Name         ; Value        ; Type                                 ;
+------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTH              ; 1            ; Untyped                              ;
; LPM_SIZE               ; 8            ; Untyped                              ;
; LPM_WIDTHS             ; 3            ; Untyped                              ;
; LPM_PIPELINE           ; 0            ; Untyped                              ;
; CBXI_PARAMETER         ; mux_frc      ; Untyped                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                              ;
+------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst1|dsp:48|LPM_MUX:127 ;
+------------------------+--------------+--------------------------------------+
; Parameter Name         ; Value        ; Type                                 ;
+------------------------+--------------+--------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                       ;
; LPM_WIDTH              ; 8            ; Untyped                              ;
; LPM_SIZE               ; 17           ; Untyped                              ;
; LPM_WIDTHS             ; 5            ; Untyped                              ;
; LPM_PIPELINE           ; 0            ; Untyped                              ;
; CBXI_PARAMETER         ; mux_8tc      ; Untyped                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                              ;
+------------------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                   ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH              ; 5            ; Signed Integer                                                                         ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                     ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                     ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                ;
; CBXI_PARAMETER         ; cntr_d7i     ; Untyped                                                                                ;
+------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTH              ; 3            ; Signed Integer                                                                        ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                               ;
; LPM_MODULUS            ; 0            ; Untyped                                                                               ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                               ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                               ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                               ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                    ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                    ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                               ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                               ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                               ;
; CBXI_PARAMETER         ; cntr_b7i     ; Untyped                                                                               ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; rom1:inst15|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 24                                          ;
;     -- NUMWORDS_A                         ; 64                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; ram1:inst35|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 256                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; 0              ; rom1        ; 24    ; 64    ; Read/Write ; rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated ;
; 1              ; ram1        ; 8     ; 256   ; Read/Write ; ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Mar 05 22:09:17 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file cnt3.bdf
    Info (12023): Found entity 1: cnt3
Info (12021): Found 1 design units, including 1 entities, in source file cnt4.bdf
    Info (12023): Found entity 1: cnt4
Info (12021): Found 1 design units, including 1 entities, in source file dsp.bdf
    Info (12023): Found entity 1: dsp
Info (12021): Found 1 design units, including 1 entities, in source file dsplay.bdf
    Info (12023): Found entity 1: dsplay
Info (12021): Found 1 design units, including 1 entities, in source file lab6.bdf
    Info (12023): Found entity 1: Lab6
Info (12021): Found 1 design units, including 1 entities, in source file decoder2_4.bdf
    Info (12023): Found entity 1: decoder2_4
Info (12021): Found 1 design units, including 1 entities, in source file decoder_a.bdf
    Info (12023): Found entity 1: decoder_A
Info (12021): Found 1 design units, including 1 entities, in source file decoder_b.bdf
    Info (12023): Found entity 1: decoder_B
Info (12021): Found 1 design units, including 1 entities, in source file decoder_c.bdf
    Info (12023): Found entity 1: decoder_C
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter1.vhd
    Info (12022): Found design unit 1: lpm_counter1-SYN
    Info (12023): Found entity 1: lpm_counter1
Info (12021): Found 2 design units, including 1 entities, in source file lpm_counter2.vhd
    Info (12022): Found design unit 1: lpm_counter2-SYN
    Info (12023): Found entity 1: lpm_counter2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info (12022): Found design unit 1: lpm_mux0-SYN
    Info (12023): Found entity 1: lpm_mux0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mux1.vhd
    Info (12022): Found design unit 1: lpm_mux1-SYN
    Info (12023): Found entity 1: lpm_mux1
Info (12021): Found 1 design units, including 1 entities, in source file counter.bdf
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file rom1.vhd
    Info (12022): Found design unit 1: rom1-SYN
    Info (12023): Found entity 1: rom1
Info (12021): Found 2 design units, including 1 entities, in source file ram1.vhd
    Info (12022): Found design unit 1: ram1-SYN
    Info (12023): Found entity 1: ram1
Info (12021): Found 2 design units, including 1 entities, in source file latch8r.vhd
    Info (12022): Found design unit 1: latch8r-trans
    Info (12023): Found entity 1: latch8r
Info (12021): Found 2 design units, including 1 entities, in source file latch8_norst.vhd
    Info (12022): Found design unit 1: latch8_norst-trans
    Info (12023): Found entity 1: latch8_norst
Info (12127): Elaborating entity "Lab6" for the top level hierarchy
Info (12128): Elaborating entity "decoder2_4" for hierarchy "decoder2_4:inst3"
Info (12128): Elaborating entity "74139M" for hierarchy "decoder2_4:inst3|74139M:inst"
Info (12130): Elaborated megafunction instantiation "decoder2_4:inst3|74139M:inst"
Info (12128): Elaborating entity "rom1" for hierarchy "rom1:inst15"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom1:inst15|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom1:inst15|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom1:inst15|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ROM_5.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cnt3.tdf
    Info (12023): Found entity 1: altsyncram_cnt3
Info (12128): Elaborating entity "altsyncram_cnt3" for hierarchy "rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b6u2.tdf
    Info (12023): Found entity 1: altsyncram_b6u2
Info (12128): Elaborating entity "altsyncram_b6u2" for hierarchy "rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1919905073"
    Info (12134): Parameter "NUMWORDS" = "64"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "24"
    Info (12134): Parameter "WIDTHAD" = "6"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Warning (12125): Using design file step.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: step
Info (12128): Elaborating entity "step" for hierarchy "step:inst36"
Warning (12125): Using design file ua_reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uA_reg
Info (12128): Elaborating entity "uA_reg" for hierarchy "uA_reg:inst6"
Warning (12125): Using design file ui_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uI_C
Info (12128): Elaborating entity "uI_C" for hierarchy "uI_C:inst7"
Warning (12125): Using design file alu181.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ALU181-behav
    Info (12023): Found entity 1: ALU181
Info (12128): Elaborating entity "ALU181" for hierarchy "ALU181:inst29"
Warning (10492): VHDL Process Statement warning at alu181.vhd(20): signal "S" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at alu181.vhd(19): inferring latch(es) for signal or variable "FZ", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "FZ" at alu181.vhd(19)
Info (12128): Elaborating entity "latch8_norst" for hierarchy "latch8_norst:inst5"
Warning (10631): VHDL Process Statement warning at latch8_norst.vhd(14): inferring latch(es) for signal or variable "q", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "q[0]" at latch8_norst.vhd(14)
Info (10041): Inferred latch for "q[1]" at latch8_norst.vhd(14)
Info (10041): Inferred latch for "q[2]" at latch8_norst.vhd(14)
Info (10041): Inferred latch for "q[3]" at latch8_norst.vhd(14)
Info (10041): Inferred latch for "q[4]" at latch8_norst.vhd(14)
Info (10041): Inferred latch for "q[5]" at latch8_norst.vhd(14)
Info (10041): Inferred latch for "q[6]" at latch8_norst.vhd(14)
Info (10041): Inferred latch for "q[7]" at latch8_norst.vhd(14)
Info (12128): Elaborating entity "decoder_A" for hierarchy "decoder_A:inst11"
Info (12128): Elaborating entity "74138" for hierarchy "decoder_A:inst11|74138:inst"
Info (12130): Elaborated megafunction instantiation "decoder_A:inst11|74138:inst"
Warning (12125): Using design file lpm_bustri1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_bustri1-SYN
    Info (12023): Found entity 1: lpm_bustri1
Info (12128): Elaborating entity "lpm_bustri1" for hierarchy "lpm_bustri1:inst16"
Info (12128): Elaborating entity "lpm_bustri" for hierarchy "lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component"
Info (12130): Elaborated megafunction instantiation "lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component"
Info (12133): Instantiated megafunction "lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_BUSTRI"
    Info (12134): Parameter "lpm_width" = "8"
Warning (12125): Using design file ldr0_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LDR0_2
Info (12128): Elaborating entity "LDR0_2" for hierarchy "LDR0_2:inst"
Warning (275011): Block or symbol "NAND2" of instance "inst9" overlaps another block or symbol
Info (12128): Elaborating entity "latch8r" for hierarchy "latch8r:inst24"
Warning (10631): VHDL Process Statement warning at LATCH8R.vhd(15): inferring latch(es) for signal or variable "q", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "q[0]" at LATCH8R.vhd(15)
Info (10041): Inferred latch for "q[1]" at LATCH8R.vhd(15)
Info (10041): Inferred latch for "q[2]" at LATCH8R.vhd(15)
Info (10041): Inferred latch for "q[3]" at LATCH8R.vhd(15)
Info (10041): Inferred latch for "q[4]" at LATCH8R.vhd(15)
Info (10041): Inferred latch for "q[5]" at LATCH8R.vhd(15)
Info (10041): Inferred latch for "q[6]" at LATCH8R.vhd(15)
Info (10041): Inferred latch for "q[7]" at LATCH8R.vhd(15)
Info (12128): Elaborating entity "decoder_B" for hierarchy "decoder_B:inst12"
Warning (12125): Using design file reg0_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: REG0_2
Info (12128): Elaborating entity "REG0_2" for hierarchy "REG0_2:inst14"
Info (12128): Elaborating entity "counter" for hierarchy "counter:inst37"
Warning (12125): Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lpm_counter0-SYN
    Info (12023): Found entity 1: lpm_counter0
Info (12128): Elaborating entity "lpm_counter0" for hierarchy "counter:inst37|lpm_counter0:inst1"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t6j.tdf
    Info (12023): Found entity 1: cntr_t6j
Info (12128): Elaborating entity "cntr_t6j" for hierarchy "counter:inst37|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated"
Info (12128): Elaborating entity "decoder_C" for hierarchy "decoder_C:inst13"
Info (12128): Elaborating entity "ram1" for hierarchy "ram1:inst35"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram1:inst35|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram1:inst35|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram1:inst35|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ost3.tdf
    Info (12023): Found entity 1: altsyncram_ost3
Info (12128): Elaborating entity "altsyncram_ost3" for hierarchy "ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9r2.tdf
    Info (12023): Found entity 1: altsyncram_o9r2
Info (12128): Elaborating entity "altsyncram_o9r2" for hierarchy "ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|altsyncram_o9r2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "ram1:inst35|altsyncram:altsyncram_component|altsyncram_ost3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987569"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "dsplay" for hierarchy "dsplay:inst1"
Info (12128): Elaborating entity "dsp" for hierarchy "dsplay:inst1|dsp:48"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "dsplay:inst1|dsp:48|LPM_MUX:131"
Info (12130): Elaborated megafunction instantiation "dsplay:inst1|dsp:48|LPM_MUX:131"
Info (12133): Instantiated megafunction "dsplay:inst1|dsp:48|LPM_MUX:131" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "8"
    Info (12134): Parameter "LPM_WIDTH" = "1"
    Info (12134): Parameter "LPM_WIDTHS" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_frc.tdf
    Info (12023): Found entity 1: mux_frc
Info (12128): Elaborating entity "mux_frc" for hierarchy "dsplay:inst1|dsp:48|LPM_MUX:131|mux_frc:auto_generated"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "dsplay:inst1|dsp:48|LPM_MUX:127"
Info (12130): Elaborated megafunction instantiation "dsplay:inst1|dsp:48|LPM_MUX:127"
Info (12133): Instantiated megafunction "dsplay:inst1|dsp:48|LPM_MUX:127" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "17"
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8tc.tdf
    Info (12023): Found entity 1: mux_8tc
Info (12128): Elaborating entity "mux_8tc" for hierarchy "dsplay:inst1|dsp:48|LPM_MUX:127|mux_8tc:auto_generated"
Info (12128): Elaborating entity "cnt4" for hierarchy "dsplay:inst1|dsp:48|cnt4:212"
Info (12128): Elaborating entity "lpm_counter1" for hierarchy "dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf
    Info (12023): Found entity 1: cntr_d7i
Info (12128): Elaborating entity "cntr_d7i" for hierarchy "dsplay:inst1|dsp:48|cnt4:212|lpm_counter1:inst1|lpm_counter:lpm_counter_component|cntr_d7i:auto_generated"
Info (12128): Elaborating entity "cnt3" for hierarchy "dsplay:inst1|dsp:48|cnt3:216"
Info (12128): Elaborating entity "lpm_counter2" for hierarchy "dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf
    Info (12023): Found entity 1: cntr_b7i
Info (12128): Elaborating entity "cntr_b7i" for hierarchy "dsplay:inst1|dsp:48|cnt3:216|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_b7i:auto_generated"
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[6]" to the node "BUS[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[4]" to the node "BUS[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[3]" to the node "BUS[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[1]" to the node "BUS[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[2]" to the node "BUS[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[0]" to the node "BUS[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[7]" to the node "BUS[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "lpm_bustri1:inst18|lpm_bustri:lpm_bustri_component|dout[5]" to the node "BUS[5]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[6]" to the node "latch8_norst:inst5|q[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[4]" to the node "latch8_norst:inst5|q[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[3]" to the node "latch8_norst:inst5|q[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[1]" to the node "latch8_norst:inst5|q[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[2]" to the node "latch8_norst:inst5|q[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[0]" to the node "latch8_norst:inst5|q[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[7]" to the node "latch8_norst:inst5|q[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[5]" to the node "latch8_norst:inst5|q[5]" into an OR gate
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst3|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst2|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch latch8r:inst28|q[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[15]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst3|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst2|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch latch8r:inst28|q[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[15]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst3|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst2|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch latch8r:inst28|q[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[15]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst3|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst2|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch latch8r:inst28|q[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[15]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst3|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst2|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch latch8r:inst28|q[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[15]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst3|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst2|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch latch8r:inst28|q[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[15]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst3|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst2|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch latch8r:inst28|q[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[15]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst3|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst2|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch REG0_2:inst14|latch8_norst:inst|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal latch8r:inst24|q[0]
Warning (13012): Latch latch8r:inst28|q[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rom1:inst15|altsyncram:altsyncram_component|altsyncram_cnt3:auto_generated|altsyncram_b6u2:altsyncram1|q_a[15]
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "uA_reg:inst6|inst4" is converted into an equivalent circuit using register "uA_reg:inst6|inst4~_emulated" and latch "uA_reg:inst6|inst4~1"
    Warning (13310): Register "uA_reg:inst6|inst2" is converted into an equivalent circuit using register "uA_reg:inst6|inst2~_emulated" and latch "uA_reg:inst6|inst2~1"
    Warning (13310): Register "uA_reg:inst6|inst1" is converted into an equivalent circuit using register "uA_reg:inst6|inst1~_emulated" and latch "uA_reg:inst6|inst1~1"
    Warning (13310): Register "uA_reg:inst6|inst3" is converted into an equivalent circuit using register "uA_reg:inst6|inst3~_emulated" and latch "uA_reg:inst6|inst3~1"
    Warning (13310): Register "uA_reg:inst6|inst" is converted into an equivalent circuit using register "uA_reg:inst6|inst~_emulated" and latch "uA_reg:inst6|inst~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "P37_10" is stuck at VCC
    Warning (13410): Pin "P36_9" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1082 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 1016 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Tue Mar 05 22:09:23 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


