# Generated by Yosys 0.8+461 (git sha1 faf00586, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model simplez
.inputs clk rstn_ini rx
.outputs leds[0] leds[1] leds[2] leds[3] stop tx
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=state[2] I1=state[1] I2=$abc$4498$2\timer_ena[0:0]_new_ I3=$false O=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$2589[0]_new_ I1=ri[8] I2=$false I3=$false O=$abc$4498$2\timer_ena[0:0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=ri[9] I1=ri[10] I2=ri[11] I3=$false O=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$2589[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=RX0.state[0] I1=RX0.state[1] I2=$false I3=$false O=$abc$4498$auto$rtlil.cc:1927:NotGate$4444
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=RX0.state[0] I1=RX0.state[1] I2=$false I3=$false O=RX0.rcv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4498$new_n351_ I1=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1620_new_inv_ I2=$abc$4498$new_n337_ I3=$false O=next_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1558_new_ I1=$abc$4498$new_n338_ I2=$abc$4498$new_n347_ I3=$abc$4498$2\timer_ena[0:0]_new_ O=$abc$4498$new_n337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011100001111
.gate SB_LUT4 I0=TIMER0.divcounter[8] I1=TIMER0.divcounter[13] I2=$abc$4498$new_n339_ I3=$abc$4498$new_n344_ O=$abc$4498$new_n338_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4498$new_n340_ I1=$abc$4498$new_n341_ I2=$abc$4498$new_n342_ I3=$abc$4498$new_n343_ O=$abc$4498$new_n339_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=TIMER0.divcounter[12] I1=TIMER0.divcounter[15] I2=TIMER0.divcounter[18] I3=TIMER0.divcounter[21] O=$abc$4498$new_n340_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=TIMER0.divcounter[7] I1=TIMER0.divcounter[9] I2=TIMER0.divcounter[10] I3=TIMER0.divcounter[11] O=$abc$4498$new_n341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=TIMER0.divcounter[3] I1=TIMER0.divcounter[4] I2=TIMER0.divcounter[5] I3=TIMER0.divcounter[6] O=$abc$4498$new_n342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=TIMER0.divcounter[20] I1=TIMER0.divcounter[0] I2=TIMER0.divcounter[1] I3=TIMER0.divcounter[2] O=$abc$4498$new_n343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=TIMER0.divcounter[14] I1=TIMER0.divcounter[16] I2=TIMER0.divcounter[17] I3=TIMER0.divcounter[19] O=$abc$4498$new_n344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=state[2] I1=state[1] I2=state[0] I3=$false O=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1558_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=flag_z I1=ri[11] I2=$abc$4498$auto$simplemap.cc:309:simplemap_lut$2179[1]_new_ I3=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1776_new_ O=$abc$4498$new_n347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=ri[9] I1=ri[10] I2=$false I3=$false O=$abc$4498$auto$simplemap.cc:309:simplemap_lut$2179[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=state[0] I1=state[2] I2=state[1] I3=$false O=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1776_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=ri[9] I1=ri[10] I2=$false I3=$false O=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1620_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=state[2] I1=state[0] I2=ri[11] I3=state[1] O=$abc$4498$new_n351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101111111111
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$2666[0]_new_ I1=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$2659[1]_new_inv_ I2=$false I3=$false O=next_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$2\timer_ena[0:0]_new_ I2=$abc$4498$new_n354_ I3=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1558_new_ O=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$2666[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=ri[11] I1=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1620_new_inv_ I2=$abc$4498$2\timer_ena[0:0]_new_ I3=state[1] O=$abc$4498$new_n354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$4498$2\next_state[2:0][1]_new_inv_ I1=state[2] I2=state[0] I3=state[1] O=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$2659[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111011001111
.gate SB_LUT4 I0=ri[11] I1=ri[9] I2=ri[10] I3=$false O=$abc$4498$2\next_state[2:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101011
.gate SB_LUT4 I0=state[2] I1=$abc$4498$new_n354_ I2=state[0] I3=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$2666[0]_new_ O=next_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000001
.gate SB_LUT4 I0=TX0.bitc[0] I1=$abc$4498$new_n359_ I2=TX0.state[0] I3=TX0.state[1] O=TX0.next_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011111110000
.gate SB_LUT4 I0=TX0.bitc[2] I1=TX0.bitc[1] I2=TX0.bitc[3] I3=$false O=$abc$4498$new_n359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4498$new_n361_ I1=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I2=$abc$4498$new_n364_ I3=$false O=TX0.next_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=ri[1] I1=tx_ready I2=ri[0] I3=$false O=$abc$4498$new_n361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=TX0.state[0] I1=TX0.state[1] I2=$false I3=$false O=tx_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=ri[4] I1=ri[5] I2=ri[6] I3=ri[7] O=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=ri[2] I1=ri[3] I2=ri[8] I3=$false O=$abc$4498$new_n364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=state[1] I1=state[0] I2=rstn I3=state[2] O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$2951
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111111111111
.gate SB_LUT4 I0=ri[2] I1=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I2=$abc$4498$new_n367_ I3=rstn O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$2978
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=ri[1] I1=ri[0] I2=ri[3] I3=ri[8] O=$abc$4498$new_n367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$3016[1]_new_ I1=rstn I2=$false I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3098
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n367_ I2=ri[2] I3=$false O=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$3016[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3098 I1=RX0.rcv I2=$false I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3014
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$4498$new_n372_ I1=rstn I2=$false I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3026
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1337[0]_new_inv_ I3=$false O=$abc$4498$new_n372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=ri[0] I1=ri[1] I2=$false I3=$false O=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1337[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$3172[1]_new_ I1=rstn I2=$false I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3170
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1283[0]_new_inv_ I3=$false O=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$3172[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=ri[1] I1=ri[0] I2=$false I3=$false O=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1283[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4498$new_n351_ I1=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1620_new_inv_ I2=rstn I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=ri[8] I1=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$2589[0]_new_ I2=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1776_new_ I3=rstn O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3359
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=state[1] I1=state[2] I2=state[0] I3=rstn O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$4498$cp_load_new_ I1=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$3502[1]_new_inv_ I2=rstn I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3476
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:309:simplemap_lut$2179[1]_new_ I1=flag_z I2=ri[11] I3=$abc$4498$new_n382_ O=$abc$4498$cp_load_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=ri[9] I1=ri[10] I2=ri[11] I3=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1776_new_ O=$abc$4498$new_n382_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=state[2] I3=$false O=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$3502[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=cp[0] I1=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$3502[1]_new_inv_ I2=$abc$4498$cp_load_new_ I3=rstn O=$abc$4498$auto$dff2dffe.cc:175:make_patterns_logic$3514
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$4498$new_n386_ I1=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I2=rstn I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=TX0.BAUD0.divcounter[0] I1=TX0.BAUD0.divcounter[1] I2=$abc$4498$new_n387_ I3=$abc$4498$new_n388_ O=$abc$4498$new_n386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=TX0.BAUD0.divcounter[3] I1=TX0.BAUD0.divcounter[4] I2=TX0.BAUD0.divcounter[2] I3=$false O=$abc$4498$new_n387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=TX0.state[0] I1=TX0.BAUD0.divcounter[5] I2=TX0.BAUD0.divcounter[6] I3=TX0.state[1] O=$abc$4498$new_n388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=TX0.state[1] I1=TX0.state[0] I2=$false I3=$false O=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=TX0.bitc[0] I1=$abc$4498$new_n386_ I2=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I3=rstn O=$abc$4498$auto$dff2dffe.cc:175:make_patterns_logic$3640
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$4498$auto$rtlil.cc:1927:NotGate$4366 I1=TIMER0.divcounter[0] I2=$false I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3668
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=rstn I1=TX0.state[0] I2=TX0.state[1] I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3848
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=RX0.baudgen0.clk_out I1=$abc$4498$auto$rtlil.cc:1927:NotGate$4444 I2=$false I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3866
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$4498$new_n395_ I1=RX0.baudgen0.divcounter[0] I2=RX0.baudgen0.divcounter[1] I3=$false O=RX0.baudgen0.clk_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=RX0.baudgen0.divcounter[4] I1=RX0.baudgen0.divcounter[5] I2=RX0.baudgen0.divcounter[6] I3=$abc$4498$new_n396_ O=$abc$4498$new_n395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=RX0.baudgen0.divcounter[2] I1=RX0.baudgen0.divcounter[3] I2=RX0.state[1] I3=RX0.state[0] O=$abc$4498$new_n396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4498$auto$rtlil.cc:1927:NotGate$4444 I1=RX0.bitc[0] I2=RX0.baudgen0.clk_out I3=$false O=$abc$4498$auto$dff2dffe.cc:175:make_patterns_logic$3896
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=RX0.state[0] I1=RX0.state[1] I2=rstn I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3972
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$4498$auto$rtlil.cc:1927:NotGate$4444 I1=rstn I2=RX0.rx_r I3=$false O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$4044
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=TX0.BAUD0.divcounter[0] I1=TX0.state[0] I2=TX0.state[1] I3=rstn O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$4068
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101111111111
.gate SB_LUT4 I0=RX0.baudgen0.divcounter[0] I1=RX0.state[1] I2=RX0.state[0] I3=rstn O=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$4082
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$4498$new_n403_ I1=$abc$4498$new_n414_ I2=$abc$4498$alu_op2_new_ I3=$abc$4498$new_n408_ O=alu_out[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=$abc$4498$new_n404_ I1=$abc$4498$new_n405_ I2=$abc$4498$new_n406_ I3=$abc$4498$ROM.cs_new_inv_ O=$abc$4498$new_n403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1283[0]_new_inv_ I3=pant_status[0] O=$abc$4498$new_n404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n367_ I2=ri[2] I3=tecl_data[0] O=$abc$4498$new_n405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1337[0]_new_inv_ I3=tecl_status[0] O=$abc$4498$new_n406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=state[0] I1=state[1] I2=state[2] I3=$abc$4498$auto$alumacc.cc:491:replace_alu$877[8] O=$abc$4498$ROM.cs_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$4498$sub$simplez.v:186$18_Y[0] I1=$abc$4498$alu_dec_new_ I2=$abc$4498$new_n411_ I3=$abc$4498$new_n409_ O=$abc$4498$new_n408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$4498$new_n351_ I1=ri[10] I2=ri[9] I3=$false O=$abc$4498$new_n409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=ri[9] I1=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1776_new_ I2=ri[10] I3=ri[11] O=$abc$4498$alu_dec_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=ri[9] I1=$abc$4498$add$simplez.v:183$17_Y[0] I2=ri[10] I3=$abc$4498$new_n412_ O=$abc$4498$new_n411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=state[2] I1=ri[11] I2=state[0] I3=state[1] O=$abc$4498$new_n412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ri[10] I1=ri[9] I2=$abc$4498$new_n412_ I3=$false O=$abc$4498$alu_op2_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ROM.data_out[0] I2=$false I3=$false O=$abc$4498$new_n414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n416_ I1=$abc$4498$new_n423_ I2=$abc$4498$alu_op2_new_ I3=$abc$4498$2\alu_out[11:0][1]_new_inv_ O=alu_out[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$4498$new_n417_ I1=$abc$4498$new_n418_ I2=$abc$4498$new_n419_ I3=$abc$4498$ROM.cs_new_inv_ O=$abc$4498$new_n416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1283[0]_new_inv_ I3=pant_status[1] O=$abc$4498$new_n417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n367_ I2=ri[2] I3=tecl_data[1] O=$abc$4498$new_n418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1337[0]_new_inv_ I3=tecl_status[1] O=$abc$4498$new_n419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$alu_add_new_ I1=$abc$4498$add$simplez.v:183$17_Y[1] I2=$abc$4498$alu_dec_new_ I3=$abc$4498$auto$simplemap.cc:309:simplemap_lut$2854_new_ O=$abc$4498$2\alu_out[11:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=ri[9] I1=$abc$4498$new_n412_ I2=ri[10] I3=$false O=$abc$4498$alu_add_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=reg_a[1] I1=reg_a[0] I2=$false I3=$false O=$abc$4498$auto$simplemap.cc:309:simplemap_lut$2854_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ROM.data_out[1] I2=$false I3=$false O=$abc$4498$new_n423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4498$new_n425_ I1=$abc$4498$new_n430_ I2=$abc$4498$alu_op2_new_ I3=$abc$4498$2\alu_out[11:0][2]_new_inv_ O=alu_out[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$4498$new_n426_ I1=$abc$4498$new_n427_ I2=$abc$4498$new_n428_ I3=$abc$4498$ROM.cs_new_inv_ O=$abc$4498$new_n425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1283[0]_new_inv_ I3=pant_status[2] O=$abc$4498$new_n426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1337[0]_new_inv_ I3=tecl_status[2] O=$abc$4498$new_n427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n367_ I2=ri[2] I3=tecl_data[2] O=$abc$4498$new_n428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$alu_add_new_ I1=$abc$4498$add$simplez.v:183$17_Y[2] I2=$abc$4498$alu_dec_new_ I3=$abc$4498$sub$simplez.v:186$18_Y[2] O=$abc$4498$2\alu_out[11:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ROM.data_out[2] I2=$false I3=$false O=$abc$4498$new_n430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4498$new_n432_ I1=$abc$4498$new_n437_ I2=$abc$4498$alu_op2_new_ I3=$abc$4498$2\alu_out[11:0][3]_new_inv_ O=alu_out[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$4498$new_n433_ I1=$abc$4498$new_n434_ I2=$abc$4498$new_n435_ I3=$abc$4498$ROM.cs_new_inv_ O=$abc$4498$new_n432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1283[0]_new_inv_ I3=pant_status[3] O=$abc$4498$new_n433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n367_ I2=ri[2] I3=tecl_data[3] O=$abc$4498$new_n434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1337[0]_new_inv_ I3=tecl_status[3] O=$abc$4498$new_n435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$alu_add_new_ I1=$abc$4498$add$simplez.v:183$17_Y[3] I2=$abc$4498$alu_dec_new_ I3=$abc$4498$sub$simplez.v:186$18_Y[3] O=$abc$4498$2\alu_out[11:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ROM.data_out[3] I2=$false I3=$false O=$abc$4498$new_n437_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4498$new_n439_ I1=$abc$4498$new_n444_ I2=$abc$4498$alu_op2_new_ I3=$abc$4498$2\alu_out[11:0][4]_new_inv_ O=alu_out[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$4498$new_n440_ I1=$abc$4498$new_n441_ I2=$abc$4498$new_n442_ I3=$abc$4498$ROM.cs_new_inv_ O=$abc$4498$new_n439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1337[0]_new_inv_ I3=tecl_status[4] O=$abc$4498$new_n440_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1283[0]_new_inv_ I3=pant_status[4] O=$abc$4498$new_n441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n367_ I2=ri[2] I3=tecl_data[4] O=$abc$4498$new_n442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$alu_add_new_ I1=$abc$4498$add$simplez.v:183$17_Y[4] I2=$abc$4498$alu_dec_new_ I3=$abc$4498$sub$simplez.v:186$18_Y[4] O=$abc$4498$2\alu_out[11:0][4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ROM.data_out[4] I2=$false I3=$false O=$abc$4498$new_n444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=alu_in[5] I1=$abc$4498$alu_op2_new_ I2=$abc$4498$2\alu_out[11:0][5]_new_inv_ I3=$false O=alu_out[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$4498$new_n448_ I1=$abc$4498$new_n447_ I2=ROM.data_out[5] I3=$abc$4498$ROM.cs_new_inv_ O=alu_in[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=pant_status[5] I1=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$3172[1]_new_ I2=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$3016[1]_new_ I3=tecl_data[5] O=$abc$4498$new_n447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4498$new_n372_ I1=tecl_status[5] I2=$false I3=$false O=$abc$4498$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$4498$alu_add_new_ I1=$abc$4498$add$simplez.v:183$17_Y[5] I2=$abc$4498$alu_dec_new_ I3=$abc$4498$sub$simplez.v:186$18_Y[5] O=$abc$4498$2\alu_out[11:0][5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4498$new_n451_ I1=$abc$4498$new_n456_ I2=$abc$4498$alu_op2_new_ I3=$abc$4498$2\alu_out[11:0][6]_new_inv_ O=alu_out[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$4498$new_n452_ I1=$abc$4498$new_n453_ I2=$abc$4498$new_n454_ I3=$abc$4498$ROM.cs_new_inv_ O=$abc$4498$new_n451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1337[0]_new_inv_ I3=tecl_status[6] O=$abc$4498$new_n452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n367_ I2=ri[2] I3=tecl_data[6] O=$abc$4498$new_n453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1283[0]_new_inv_ I3=pant_status[6] O=$abc$4498$new_n454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$alu_add_new_ I1=$abc$4498$add$simplez.v:183$17_Y[6] I2=$abc$4498$alu_dec_new_ I3=$abc$4498$sub$simplez.v:186$18_Y[6] O=$abc$4498$2\alu_out[11:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ROM.data_out[6] I2=$false I3=$false O=$abc$4498$new_n456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n458_ I1=$abc$4498$new_n463_ I2=$abc$4498$alu_op2_new_ I3=$abc$4498$2\alu_out[11:0][7]_new_inv_ O=alu_out[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$4498$new_n459_ I1=$abc$4498$new_n460_ I2=$abc$4498$new_n461_ I3=$abc$4498$ROM.cs_new_inv_ O=$abc$4498$new_n458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1283[0]_new_inv_ I3=pant_status[7] O=$abc$4498$new_n459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n367_ I2=ri[2] I3=tecl_data[7] O=$abc$4498$new_n460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1233[1]_new_inv_ I1=$abc$4498$new_n364_ I2=$abc$4498$auto$simplemap.cc:127:simplemap_reduce$1337[0]_new_inv_ I3=tecl_status[7] O=$abc$4498$new_n461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$alu_add_new_ I1=$abc$4498$add$simplez.v:183$17_Y[7] I2=$abc$4498$alu_dec_new_ I3=$abc$4498$sub$simplez.v:186$18_Y[7] O=$abc$4498$2\alu_out[11:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ROM.data_out[7] I2=$false I3=$false O=$abc$4498$new_n463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$alu_dec_new_ I1=$abc$4498$sub$simplez.v:186$18_Y[8] I2=$abc$4498$new_n465_ I3=$false O=alu_out[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$4498$alu_add_new_ I1=$abc$4498$add$simplez.v:183$17_Y[8] I2=$abc$4498$alu_op2_new_ I3=alu_in[8] O=$abc$4498$new_n465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ROM.data_out[8] I2=$false I3=$false O=alu_in[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$alu_dec_new_ I1=$abc$4498$sub$simplez.v:186$18_Y[9] I2=$abc$4498$new_n468_ I3=$false O=alu_out[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$4498$alu_add_new_ I1=$abc$4498$add$simplez.v:183$17_Y[9] I2=$abc$4498$alu_op2_new_ I3=alu_in[9] O=$abc$4498$new_n468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ROM.data_out[9] I2=$false I3=$false O=alu_in[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$alu_dec_new_ I1=$abc$4498$sub$simplez.v:186$18_Y[10] I2=$abc$4498$new_n471_ I3=$false O=alu_out[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$4498$alu_add_new_ I1=$abc$4498$add$simplez.v:183$17_Y[10] I2=$abc$4498$alu_op2_new_ I3=alu_in[10] O=$abc$4498$new_n471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ROM.data_out[10] I2=$false I3=$false O=alu_in[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$alu_dec_new_ I1=$abc$4498$sub$simplez.v:186$18_Y[11] I2=$abc$4498$new_n474_ I3=$false O=alu_out[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$4498$alu_add_new_ I1=$abc$4498$add$simplez.v:183$17_Y[11] I2=$abc$4498$alu_op2_new_ I3=alu_in[11] O=$abc$4498$new_n474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ROM.data_out[11] I2=$false I3=$false O=alu_in[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n477_ I1=$abc$4498$auto$simplemap.cc:168:logic_reduce$1161[1]_new_inv_ I2=$abc$4498$auto$simplemap.cc:168:logic_reduce$1168[2]_new_inv_ I3=$abc$4498$new_n480_ O=$abc$4498$eq$simplez.v:199$21_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$4498$alu_op2_new_ I1=alu_in[5] I2=alu_out[6] I3=$abc$4498$2\alu_out[11:0][5]_new_inv_ O=$abc$4498$new_n477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=alu_out[2] I1=alu_out[3] I2=$false I3=$false O=$abc$4498$auto$simplemap.cc:168:logic_reduce$1161[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=alu_out[8] I1=alu_out[9] I2=alu_out[10] I3=alu_out[11] O=$abc$4498$auto$simplemap.cc:168:logic_reduce$1168[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=alu_out[0] I1=alu_out[1] I2=alu_out[4] I3=alu_out[7] O=$abc$4498$new_n480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=cp[0] I1=ri[0] I2=$abc$4498$cp_sel_new_inv_ I3=$false O=ROM.addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=ri[10] I1=ri[9] I2=ri[11] I3=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1776_new_ O=$abc$4498$cp_sel_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=cp[1] I1=ri[1] I2=$abc$4498$cp_sel_new_inv_ I3=$false O=ROM.addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cp[2] I1=ri[2] I2=$abc$4498$cp_sel_new_inv_ I3=$false O=ROM.addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cp[3] I1=ri[3] I2=$abc$4498$cp_sel_new_inv_ I3=$false O=ROM.addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cp[4] I1=ri[4] I2=$abc$4498$cp_sel_new_inv_ I3=$false O=ROM.addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cp[5] I1=ri[5] I2=$abc$4498$cp_sel_new_inv_ I3=$false O=ROM.addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cp[6] I1=ri[6] I2=$abc$4498$cp_sel_new_inv_ I3=$false O=ROM.addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cp[7] I1=ri[7] I2=$abc$4498$cp_sel_new_inv_ I3=$false O=ROM.addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cp[8] I1=ri[8] I2=$abc$4498$cp_sel_new_inv_ I3=$false O=ROM.addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$4498$new_n403_ I1=$abc$4498$new_n414_ I2=$false I3=$false O=alu_in[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$4498$new_n416_ I1=$abc$4498$new_n423_ I2=$false I3=$false O=alu_in[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4498$new_n425_ I1=$abc$4498$new_n430_ I2=$false I3=$false O=alu_in[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4498$new_n432_ I1=$abc$4498$new_n437_ I2=$false I3=$false O=alu_in[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4498$new_n439_ I1=$abc$4498$new_n444_ I2=$false I3=$false O=alu_in[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4498$new_n451_ I1=$abc$4498$new_n456_ I2=$false I3=$false O=alu_in[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$4498$new_n458_ I1=$abc$4498$new_n463_ I2=$false I3=$false O=alu_in[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$4498$add$simplez.v:110$7_Y[0] I1=ri[0] I2=$abc$4498$cp_load_new_ I3=$false O=$abc$4498$procmux$763_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=cp[1] I1=ri[1] I2=$abc$4498$cp_load_new_ I3=$false O=$abc$4498$procmux$763_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$4498$add$simplez.v:110$7_Y[2] I1=ri[2] I2=$abc$4498$cp_load_new_ I3=$false O=$abc$4498$procmux$763_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$4498$add$simplez.v:110$7_Y[3] I1=ri[3] I2=$abc$4498$cp_load_new_ I3=$false O=$abc$4498$procmux$763_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$4498$add$simplez.v:110$7_Y[4] I1=ri[4] I2=$abc$4498$cp_load_new_ I3=$false O=$abc$4498$procmux$763_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$4498$add$simplez.v:110$7_Y[5] I1=ri[5] I2=$abc$4498$cp_load_new_ I3=$false O=$abc$4498$procmux$763_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$4498$add$simplez.v:110$7_Y[6] I1=ri[6] I2=$abc$4498$cp_load_new_ I3=$false O=$abc$4498$procmux$763_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$4498$add$simplez.v:110$7_Y[7] I1=ri[7] I2=$abc$4498$cp_load_new_ I3=$false O=$abc$4498$procmux$763_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$4498$add$simplez.v:110$7_Y[8] I1=ri[8] I2=$abc$4498$cp_load_new_ I3=$false O=$abc$4498$procmux$763_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[0] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[2] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[3] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[4] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[5] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[6] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[7] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[8] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[9] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[10] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[11] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[12] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[13] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[14] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[15] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[16] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[17] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[18] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[19] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[20] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$new_n338_ I1=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[21] I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I1=TX0.shifter[1] I2=$false I3=$false O=$abc$4498$techmap\TX0.$procmux$286_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I1=TX0.shifter[2] I2=$false I3=$false O=$abc$4498$techmap\TX0.$procmux$286_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=TX0.shifter[3] I1=TX0.data_r[0] I2=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I3=$false O=$abc$4498$techmap\TX0.$procmux$286_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=TX0.shifter[4] I1=TX0.data_r[1] I2=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I3=$false O=$abc$4498$techmap\TX0.$procmux$286_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=TX0.shifter[5] I1=TX0.data_r[2] I2=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I3=$false O=$abc$4498$techmap\TX0.$procmux$286_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=TX0.shifter[6] I1=TX0.data_r[3] I2=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I3=$false O=$abc$4498$techmap\TX0.$procmux$286_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=TX0.shifter[7] I1=TX0.data_r[4] I2=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I3=$false O=$abc$4498$techmap\TX0.$procmux$286_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=TX0.shifter[8] I1=TX0.data_r[5] I2=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I3=$false O=$abc$4498$techmap\TX0.$procmux$286_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=TX0.shifter[9] I1=TX0.data_r[6] I2=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I3=$false O=$abc$4498$techmap\TX0.$procmux$286_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=TX0.data_r[7] I1=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I2=$false I3=$false O=$abc$4498$techmap\TX0.$procmux$286_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I1=$abc$4498$techmap\TX0.$add$peripherals/uart_tx.v:88$171_Y[0] I2=$false I3=$false O=$abc$4498$techmap\TX0.$procmux$278_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I1=TX0.bitc[1] I2=$false I3=$false O=$abc$4498$techmap\TX0.$procmux$278_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I1=$abc$4498$techmap\TX0.$add$peripherals/uart_tx.v:88$171_Y[2] I2=$false I3=$false O=$abc$4498$techmap\TX0.$procmux$278_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$techmap\TX0.$eq$peripherals/uart_tx.v:75$162_Y_new_inv_ I1=$abc$4498$techmap\TX0.$add$peripherals/uart_tx.v:88$171_Y[3] I2=$false I3=$false O=$abc$4498$techmap\TX0.$procmux$278_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$4498$auto$wreduce.cc:454:run$837[0] I1=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$4084[3]_new_ I2=RX0.state[1] I3=RX0.state[0] O=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=RX0.baudgen0.divcounter[3] I1=$abc$4498$new_n544_ I2=RX0.baudgen0.divcounter[0] I3=RX0.baudgen0.divcounter[1] O=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$4084[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=RX0.baudgen0.divcounter[4] I1=RX0.baudgen0.divcounter[2] I2=RX0.baudgen0.divcounter[5] I3=RX0.baudgen0.divcounter[6] O=$abc$4498$new_n544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=RX0.state[1] I1=RX0.state[0] I2=RX0.baudgen0.divcounter[1] I3=$false O=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=$abc$4498$auto$wreduce.cc:454:run$837[2] I1=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$4084[3]_new_ I2=RX0.state[1] I3=RX0.state[0] O=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$4084[3]_new_ I1=RX0.state[1] I2=RX0.state[0] I3=$abc$4498$auto$wreduce.cc:454:run$837[3] O=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$4084[3]_new_ I1=RX0.state[1] I2=RX0.state[0] I3=$abc$4498$auto$wreduce.cc:454:run$837[4] O=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4498$auto$wreduce.cc:454:run$837[5] I1=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$4084[3]_new_ I2=RX0.state[1] I3=RX0.state[0] O=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$4498$auto$wreduce.cc:454:run$837[6] I1=$abc$4498$auto$simplemap.cc:250:simplemap_eqne$4084[3]_new_ I2=RX0.state[1] I3=RX0.state[0] O=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$4498$new_n552_ I1=$abc$4498$auto$wreduce.cc:454:run$838[0] I2=TX0.state[1] I3=TX0.state[0] O=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001001111
.gate SB_LUT4 I0=$abc$4498$new_n553_ I1=TX0.BAUD0.divcounter[2] I2=TX0.BAUD0.divcounter[5] I3=TX0.BAUD0.divcounter[6] O=$abc$4498$new_n552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=TX0.BAUD0.divcounter[3] I1=TX0.BAUD0.divcounter[4] I2=TX0.BAUD0.divcounter[0] I3=TX0.BAUD0.divcounter[1] O=$abc$4498$new_n553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=TX0.state[0] I1=TX0.state[1] I2=TX0.BAUD0.divcounter[1] I3=$false O=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10011111
.gate SB_LUT4 I0=$abc$4498$new_n552_ I1=$abc$4498$auto$wreduce.cc:454:run$838[2] I2=TX0.state[1] I3=TX0.state[0] O=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001001111
.gate SB_LUT4 I0=$abc$4498$new_n552_ I1=TX0.state[0] I2=TX0.state[1] I3=$abc$4498$auto$wreduce.cc:454:run$838[3] O=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$abc$4498$new_n552_ I1=TX0.state[0] I2=TX0.state[1] I3=$abc$4498$auto$wreduce.cc:454:run$838[4] O=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$abc$4498$new_n552_ I1=$abc$4498$auto$wreduce.cc:454:run$838[5] I2=TX0.state[1] I3=TX0.state[0] O=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001001111
.gate SB_LUT4 I0=$abc$4498$new_n552_ I1=$abc$4498$auto$wreduce.cc:454:run$838[6] I2=TX0.state[1] I3=TX0.state[0] O=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001001111
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1522_new_ I1=RX0.state[1] I2=RX0.state[0] I3=$false O=RX0.next_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=RX0.bitc[0] I1=RX0.bitc[2] I2=RX0.bitc[1] I3=RX0.bitc[3] O=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1522_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1522_new_ I1=RX0.state[1] I2=RX0.state[0] I3=$false O=RX0.next_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=$abc$4498$ROM.cs_new_inv_ I1=ri[11] I2=$abc$4498$auto$simplemap.cc:309:simplemap_lut$2179[1]_new_ I3=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1776_new_ O=$abc$4498$techmap$techmap1038\ROM.ram.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$1037_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=ri[11] I1=$abc$4498$auto$simplemap.cc:309:simplemap_lut$2179[1]_new_ I2=$abc$4498$auto$simplemap.cc:309:simplemap_lut$1776_new_ I3=$abc$4498$ROM.cs_new_inv_ O=$abc$4498$techmap\ROM.$and$genram.v:39$188_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=rstn I1=$false I2=$false I3=$false O=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=TIMER0.divcounter[1] I1=$false I2=$false I3=$false O=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=RX0.bitc[1] I1=$false I2=$false I3=$false O=$abc$4498$auto$simplemap.cc:309:simplemap_lut$2870[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_CARRY CI=ri[3] CO=$auto$alumacc.cc:474:replace_alu$875.C[5] I0=ri[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$875.C[5] CO=$auto$alumacc.cc:474:replace_alu$875.C[6] I0=ri[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$875.C[6] CO=$auto$alumacc.cc:474:replace_alu$875.C[7] I0=ri[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$875.C[7] CO=$auto$alumacc.cc:474:replace_alu$875.C[8] I0=ri[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$875.C[8] CO=$abc$4498$auto$alumacc.cc:491:replace_alu$877[8] I0=ri[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:248|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=cp[0] I3=$false O=$abc$4498$add$simplez.v:110$7_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cp[0] CO=$auto$alumacc.cc:474:replace_alu$880.C[2] I0=$false I1=cp[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cp[2] I3=$auto$alumacc.cc:474:replace_alu$880.C[2] O=$abc$4498$add$simplez.v:110$7_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$880.C[2] CO=$auto$alumacc.cc:474:replace_alu$880.C[3] I0=$false I1=cp[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cp[3] I3=$auto$alumacc.cc:474:replace_alu$880.C[3] O=$abc$4498$add$simplez.v:110$7_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$880.C[3] CO=$auto$alumacc.cc:474:replace_alu$880.C[4] I0=$false I1=cp[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cp[4] I3=$auto$alumacc.cc:474:replace_alu$880.C[4] O=$abc$4498$add$simplez.v:110$7_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$880.C[4] CO=$auto$alumacc.cc:474:replace_alu$880.C[5] I0=$false I1=cp[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cp[5] I3=$auto$alumacc.cc:474:replace_alu$880.C[5] O=$abc$4498$add$simplez.v:110$7_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$880.C[5] CO=$auto$alumacc.cc:474:replace_alu$880.C[6] I0=$false I1=cp[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cp[6] I3=$auto$alumacc.cc:474:replace_alu$880.C[6] O=$abc$4498$add$simplez.v:110$7_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$880.C[6] CO=$auto$alumacc.cc:474:replace_alu$880.C[7] I0=$false I1=cp[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cp[7] I3=$auto$alumacc.cc:474:replace_alu$880.C[7] O=$abc$4498$add$simplez.v:110$7_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$880.C[7] CO=$auto$alumacc.cc:474:replace_alu$880.C[8] I0=$false I1=cp[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cp[8] I3=$auto$alumacc.cc:474:replace_alu$880.C[8] O=$abc$4498$add$simplez.v:110$7_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:110|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=reg_a[0] I2=alu_in[0] I3=$false O=$abc$4498$add$simplez.v:183$17_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$883.C[1] I0=reg_a[0] I1=alu_in[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[10] I2=alu_in[10] I3=$auto$alumacc.cc:474:replace_alu$883.C[10] O=$abc$4498$add$simplez.v:183$17_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$883.C[10] CO=$auto$alumacc.cc:474:replace_alu$883.C[11] I0=reg_a[10] I1=alu_in[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[11] I2=alu_in[11] I3=$auto$alumacc.cc:474:replace_alu$883.C[11] O=$abc$4498$add$simplez.v:183$17_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=reg_a[1] I2=alu_in[1] I3=$auto$alumacc.cc:474:replace_alu$883.C[1] O=$abc$4498$add$simplez.v:183$17_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$883.C[1] CO=$auto$alumacc.cc:474:replace_alu$883.C[2] I0=reg_a[1] I1=alu_in[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[2] I2=alu_in[2] I3=$auto$alumacc.cc:474:replace_alu$883.C[2] O=$abc$4498$add$simplez.v:183$17_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$883.C[2] CO=$auto$alumacc.cc:474:replace_alu$883.C[3] I0=reg_a[2] I1=alu_in[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[3] I2=alu_in[3] I3=$auto$alumacc.cc:474:replace_alu$883.C[3] O=$abc$4498$add$simplez.v:183$17_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$883.C[3] CO=$auto$alumacc.cc:474:replace_alu$883.C[4] I0=reg_a[3] I1=alu_in[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[4] I2=alu_in[4] I3=$auto$alumacc.cc:474:replace_alu$883.C[4] O=$abc$4498$add$simplez.v:183$17_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$883.C[4] CO=$auto$alumacc.cc:474:replace_alu$883.C[5] I0=reg_a[4] I1=alu_in[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[5] I2=alu_in[5] I3=$auto$alumacc.cc:474:replace_alu$883.C[5] O=$abc$4498$add$simplez.v:183$17_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$883.C[5] CO=$auto$alumacc.cc:474:replace_alu$883.C[6] I0=reg_a[5] I1=alu_in[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[6] I2=alu_in[6] I3=$auto$alumacc.cc:474:replace_alu$883.C[6] O=$abc$4498$add$simplez.v:183$17_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$883.C[6] CO=$auto$alumacc.cc:474:replace_alu$883.C[7] I0=reg_a[6] I1=alu_in[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[7] I2=alu_in[7] I3=$auto$alumacc.cc:474:replace_alu$883.C[7] O=$abc$4498$add$simplez.v:183$17_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$883.C[7] CO=$auto$alumacc.cc:474:replace_alu$883.C[8] I0=reg_a[7] I1=alu_in[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[8] I2=alu_in[8] I3=$auto$alumacc.cc:474:replace_alu$883.C[8] O=$abc$4498$add$simplez.v:183$17_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$883.C[8] CO=$auto$alumacc.cc:474:replace_alu$883.C[9] I0=reg_a[8] I1=alu_in[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[9] I2=alu_in[9] I3=$auto$alumacc.cc:474:replace_alu$883.C[9] O=$abc$4498$add$simplez.v:183$17_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$883.C[9] CO=$auto$alumacc.cc:474:replace_alu$883.C[10] I0=reg_a[9] I1=alu_in[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:183|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[0] I2=$false I3=$true O=$abc$4498$sub$simplez.v:186$18_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=reg_a[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$886.C[10] O=$abc$4498$sub$simplez.v:186$18_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$886.C[10] CO=$auto$alumacc.cc:474:replace_alu$886.C[11] I0=reg_a[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$886.C[11] O=$abc$4498$sub$simplez.v:186$18_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=reg_a[0] CO=$auto$alumacc.cc:474:replace_alu$886.C[2] I0=reg_a[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$886.C[2] O=$abc$4498$sub$simplez.v:186$18_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$886.C[2] CO=$auto$alumacc.cc:474:replace_alu$886.C[3] I0=reg_a[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$886.C[3] O=$abc$4498$sub$simplez.v:186$18_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$886.C[3] CO=$auto$alumacc.cc:474:replace_alu$886.C[4] I0=reg_a[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$886.C[4] O=$abc$4498$sub$simplez.v:186$18_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$886.C[4] CO=$auto$alumacc.cc:474:replace_alu$886.C[5] I0=reg_a[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$886.C[5] O=$abc$4498$sub$simplez.v:186$18_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$886.C[5] CO=$auto$alumacc.cc:474:replace_alu$886.C[6] I0=reg_a[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$886.C[6] O=$abc$4498$sub$simplez.v:186$18_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$886.C[6] CO=$auto$alumacc.cc:474:replace_alu$886.C[7] I0=reg_a[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$886.C[7] O=$abc$4498$sub$simplez.v:186$18_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$886.C[7] CO=$auto$alumacc.cc:474:replace_alu$886.C[8] I0=reg_a[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$886.C[8] O=$abc$4498$sub$simplez.v:186$18_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$886.C[8] CO=$auto$alumacc.cc:474:replace_alu$886.C[9] I0=reg_a[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=reg_a[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$886.C[9] O=$abc$4498$sub$simplez.v:186$18_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$886.C[9] CO=$auto$alumacc.cc:474:replace_alu$886.C[10] I0=reg_a[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:186|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=RX0.bitc[0] I3=$false O=$auto$wreduce.cc:454:run$836[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=RX0.bitc[0] CO=$auto$alumacc.cc:474:replace_alu$889.C[2] I0=$false I1=RX0.bitc[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RX0.bitc[2] I3=$auto$alumacc.cc:474:replace_alu$889.C[2] O=$auto$wreduce.cc:454:run$836[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$889.C[2] CO=$auto$alumacc.cc:474:replace_alu$889.C[3] I0=$false I1=RX0.bitc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RX0.bitc[3] I3=$auto$alumacc.cc:474:replace_alu$889.C[3] O=$auto$wreduce.cc:454:run$836[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:67|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=RX0.baudgen0.divcounter[0] I3=$false O=$abc$4498$auto$wreduce.cc:454:run$837[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:59|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=RX0.baudgen0.divcounter[0] CO=$auto$alumacc.cc:474:replace_alu$892.C[2] I0=$false I1=RX0.baudgen0.divcounter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:59|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RX0.baudgen0.divcounter[2] I3=$auto$alumacc.cc:474:replace_alu$892.C[2] O=$abc$4498$auto$wreduce.cc:454:run$837[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:59|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$892.C[2] CO=$auto$alumacc.cc:474:replace_alu$892.C[3] I0=$false I1=RX0.baudgen0.divcounter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:59|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RX0.baudgen0.divcounter[3] I3=$auto$alumacc.cc:474:replace_alu$892.C[3] O=$abc$4498$auto$wreduce.cc:454:run$837[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:59|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$892.C[3] CO=$auto$alumacc.cc:474:replace_alu$892.C[4] I0=$false I1=RX0.baudgen0.divcounter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:59|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RX0.baudgen0.divcounter[4] I3=$auto$alumacc.cc:474:replace_alu$892.C[4] O=$abc$4498$auto$wreduce.cc:454:run$837[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:59|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$892.C[4] CO=$auto$alumacc.cc:474:replace_alu$892.C[5] I0=$false I1=RX0.baudgen0.divcounter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:59|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RX0.baudgen0.divcounter[5] I3=$auto$alumacc.cc:474:replace_alu$892.C[5] O=$abc$4498$auto$wreduce.cc:454:run$837[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:59|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$892.C[5] CO=$auto$alumacc.cc:474:replace_alu$892.C[6] I0=$false I1=RX0.baudgen0.divcounter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:59|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=RX0.baudgen0.divcounter[6] I3=$auto$alumacc.cc:474:replace_alu$892.C[6] O=$abc$4498$auto$wreduce.cc:454:run$837[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:59|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=TIMER0.divcounter[0] I3=$false O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[10] I3=$auto$alumacc.cc:474:replace_alu$895.C[10] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[10] CO=$auto$alumacc.cc:474:replace_alu$895.C[11] I0=$false I1=TIMER0.divcounter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[11] I3=$auto$alumacc.cc:474:replace_alu$895.C[11] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[11] CO=$auto$alumacc.cc:474:replace_alu$895.C[12] I0=$false I1=TIMER0.divcounter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[12] I3=$auto$alumacc.cc:474:replace_alu$895.C[12] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[12] CO=$auto$alumacc.cc:474:replace_alu$895.C[13] I0=$false I1=TIMER0.divcounter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[13] I3=$auto$alumacc.cc:474:replace_alu$895.C[13] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[13] CO=$auto$alumacc.cc:474:replace_alu$895.C[14] I0=$false I1=TIMER0.divcounter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[14] I3=$auto$alumacc.cc:474:replace_alu$895.C[14] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[14] CO=$auto$alumacc.cc:474:replace_alu$895.C[15] I0=$false I1=TIMER0.divcounter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[15] I3=$auto$alumacc.cc:474:replace_alu$895.C[15] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[15] CO=$auto$alumacc.cc:474:replace_alu$895.C[16] I0=$false I1=TIMER0.divcounter[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[16] I3=$auto$alumacc.cc:474:replace_alu$895.C[16] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[16] CO=$auto$alumacc.cc:474:replace_alu$895.C[17] I0=$false I1=TIMER0.divcounter[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[17] I3=$auto$alumacc.cc:474:replace_alu$895.C[17] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[17] CO=$auto$alumacc.cc:474:replace_alu$895.C[18] I0=$false I1=TIMER0.divcounter[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[18] I3=$auto$alumacc.cc:474:replace_alu$895.C[18] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[18] CO=$auto$alumacc.cc:474:replace_alu$895.C[19] I0=$false I1=TIMER0.divcounter[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[19] I3=$auto$alumacc.cc:474:replace_alu$895.C[19] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[19] CO=$auto$alumacc.cc:474:replace_alu$895.C[20] I0=$false I1=TIMER0.divcounter[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=TIMER0.divcounter[0] CO=$auto$alumacc.cc:474:replace_alu$895.C[2] I0=$false I1=TIMER0.divcounter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[20] I3=$auto$alumacc.cc:474:replace_alu$895.C[20] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[20] CO=$auto$alumacc.cc:474:replace_alu$895.C[21] I0=$false I1=TIMER0.divcounter[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[21] I3=$auto$alumacc.cc:474:replace_alu$895.C[21] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[2] I3=$auto$alumacc.cc:474:replace_alu$895.C[2] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[2] CO=$auto$alumacc.cc:474:replace_alu$895.C[3] I0=$false I1=TIMER0.divcounter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[3] I3=$auto$alumacc.cc:474:replace_alu$895.C[3] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[3] CO=$auto$alumacc.cc:474:replace_alu$895.C[4] I0=$false I1=TIMER0.divcounter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[4] I3=$auto$alumacc.cc:474:replace_alu$895.C[4] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[4] CO=$auto$alumacc.cc:474:replace_alu$895.C[5] I0=$false I1=TIMER0.divcounter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[5] I3=$auto$alumacc.cc:474:replace_alu$895.C[5] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[5] CO=$auto$alumacc.cc:474:replace_alu$895.C[6] I0=$false I1=TIMER0.divcounter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[6] I3=$auto$alumacc.cc:474:replace_alu$895.C[6] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[6] CO=$auto$alumacc.cc:474:replace_alu$895.C[7] I0=$false I1=TIMER0.divcounter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[7] I3=$auto$alumacc.cc:474:replace_alu$895.C[7] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[7] CO=$auto$alumacc.cc:474:replace_alu$895.C[8] I0=$false I1=TIMER0.divcounter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[8] I3=$auto$alumacc.cc:474:replace_alu$895.C[8] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[8] CO=$auto$alumacc.cc:474:replace_alu$895.C[9] I0=$false I1=TIMER0.divcounter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TIMER0.divcounter[9] I3=$auto$alumacc.cc:474:replace_alu$895.C[9] O=$abc$4498$techmap\TIMER0.$add$peripherals/dividerp1.v:34$180_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$895.C[9] CO=$auto$alumacc.cc:474:replace_alu$895.C[10] I0=$false I1=TIMER0.divcounter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:34|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=TX0.bitc[0] I3=$false O=$abc$4498$techmap\TX0.$add$peripherals/uart_tx.v:88$171_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=TX0.bitc[0] CO=$auto$alumacc.cc:474:replace_alu$898.C[2] I0=$false I1=TX0.bitc[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TX0.bitc[2] I3=$auto$alumacc.cc:474:replace_alu$898.C[2] O=$abc$4498$techmap\TX0.$add$peripherals/uart_tx.v:88$171_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$898.C[2] CO=$auto$alumacc.cc:474:replace_alu$898.C[3] I0=$false I1=TX0.bitc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TX0.bitc[3] I3=$auto$alumacc.cc:474:replace_alu$898.C[3] O=$abc$4498$techmap\TX0.$add$peripherals/uart_tx.v:88$171_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=TX0.BAUD0.divcounter[0] I3=$false O=$abc$4498$auto$wreduce.cc:454:run$838[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=TX0.BAUD0.divcounter[0] CO=$auto$alumacc.cc:474:replace_alu$901.C[2] I0=$false I1=TX0.BAUD0.divcounter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TX0.BAUD0.divcounter[2] I3=$auto$alumacc.cc:474:replace_alu$901.C[2] O=$abc$4498$auto$wreduce.cc:454:run$838[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$901.C[2] CO=$auto$alumacc.cc:474:replace_alu$901.C[3] I0=$false I1=TX0.BAUD0.divcounter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TX0.BAUD0.divcounter[3] I3=$auto$alumacc.cc:474:replace_alu$901.C[3] O=$abc$4498$auto$wreduce.cc:454:run$838[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$901.C[3] CO=$auto$alumacc.cc:474:replace_alu$901.C[4] I0=$false I1=TX0.BAUD0.divcounter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TX0.BAUD0.divcounter[4] I3=$auto$alumacc.cc:474:replace_alu$901.C[4] O=$abc$4498$auto$wreduce.cc:454:run$838[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$901.C[4] CO=$auto$alumacc.cc:474:replace_alu$901.C[5] I0=$false I1=TX0.BAUD0.divcounter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TX0.BAUD0.divcounter[5] I3=$auto$alumacc.cc:474:replace_alu$901.C[5] O=$abc$4498$auto$wreduce.cc:454:run$838[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$901.C[5] CO=$auto$alumacc.cc:474:replace_alu$901.C[6] I0=$false I1=TX0.BAUD0.divcounter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=TX0.BAUD0.divcounter[6] I3=$auto$alumacc.cc:474:replace_alu$901.C[6] O=$abc$4498$auto$wreduce.cc:454:run$838[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=next_state[0] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$2951 Q=state[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:327|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=next_state[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$2951 Q=state[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:327|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=next_state[2] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$2951 Q=state[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:327|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=reg_a[0] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$2978 Q=leds_data[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:308|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=reg_a[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$2978 Q=leds_data[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:308|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=reg_a[2] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$2978 Q=leds_data[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:308|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=reg_a[3] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$2978 Q=leds_data[3] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:308|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=RX0.rcv E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3014 Q=rcv_flag R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:276|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=rcv_flag E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3026 Q=tecl_status[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:269|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3026 Q=tecl_status[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:269|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3026 Q=tecl_status[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:269|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3026 Q=tecl_status[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:269|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3026 Q=tecl_status[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:269|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3026 Q=tecl_status[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:269|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3026 Q=tecl_status[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:269|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3026 Q=tecl_status[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:269|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=rxdata[0] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3098 Q=tecl_data[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:262|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=rxdata[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3098 Q=tecl_data[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:262|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=rxdata[2] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3098 Q=tecl_data[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:262|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=rxdata[3] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3098 Q=tecl_data[3] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:262|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=rxdata[4] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3098 Q=tecl_data[4] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:262|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=rxdata[5] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3098 Q=tecl_data[5] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:262|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=rxdata[6] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3098 Q=tecl_data[6] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:262|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=rxdata[7] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3098 Q=tecl_data[7] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:262|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=tx_ready E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3170 Q=pant_status[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:255|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3170 Q=pant_status[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:255|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3170 Q=pant_status[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:255|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3170 Q=pant_status[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:255|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3170 Q=pant_status[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:255|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3170 Q=pant_status[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:255|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3170 Q=pant_status[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:255|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=$false E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3170 Q=pant_status[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:255|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$eq$simplez.v:199$21_Y E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=flag_z R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:195|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[0] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[2] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[3] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[3] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[4] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[4] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[5] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[5] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[6] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[6] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[7] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[7] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[8] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[8] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[9] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[9] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[10] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[10] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=alu_out[11] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3242 Q=reg_a[11] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:146|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=rstn E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3359 Q=reg_stop
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[0] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[2] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[3] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[3] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[4] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[4] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[5] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[5] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[6] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[6] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[7] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[7] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[8] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[8] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[9] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[9] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[10] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[10] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=ROM.data_out[11] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3368 Q=ri[11] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$procmux$763_Y[0] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3476 Q=cp[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$procmux$763_Y[1] E=$abc$4498$auto$dff2dffe.cc:175:make_patterns_logic$3514 Q=cp[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$procmux$763_Y[2] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3476 Q=cp[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$procmux$763_Y[3] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3476 Q=cp[3] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$procmux$763_Y[4] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3476 Q=cp[4] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$procmux$763_Y[5] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3476 Q=cp[5] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$procmux$763_Y[6] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3476 Q=cp[6] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$procmux$763_Y[7] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3476 Q=cp[7] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$procmux$763_Y[8] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3476 Q=cp[8] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:104|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=rstn_ini Q=rstn
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:82|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$4498$techmap\TX0.$procmux$278_Y[0] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.bitc[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$techmap\TX0.$procmux$278_Y[1] E=$abc$4498$auto$dff2dffe.cc:175:make_patterns_logic$3640 Q=TX0.bitc[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$techmap\TX0.$procmux$278_Y[2] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.bitc[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$techmap\TX0.$procmux$278_Y[3] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.bitc[3] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[0] Q=TIMER0.divcounter[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3668 Q=TIMER0.divcounter[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[2] Q=TIMER0.divcounter[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[3] Q=TIMER0.divcounter[3] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[4] Q=TIMER0.divcounter[4] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[5] Q=TIMER0.divcounter[5] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[6] Q=TIMER0.divcounter[6] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[7] Q=TIMER0.divcounter[7] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[8] Q=TIMER0.divcounter[8] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[9] Q=TIMER0.divcounter[9] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[10] Q=TIMER0.divcounter[10] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[11] Q=TIMER0.divcounter[11] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[12] Q=TIMER0.divcounter[12] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[13] Q=TIMER0.divcounter[13] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[14] Q=TIMER0.divcounter[14] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[15] Q=TIMER0.divcounter[15] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[16] Q=TIMER0.divcounter[16] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[17] Q=TIMER0.divcounter[17] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[18] Q=TIMER0.divcounter[18] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[19] Q=TIMER0.divcounter[19] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[20] Q=TIMER0.divcounter[20] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TIMER0.$ternary$peripherals/dividerp1.v:34$181_Y[21] Q=TIMER0.divcounter[21] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4366
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:217|peripherals/dividerp1.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk D=reg_a[0] E=TX0.next_state[0] Q=TX0.data_r[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=reg_a[1] E=TX0.next_state[0] Q=TX0.data_r[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=reg_a[2] E=TX0.next_state[0] Q=TX0.data_r[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=reg_a[3] E=TX0.next_state[0] Q=TX0.data_r[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=reg_a[4] E=TX0.next_state[0] Q=TX0.data_r[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=reg_a[5] E=TX0.next_state[0] Q=TX0.data_r[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=reg_a[6] E=TX0.next_state[0] Q=TX0.data_r[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=reg_a[7] E=TX0.next_state[0] Q=TX0.data_r[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$4498$techmap\TX0.$procmux$286_Y[0] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.shifter[0] S=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$4498$techmap\TX0.$procmux$286_Y[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.shifter[1] S=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$4498$techmap\TX0.$procmux$286_Y[2] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.shifter[2] S=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$4498$techmap\TX0.$procmux$286_Y[3] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.shifter[3] S=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$4498$techmap\TX0.$procmux$286_Y[4] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.shifter[4] S=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$4498$techmap\TX0.$procmux$286_Y[5] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.shifter[5] S=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$4498$techmap\TX0.$procmux$286_Y[6] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.shifter[6] S=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$4498$techmap\TX0.$procmux$286_Y[7] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.shifter[7] S=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$4498$techmap\TX0.$procmux$286_Y[8] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.shifter[8] S=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=clk D=$abc$4498$techmap\TX0.$procmux$286_Y[9] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3602 Q=TX0.shifter[9] S=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:65|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=TX0.shifter[0] Q=TX0.tx
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:93|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=TX0.next_state[0] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3848 Q=TX0.state[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=TX0.next_state[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3848 Q=TX0.state[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:119|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk D=rx Q=RX0.rx_r
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:48|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:454:run$836[0] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3866 Q=RX0.bitc[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4444
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$abc$4498$auto$simplemap.cc:309:simplemap_lut$2870[1] E=$abc$4498$auto$dff2dffe.cc:175:make_patterns_logic$3896 Q=RX0.bitc[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4444
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:454:run$836[2] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3866 Q=RX0.bitc[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4444
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=$auto$wreduce.cc:454:run$836[3] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3866 Q=RX0.bitc[3] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4444
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:63|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=RX0.raw_data[2] E=RX0.baudgen0.clk_out Q=RX0.raw_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:73|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=RX0.raw_data[3] E=RX0.baudgen0.clk_out Q=RX0.raw_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:73|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=RX0.raw_data[4] E=RX0.baudgen0.clk_out Q=RX0.raw_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:73|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=RX0.raw_data[5] E=RX0.baudgen0.clk_out Q=RX0.raw_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:73|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=RX0.raw_data[6] E=RX0.baudgen0.clk_out Q=RX0.raw_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:73|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=RX0.raw_data[7] E=RX0.baudgen0.clk_out Q=RX0.raw_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:73|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=RX0.raw_data[8] E=RX0.baudgen0.clk_out Q=RX0.raw_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:73|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=RX0.raw_data[9] E=RX0.baudgen0.clk_out Q=RX0.raw_data[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:73|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk D=RX0.rx_r E=RX0.baudgen0.clk_out Q=RX0.raw_data[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:73|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=RX0.raw_data[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3972 Q=rxdata[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=RX0.raw_data[2] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3972 Q=rxdata[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=RX0.raw_data[3] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3972 Q=rxdata[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=RX0.raw_data[4] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3972 Q=rxdata[3] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=RX0.raw_data[5] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3972 Q=rxdata[4] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=RX0.raw_data[6] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3972 Q=rxdata[5] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=RX0.raw_data[7] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3972 Q=rxdata[6] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=RX0.raw_data[8] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$3972 Q=rxdata[7] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=RX0.next_state[0] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$4044 Q=RX0.state[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clk D=RX0.next_state[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$4044 Q=RX0.state[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:100|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[0] Q=TX0.BAUD0.divcounter[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:46|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$4068 Q=TX0.BAUD0.divcounter[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:46|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[2] Q=TX0.BAUD0.divcounter[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:46|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[3] Q=TX0.BAUD0.divcounter[3] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:46|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[4] Q=TX0.BAUD0.divcounter[4] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:46|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[5] Q=TX0.BAUD0.divcounter[5] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:46|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\TX0.BAUD0.$procmux$224_Y[6] Q=TX0.BAUD0.divcounter[6] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:286|peripherals/uart_tx.v:97|peripherals/baudgen_tx.v:46|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[0] Q=RX0.baudgen0.divcounter[0] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clk D=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[1] E=$abc$4498$auto$dff2dffe.cc:158:make_patterns_logic$4082 Q=RX0.baudgen0.divcounter[1] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[2] Q=RX0.baudgen0.divcounter[2] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[3] Q=RX0.baudgen0.divcounter[3] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[4] Q=RX0.baudgen0.divcounter[4] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[5] Q=RX0.baudgen0.divcounter[5] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk D=$abc$4498$techmap\RX0.baudgen0.$procmux$218_Y[6] Q=RX0.baudgen0.divcounter[6] R=$abc$4498$auto$rtlil.cc:1927:NotGate$4260
.attr module_not_derived 00000000000000000000000000000001
.attr src "simplez.v:297|peripherals/uart_rx.v:52|peripherals/baudgen_rx.v:52|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=ROM.addr[0] RADDR[1]=ROM.addr[1] RADDR[2]=ROM.addr[2] RADDR[3]=ROM.addr[3] RADDR[4]=ROM.addr[4] RADDR[5]=ROM.addr[5] RADDR[6]=ROM.addr[6] RADDR[7]=ROM.addr[7] RADDR[8]=ROM.addr[8] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$abc$4498$techmap\ROM.$and$genram.v:39$188_Y RDATA[0]=ROM.data_out[0] RDATA[1]=$techmap1040\ROM.ram.0.0.0.A1DATA_16[1] RDATA[2]=ROM.data_out[1] RDATA[3]=$techmap1040\ROM.ram.0.0.0.A1DATA_16[3] RDATA[4]=ROM.data_out[2] RDATA[5]=$techmap1040\ROM.ram.0.0.0.A1DATA_16[5] RDATA[6]=ROM.data_out[3] RDATA[7]=$techmap1040\ROM.ram.0.0.0.A1DATA_16[7] RDATA[8]=ROM.data_out[4] RDATA[9]=$techmap1040\ROM.ram.0.0.0.A1DATA_16[9] RDATA[10]=ROM.data_out[5] RDATA[11]=$techmap1040\ROM.ram.0.0.0.A1DATA_16[11] RDATA[12]=ROM.data_out[6] RDATA[13]=$techmap1040\ROM.ram.0.0.0.A1DATA_16[13] RDATA[14]=ROM.data_out[7] RDATA[15]=$techmap1040\ROM.ram.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=ROM.addr[0] WADDR[1]=ROM.addr[1] WADDR[2]=ROM.addr[2] WADDR[3]=ROM.addr[3] WADDR[4]=ROM.addr[4] WADDR[5]=ROM.addr[5] WADDR[6]=ROM.addr[6] WADDR[7]=ROM.addr[7] WADDR[8]=ROM.addr[8] WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$4498$techmap$techmap1038\ROM.ram.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$1037_Y WDATA[0]=reg_a[0] WDATA[1]=$undef WDATA[2]=reg_a[1] WDATA[3]=$undef WDATA[4]=reg_a[2] WDATA[5]=$undef WDATA[6]=reg_a[3] WDATA[7]=$undef WDATA[8]=reg_a[4] WDATA[9]=$undef WDATA[10]=reg_a[5] WDATA[11]=$undef WDATA[12]=reg_a[6] WDATA[13]=$undef WDATA[14]=reg_a[7] WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x0x0x1x1x1x0x1x0x0x0x1x1x1x0x0x0x0x0x0x1x1x1x1x1x0x0x1x0x0x0x1x1x0x0x1x1x0x1x0x1x0x0x1x1x1x0x0x1x0x0x1x1x1x0x0x0x1x1x1x1x1x1x0x1x0x0x0x1x1x1x1x0x0x0x0x0x0x1x0x1x1x1x1x1x1x1x0x0x0x0x0x1x0x0x1x1x0x0x1x0x0x0x0x1x1x1x1x1x1x0x1x1x0x0x0x1x1x1x0x1x0x0x0x0x0x0x0x0
.param INIT_1 x0x0x0x0x0x0x0x0x0x1x0x0x0x0x1x0x0x0x0x0x1x1x1x1x0x1x0x0x0x0x0x0x0x0x0x0x1x1x1x0x0x0x0x1x0x0x1x1x0x0x1x0x0x0x1x0x0x0x0x1x0x0x1x1x0x0x0x1x1x1x1x1x0x0x0x1x1x1x0x0x0x0x0x0x0x0x0x0x0x0x0x1x1x1x1x1x0x1x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x1x0x0x0x1x1x0x0x1x1x0x1x0x1
.param INIT_2 x0x0x1x1x0x1x1x0x0x0x1x1x0x0x0x1x0x0x0x0x0x0x0x0x0x0x1x1x0x1x1x0x0x0x1x1x1x0x1x1x0x0x1x1x1x0x1x1x0x0x1x1x1x0x1x1x0x0x1x1x0x1x1x0x0x0x1x1x0x1x1x1x0x0x1x1x1x0x1x1x1x1x1x1x1x1x1x1x0x0x1x0x0x0x1x1x1x1x1x1x1x1x1x0x0x0x0x0x0x0x0x1x0x1x0x0x0x0x0x0x0x0x0x0x0x0x0x0
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0x0x0x0x0x0x0x0x0x0x0x1x0x0x1x0x0x0x0x0x1x1x0x1x0x0x0x0x0x0x0x0x0x0x0x0x1x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x0x1x1x1x0x1x1x1x1x1x1x1x1x1x1x0x0x1x1x0x0x0x1x1x1x1x1x1x1x1x0x0x0x1x0x1x0x0x1
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=ROM.addr[0] RADDR[1]=ROM.addr[1] RADDR[2]=ROM.addr[2] RADDR[3]=ROM.addr[3] RADDR[4]=ROM.addr[4] RADDR[5]=ROM.addr[5] RADDR[6]=ROM.addr[6] RADDR[7]=ROM.addr[7] RADDR[8]=ROM.addr[8] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$abc$4498$techmap\ROM.$and$genram.v:39$188_Y RDATA[0]=ROM.data_out[8] RDATA[1]=$techmap1038\ROM.ram.1.0.0.A1DATA_16[1] RDATA[2]=ROM.data_out[9] RDATA[3]=$techmap1038\ROM.ram.1.0.0.A1DATA_16[3] RDATA[4]=ROM.data_out[10] RDATA[5]=$techmap1038\ROM.ram.1.0.0.A1DATA_16[5] RDATA[6]=ROM.data_out[11] RDATA[7]=$techmap1038\ROM.ram.1.0.0.A1DATA_16[7] RDATA[8]=$auto$memory_bram.cc:922:replace_cell$1033[4] RDATA[9]=$techmap1038\ROM.ram.1.0.0.A1DATA_16[9] RDATA[10]=$auto$memory_bram.cc:922:replace_cell$1033[5] RDATA[11]=$techmap1038\ROM.ram.1.0.0.A1DATA_16[11] RDATA[12]=$auto$memory_bram.cc:922:replace_cell$1033[6] RDATA[13]=$techmap1038\ROM.ram.1.0.0.A1DATA_16[13] RDATA[14]=$auto$memory_bram.cc:922:replace_cell$1033[7] RDATA[15]=$techmap1038\ROM.ram.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=ROM.addr[0] WADDR[1]=ROM.addr[1] WADDR[2]=ROM.addr[2] WADDR[3]=ROM.addr[3] WADDR[4]=ROM.addr[4] WADDR[5]=ROM.addr[5] WADDR[6]=ROM.addr[6] WADDR[7]=ROM.addr[7] WADDR[8]=ROM.addr[8] WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=$abc$4498$techmap$techmap1038\ROM.ram.1.0.0.$reduce_or$/usr/local/bin/../share/yosys/ice40/brams_map.v:307$1037_Y WDATA[0]=reg_a[8] WDATA[1]=$undef WDATA[2]=reg_a[9] WDATA[3]=$undef WDATA[4]=reg_a[10] WDATA[5]=$undef WDATA[6]=reg_a[11] WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxx0x1x0x0xxxxxxxxx0x0x1x0xxxxxxxxx0x0x0x0xxxxxxxxx0x1x1x0xxxxxxxxx0x0x0x0xxxxxxxxx0x1x0x0xxxxxxxxx0x0x1x0xxxxxxxxx0x0x0x1xxxxxxxxx0x0x1x0xxxxxxxxx1x0x0x0xxxxxxxxx0x0x1x1xxxxxxxxx0x0x0x0xxxxxxxxx0x0x1x0xxxxxxxxx0x0x0x1xxxxxxxxx0x0x1x0xxxxxxxxx1x1x1x1
.param INIT_1 xxxxxxxxx0x0x0x0xxxxxxxxx0x0x0x0xxxxxxxxx0x0x0x0xxxxxxxxx0x1x1x0xxxxxxxxx0x1x1x0xxxxxxxxx0x0x0x0xxxxxxxxx0x1x0x0xxxxxxxxx0x0x1x0xxxxxxxxx0x0x0x0xxxxxxxxx1x0x0x0xxxxxxxxx1x1x0x0xxxxxxxxx0x0x1x0xxxxxxxxx0x0x0x0xxxxxxxxx0x0x0x0xxxxxxxxx0x1x1x0xxxxxxxxx0x0x0x0
.param INIT_2 xxxxxxxxx0x0x0x0xxxxxxxxx1x0x0x0xxxxxxxxx1x1x0x0xxxxxxxxx0x0x1x0xxxxxxxxx0x0x0x0xxxxxxxxx0x1x0x0xxxxxxxxx0x0x1x0xxxxxxxxx0x0x0x0xxxxxxxxx0x0x1x0xxxxxxxxx0x0x0x0xxxxxxxxx0x0x1x1xxxxxxxxx1x0x0x0xxxxxxxxx0x0x1x1xxxxxxxxx0x0x0x0xxxxxxxxx0x0x0x0xxxxxxxxx0x0x0x0
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0x0x0x0xxxxxxxxx0x0x0x0xxxxxxxxx0x0x0x0xxxxxxxxx0x1x1x0xxxxxxxxx0x0x0x0xxxxxxxxx0x0x0x0xxxxxxxxx0x1x1x0xxxxxxxxx0x1x0x0xxxxxxxxx0x0x1x1xxxxxxxxx1x0x0x0xxxxxxxxx0x0x1x1xxxxxxxxx0x1x1x0
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.names $true $auto$alumacc.cc:474:replace_alu$875.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$875.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$875.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$875.C[3]
1 1
.names ri[3] $auto$alumacc.cc:474:replace_alu$875.C[4]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$880.C[0]
1 1
.names cp[0] $auto$alumacc.cc:474:replace_alu$880.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$883.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$886.C[0]
1 1
.names reg_a[0] $auto$alumacc.cc:474:replace_alu$886.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$889.C[0]
1 1
.names RX0.bitc[0] $auto$alumacc.cc:474:replace_alu$889.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$892.C[0]
1 1
.names RX0.baudgen0.divcounter[0] $auto$alumacc.cc:474:replace_alu$892.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$895.C[0]
1 1
.names TIMER0.divcounter[0] $auto$alumacc.cc:474:replace_alu$895.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$898.C[0]
1 1
.names TX0.bitc[0] $auto$alumacc.cc:474:replace_alu$898.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$901.C[0]
1 1
.names TX0.BAUD0.divcounter[0] $auto$alumacc.cc:474:replace_alu$901.C[1]
1 1
.names ROM.data_out[8] $auto$memory_bram.cc:922:replace_cell$1033[0]
1 1
.names ROM.data_out[9] $auto$memory_bram.cc:922:replace_cell$1033[1]
1 1
.names ROM.data_out[10] $auto$memory_bram.cc:922:replace_cell$1033[2]
1 1
.names ROM.data_out[11] $auto$memory_bram.cc:922:replace_cell$1033[3]
1 1
.names RX0.baudgen0.divcounter[1] $auto$rtlil.cc:1527:operator()$1092[1]
1 1
.names RX0.baudgen0.divcounter[2] $auto$rtlil.cc:1527:operator()$1092[2]
1 1
.names RX0.baudgen0.divcounter[3] $auto$rtlil.cc:1527:operator()$1092[3]
1 1
.names RX0.baudgen0.divcounter[4] $auto$rtlil.cc:1527:operator()$1092[4]
1 1
.names RX0.baudgen0.divcounter[5] $auto$rtlil.cc:1527:operator()$1092[5]
1 1
.names RX0.baudgen0.divcounter[6] $auto$rtlil.cc:1527:operator()$1092[6]
1 1
.names reg_a[1] $auto$simplemap.cc:309:simplemap_lut$2846[0]
1 1
.names $auto$simplemap.cc:309:simplemap_lut$2846[2] $auto$simplemap.cc:309:simplemap_lut$2846[1]
1 1
.names reg_a[1] $auto$simplemap.cc:309:simplemap_lut$2846[3]
1 1
.names RX0.baudgen0.divcounter[1] $auto$simplemap.cc:309:simplemap_lut$2889[0]
1 1
.names TIMER0.divcounter[1] $auto$simplemap.cc:309:simplemap_lut$2908[0]
1 1
.names TX0.bitc[1] $auto$simplemap.cc:309:simplemap_lut$2927[0]
1 1
.names TX0.BAUD0.divcounter[1] $auto$simplemap.cc:309:simplemap_lut$2946[0]
1 1
.names $abc$4498$auto$simplemap.cc:309:simplemap_lut$2870[1] $auto$wreduce.cc:454:run$836[1]
1 1
.names ROM.data_out[8] $techmap1038\ROM.ram.1.0.0.A1DATA_16[0]
1 1
.names ROM.data_out[9] $techmap1038\ROM.ram.1.0.0.A1DATA_16[2]
1 1
.names ROM.data_out[10] $techmap1038\ROM.ram.1.0.0.A1DATA_16[4]
1 1
.names ROM.data_out[11] $techmap1038\ROM.ram.1.0.0.A1DATA_16[6]
1 1
.names $auto$memory_bram.cc:922:replace_cell$1033[4] $techmap1038\ROM.ram.1.0.0.A1DATA_16[8]
1 1
.names $auto$memory_bram.cc:922:replace_cell$1033[5] $techmap1038\ROM.ram.1.0.0.A1DATA_16[10]
1 1
.names $auto$memory_bram.cc:922:replace_cell$1033[6] $techmap1038\ROM.ram.1.0.0.A1DATA_16[12]
1 1
.names $auto$memory_bram.cc:922:replace_cell$1033[7] $techmap1038\ROM.ram.1.0.0.A1DATA_16[14]
1 1
.names ROM.data_out[0] $techmap1040\ROM.ram.0.0.0.A1DATA_16[0]
1 1
.names ROM.data_out[1] $techmap1040\ROM.ram.0.0.0.A1DATA_16[2]
1 1
.names ROM.data_out[2] $techmap1040\ROM.ram.0.0.0.A1DATA_16[4]
1 1
.names ROM.data_out[3] $techmap1040\ROM.ram.0.0.0.A1DATA_16[6]
1 1
.names ROM.data_out[4] $techmap1040\ROM.ram.0.0.0.A1DATA_16[8]
1 1
.names ROM.data_out[5] $techmap1040\ROM.ram.0.0.0.A1DATA_16[10]
1 1
.names ROM.data_out[6] $techmap1040\ROM.ram.0.0.0.A1DATA_16[12]
1 1
.names ROM.data_out[7] $techmap1040\ROM.ram.0.0.0.A1DATA_16[14]
1 1
.names ri[0] CD[0]
1 1
.names ri[1] CD[1]
1 1
.names ri[2] CD[2]
1 1
.names ri[3] CD[3]
1 1
.names ri[4] CD[4]
1 1
.names ri[5] CD[5]
1 1
.names ri[6] CD[6]
1 1
.names ri[7] CD[7]
1 1
.names ri[8] CD[8]
1 1
.names ri[9] CO[0]
1 1
.names ri[10] CO[1]
1 1
.names ri[11] CO[2]
1 1
.names ri[8] COE[0]
1 1
.names ri[9] COE[1]
1 1
.names ri[10] COE[2]
1 1
.names ri[11] COE[3]
1 1
.names clk ROM.clk
1 1
.names reg_a[0] ROM.data_in[0]
1 1
.names reg_a[1] ROM.data_in[1]
1 1
.names reg_a[2] ROM.data_in[2]
1 1
.names reg_a[3] ROM.data_in[3]
1 1
.names reg_a[4] ROM.data_in[4]
1 1
.names reg_a[5] ROM.data_in[5]
1 1
.names reg_a[6] ROM.data_in[6]
1 1
.names reg_a[7] ROM.data_in[7]
1 1
.names reg_a[8] ROM.data_in[8]
1 1
.names reg_a[9] ROM.data_in[9]
1 1
.names reg_a[10] ROM.data_in[10]
1 1
.names reg_a[11] ROM.data_in[11]
1 1
.names rw ROM.rw
1 1
.names clk RX0.baudgen0.clk
1 1
.names RX0.bauden RX0.baudgen0.clk_ena
1 1
.names rstn RX0.baudgen0.rstn
1 1
.names $undef RX0.clear
1 1
.names clk RX0.clk
1 1
.names RX0.baudgen0.clk_out RX0.clk_baud
1 1
.names rxdata[0] RX0.data[0]
1 1
.names rxdata[1] RX0.data[1]
1 1
.names rxdata[2] RX0.data[2]
1 1
.names rxdata[3] RX0.data[3]
1 1
.names rxdata[4] RX0.data[4]
1 1
.names rxdata[5] RX0.data[5]
1 1
.names $undef RX0.load
1 1
.names $undef RX0.raw_data[0]
1 1
.names rstn RX0.rstn
1 1
.names rx RX0.rx
1 1
.names clk TIMER0.clk
1 1
.names clk TX0.BAUD0.clk
1 1
.names rstn TX0.BAUD0.rstn
1 1
.names TX0.BAUD0.clk_ena TX0.baud_en
1 1
.names clk TX0.clk
1 1
.names TX0.BAUD0.clk_out TX0.clk_baud
1 1
.names reg_a[0] TX0.data[0]
1 1
.names reg_a[1] TX0.data[1]
1 1
.names reg_a[2] TX0.data[2]
1 1
.names reg_a[3] TX0.data[3]
1 1
.names reg_a[4] TX0.data[4]
1 1
.names reg_a[5] TX0.data[5]
1 1
.names reg_a[6] TX0.data[6]
1 1
.names reg_a[7] TX0.data[7]
1 1
.names tx_ready TX0.ready
1 1
.names rstn TX0.rstn
1 1
.names ROM.addr[0] addr[0]
1 1
.names ROM.addr[1] addr[1]
1 1
.names ROM.addr[2] addr[2]
1 1
.names ROM.addr[3] addr[3]
1 1
.names ROM.addr[4] addr[4]
1 1
.names ROM.addr[5] addr[5]
1 1
.names ROM.addr[6] addr[6]
1 1
.names ROM.addr[7] addr[7]
1 1
.names ROM.addr[8] addr[8]
1 1
.names TIMER0.clk_out clk_tic
1 1
.names leds_data[0] leds[0]
1 1
.names leds_data[1] leds[1]
1 1
.names leds_data[2] leds[2]
1 1
.names leds_data[3] leds[3]
1 1
.names $undef leds_cs
1 1
.names ROM.data_out[0] mem_dout[0]
1 1
.names ROM.data_out[1] mem_dout[1]
1 1
.names ROM.data_out[2] mem_dout[2]
1 1
.names ROM.data_out[3] mem_dout[3]
1 1
.names ROM.data_out[4] mem_dout[4]
1 1
.names ROM.data_out[5] mem_dout[5]
1 1
.names ROM.data_out[6] mem_dout[6]
1 1
.names ROM.data_out[7] mem_dout[7]
1 1
.names ROM.data_out[8] mem_dout[8]
1 1
.names ROM.data_out[9] mem_dout[9]
1 1
.names ROM.data_out[10] mem_dout[10]
1 1
.names ROM.data_out[11] mem_dout[11]
1 1
.names TX0.start pant_data_cs
1 1
.names $undef pant_status_cs
1 1
.names ROM.cs ram_cs
1 1
.names RX0.rcv rxrcv
1 1
.names reg_stop stop
1 1
.names $undef tecl_data_cs
1 1
.names $undef tecl_status_cs
1 1
.names TIMER0.timer_ena timer_ena
1 1
.names TX0.tx tx
1 1
.end
