<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_emac.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="arch_2arm_2at91__emac_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Network Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g66dd591cf316330dc8815aa15aca4ef9">EMAC_NCR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network control register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g66dd591cf316330dc8815aa15aca4ef9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0">EMAC_NCR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_NCR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network Control register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#gce303bb60c1bf51170cc93484581bbd0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g5f2b45016ffe5163a18231d9a8b8277f">EMAC_LB</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY loopback.  <a href="group__xg_nut_arch_arm_at91_emac.html#g5f2b45016ffe5163a18231d9a8b8277f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g7b476d963cce635baf59442d24806404">EMAC_LLB</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EMAC loopback.  <a href="group__xg_nut_arch_arm_at91_emac.html#g7b476d963cce635baf59442d24806404"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gdf1424f24d640180eb1ee1cefc883ffb">EMAC_RE</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive enable.  <a href="group__xg_nut_arch_arm_at91_emac.html#gdf1424f24d640180eb1ee1cefc883ffb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g79776ab6f874ecd6be2c1056dca98884">EMAC_TE</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit enable.  <a href="group__xg_nut_arch_arm_at91_emac.html#g79776ab6f874ecd6be2c1056dca98884"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gc239f4167ea42a1fc3d0cebda5cb97c1">EMAC_MPE</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Management port enable.  <a href="group__xg_nut_arch_arm_at91_emac.html#gc239f4167ea42a1fc3d0cebda5cb97c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ge1cc08b2cb598b88279e884d4f9ec247">EMAC_CLRSTAT</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clear statistics registers.  <a href="group__xg_nut_arch_arm_at91_emac.html#ge1cc08b2cb598b88279e884d4f9ec247"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gd3b7583709b66831fb84e1ec00b8d95b">EMAC_INCSTAT</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Increment statistics registers.  <a href="group__xg_nut_arch_arm_at91_emac.html#gd3b7583709b66831fb84e1ec00b8d95b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g85ca31b8edc1dad8949508a601ad2c5c">EMAC_WESTAT</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write enable for statistics registers.  <a href="group__xg_nut_arch_arm_at91_emac.html#g85ca31b8edc1dad8949508a601ad2c5c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gd5efb8ea8b3cff96e2abc3024cdedd1d">EMAC_BP</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Back pressure.  <a href="group__xg_nut_arch_arm_at91_emac.html#gd5efb8ea8b3cff96e2abc3024cdedd1d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#geb90c331512003da7a51073da5a0071c">EMAC_TSTART</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start Transmission.  <a href="group__xg_nut_arch_arm_at91_emac.html#geb90c331512003da7a51073da5a0071c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gd5c088cd68ab805a9192592b55babbdb">EMAC_THALT</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmission halt.  <a href="group__xg_nut_arch_arm_at91_emac.html#gd5c088cd68ab805a9192592b55babbdb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g4006a294d8c185844eeef86f3fd39211">EMAC_TPFR</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pause frame.  <a href="group__xg_nut_arch_arm_at91_emac.html#g4006a294d8c185844eeef86f3fd39211"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gf9cbedefe89ac2cd6b2f82e03bdef237">EMAC_TZQ</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit zero quantum pause frame.  <a href="group__xg_nut_arch_arm_at91_emac.html#gf9cbedefe89ac2cd6b2f82e03bdef237"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Network Configuration Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ga9cd034b179f9ea2a341af698c527d10">EMAC_NCFGR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network configuration register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#ga9cd034b179f9ea2a341af698c527d10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482">EMAC_NCFGR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_NCFGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network configuration register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#gc83e2b14fbd21b3bc1553b8943f15482"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g5728cd97b2ec3bea5164b93b7d8356b8">EMAC_SPD</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Speed, set for 100Mb.  <a href="group__xg_nut_arch_arm_at91_emac.html#g5728cd97b2ec3bea5164b93b7d8356b8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g0903dc471f46250d1801615e451c5298">EMAC_FD</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Full duplex.  <a href="group__xg_nut_arch_arm_at91_emac.html#g0903dc471f46250d1801615e451c5298"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g158fe477539e872fe15e27760b8dad96">EMAC_JFRAME</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Jumbo Frames.  <a href="group__xg_nut_arch_arm_at91_emac.html#g158fe477539e872fe15e27760b8dad96"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g953c2f0ae5e753e68b50fd6eef561ebd">EMAC_CAF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Copy all frames.  <a href="group__xg_nut_arch_arm_at91_emac.html#g953c2f0ae5e753e68b50fd6eef561ebd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g8b4719a2ffbe6db8101093df7e36d107">EMAC_NBC</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No broadcast.  <a href="group__xg_nut_arch_arm_at91_emac.html#g8b4719a2ffbe6db8101093df7e36d107"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g8418a0cd8dde76af0266e69aa58775f3">EMAC_MTI</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multicast hash event enable.  <a href="group__xg_nut_arch_arm_at91_emac.html#g8418a0cd8dde76af0266e69aa58775f3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gd84cd7297e4a40633ea777ee0e99de7a">EMAC_UNI</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unicast hash enable.  <a href="group__xg_nut_arch_arm_at91_emac.html#gd84cd7297e4a40633ea777ee0e99de7a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gca15e5860356c975a1b06965a242cb99">EMAC_BIG</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive 1522 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#gca15e5860356c975a1b06965a242cb99"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gf5b273ababcb2a3d6bc152c598851cc4">EMAC_EAE</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External address match enable.  <a href="group__xg_nut_arch_arm_at91_emac.html#gf5b273ababcb2a3d6bc152c598851cc4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g58b47ae63c2f9abf1d5fe1e9ce48112f">EMAC_CLK</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock divider mask.  <a href="group__xg_nut_arch_arm_at91_emac.html#g58b47ae63c2f9abf1d5fe1e9ce48112f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gc677df5e74e76a87a9c84479ebb3bccc">EMAC_CLK_HCLK_8</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HCLK divided by 8.  <a href="group__xg_nut_arch_arm_at91_emac.html#gc677df5e74e76a87a9c84479ebb3bccc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g1543ab8c87e1d685d31c542eb9ad0414">EMAC_CLK_HCLK_16</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HCLK divided by 16.  <a href="group__xg_nut_arch_arm_at91_emac.html#g1543ab8c87e1d685d31c542eb9ad0414"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g037000aa8922969124eaf56ed6a59361">EMAC_CLK_HCLK_32</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HCLK divided by 32.  <a href="group__xg_nut_arch_arm_at91_emac.html#g037000aa8922969124eaf56ed6a59361"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g92c148f434218b10df79b2a600840209">EMAC_CLK_HCLK_64</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HCLK divided by 64.  <a href="group__xg_nut_arch_arm_at91_emac.html#g92c148f434218b10df79b2a600840209"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gbf46971788b03c6d99d900032186e211">EMAC_RTY</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Retry test.  <a href="group__xg_nut_arch_arm_at91_emac.html#gbf46971788b03c6d99d900032186e211"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g54db37d1358d3f578bcf285e6ba503f2">EMAC_PAE</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause enable.  <a href="group__xg_nut_arch_arm_at91_emac.html#g54db37d1358d3f578bcf285e6ba503f2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g3a7501dbce34c3e537e657d9d01deeac">EMAC_RBOF</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive buffer offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g3a7501dbce34c3e537e657d9d01deeac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g4131da615b9429c67e34f24fd8685c56">EMAC_RBOF_OFFSET_0</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No offset from start of receive buffer.  <a href="group__xg_nut_arch_arm_at91_emac.html#g4131da615b9429c67e34f24fd8685c56"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gfadc991a12e571f2143a73799ca5e053">EMAC_RBOF_OFFSET_1</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">One byte offset from start of receive buffer.  <a href="group__xg_nut_arch_arm_at91_emac.html#gfadc991a12e571f2143a73799ca5e053"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g17de32b08236b821f0379521b5541a85">EMAC_RBOF_OFFSET_2</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Two bytes offset from start of receive buffer.  <a href="group__xg_nut_arch_arm_at91_emac.html#g17de32b08236b821f0379521b5541a85"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g9a62a39447bdb0671eb4bc75663f3b72">EMAC_RBOF_OFFSET_3</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Three bytes offset from start of receive buffer.  <a href="group__xg_nut_arch_arm_at91_emac.html#g9a62a39447bdb0671eb4bc75663f3b72"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g8962a47e030ccf6f59d0efd85fa1053d">EMAC_RLCE</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive length field checking enable.  <a href="group__xg_nut_arch_arm_at91_emac.html#g8962a47e030ccf6f59d0efd85fa1053d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gd353a2d909cf027f6d7733fe594f2289">EMAC_DRFCS</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Discard receive FCS.  <a href="group__xg_nut_arch_arm_at91_emac.html#gd353a2d909cf027f6d7733fe594f2289"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gea5177966e2b52218653ae30f6b72042">EMAC_EFRHD</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Allow receive during transmit in half duplex.  <a href="group__xg_nut_arch_arm_at91_emac.html#gea5177966e2b52218653ae30f6b72042"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g3c302d672eac1c0198c9f4d99cf2ba96">EMAC_IRXFCS</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ignore received FCS.  <a href="group__xg_nut_arch_arm_at91_emac.html#g3c302d672eac1c0198c9f4d99cf2ba96"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Network Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gf5a27328f2af81d909faa21ac4698752">EMAC_NSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network Status register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gf5a27328f2af81d909faa21ac4698752"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g54235f26bbd72cd5337f44d3bab869b2">EMAC_NSR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_NSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Network Status register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g54235f26bbd72cd5337f44d3bab869b2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#geaae9fc756a7592852667aa3246b42aa">EMAC_LINKR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"> <a href="group__xg_nut_arch_arm_at91_emac.html#geaae9fc756a7592852667aa3246b42aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gef54c11d901b518ed60756b927bce971">EMAC_MDIO</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status of MDIO input pin.  <a href="group__xg_nut_arch_arm_at91_emac.html#gef54c11d901b518ed60756b927bce971"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gf59ec45bfa1966c8198c17e485c9fb8a">EMAC_IDLE</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set when PHY is running.  <a href="group__xg_nut_arch_arm_at91_emac.html#gf59ec45bfa1966c8198c17e485c9fb8a"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Transmit Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gfeea532dfd60805ff9550f1aec899981">EMAC_TSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Status register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gfeea532dfd60805ff9550f1aec899981"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g018b6d5a56f5288b155f03f9614bc0ea">EMAC_TSR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Status register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g018b6d5a56f5288b155f03f9614bc0ea"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g326c22d139c476b24e1528589c7e6153">EMAC_UBR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used bit read.  <a href="group__xg_nut_arch_arm_at91_emac.html#g326c22d139c476b24e1528589c7e6153"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g59c7df9185f28f40bb00f002d0d9915a">EMAC_COL</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Collision occurred.  <a href="group__xg_nut_arch_arm_at91_emac.html#g59c7df9185f28f40bb00f002d0d9915a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g0095c75c1ceffa39ad8a8c673076b404">EMAC_RLES</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Retry limit exceeded.  <a href="group__xg_nut_arch_arm_at91_emac.html#g0095c75c1ceffa39ad8a8c673076b404"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g2cdf8b9a91b253dc07ccda42bc7be449">EMAC_TGO</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit active.  <a href="group__xg_nut_arch_arm_at91_emac.html#g2cdf8b9a91b253dc07ccda42bc7be449"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g29b76752ff398b2cdb70407fc5a21340">EMAC_BEX</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Buffers exhausted mid frame.  <a href="group__xg_nut_arch_arm_at91_emac.html#g29b76752ff398b2cdb70407fc5a21340"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g870a7332ea0db1649b35737f7ebcd9cd">EMAC_COMP</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit complete.  <a href="group__xg_nut_arch_arm_at91_emac.html#g870a7332ea0db1649b35737f7ebcd9cd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ga14bd4eb7cb2e5771c287f3b127c0a78">EMAC_UND</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit underrun.  <a href="group__xg_nut_arch_arm_at91_emac.html#ga14bd4eb7cb2e5771c287f3b127c0a78"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Buffer Queue Pointer Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g799aba395754a5eb6717ce957ea85ec8">EMAC_RBQP_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive buffer queue pointer.  <a href="group__xg_nut_arch_arm_at91_emac.html#g799aba395754a5eb6717ce957ea85ec8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g8cd087d097ebce1cdac58c04d69d6fe7">EMAC_RBQP</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RBQP_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive buffer queue pointer.  <a href="group__xg_nut_arch_arm_at91_emac.html#g8cd087d097ebce1cdac58c04d69d6fe7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g179861c3fe67e4958c609a2b26bbfa6b">EMAC_TBQP_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit buffer queue pointer.  <a href="group__xg_nut_arch_arm_at91_emac.html#g179861c3fe67e4958c609a2b26bbfa6b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g09195938364b3fbeb04315cd2a796539">EMAC_TBQP</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TBQP_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit buffer queue pointer.  <a href="group__xg_nut_arch_arm_at91_emac.html#g09195938364b3fbeb04315cd2a796539"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Receive Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ga01f0476bdc9fd85b03aee25a16e5585">EMAC_RSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive status register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#ga01f0476bdc9fd85b03aee25a16e5585"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g9b67c87744f4cbcfb453895faa342f2c">EMAC_RSR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive status register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g9b67c87744f4cbcfb453895faa342f2c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g61ab514c9c5f382795df8fa667645243">EMAC_BNA</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Buffer not available.  <a href="group__xg_nut_arch_arm_at91_emac.html#g61ab514c9c5f382795df8fa667645243"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ga2d0554793ae9aa86fa4e7391faaae55">EMAC_REC</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame received.  <a href="group__xg_nut_arch_arm_at91_emac.html#ga2d0554793ae9aa86fa4e7391faaae55"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g5a7b04b65ab808f17e5674cbbf35e5c0">EMAC_OVR</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun.  <a href="group__xg_nut_arch_arm_at91_emac.html#g5a7b04b65ab808f17e5674cbbf35e5c0"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Interrupt Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g0320773dd099307d91ecdbafd4f52371">EMAC_ISR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g0320773dd099307d91ecdbafd4f52371"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g7f2015eec476e55cebcf7a1629071bfd">EMAC_ISR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_ISR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g7f2015eec476e55cebcf7a1629071bfd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gbf36d0a14e219ff15b396a949d0b7df2">EMAC_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gbf36d0a14e219ff15b396a949d0b7df2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g3c18ef69a8cf2eccb6c005edff7409cd">EMAC_IER</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g3c18ef69a8cf2eccb6c005edff7409cd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g52fd039c2e0ddbf5ad08c0d46381c181">EMAC_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000002C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g52fd039c2e0ddbf5ad08c0d46381c181"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g51c4d668d1e91b17e947ffb95b938256">EMAC_IDR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g51c4d668d1e91b17e947ffb95b938256"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g4fbf6f796210c38f5125c9daf1896dca">EMAC_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g4fbf6f796210c38f5125c9daf1896dca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g2aaff95ad744632ee60684a7cb7b302d">EMAC_IMR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g2aaff95ad744632ee60684a7cb7b302d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g220ca96dd272b3c3ae2eae63e5dcfb65">EMAC_MFD</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Management frame done.  <a href="group__xg_nut_arch_arm_at91_emac.html#g220ca96dd272b3c3ae2eae63e5dcfb65"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g00b3b4d6c82722f072d43b4897b1d5b4">EMAC_RCOMP</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive complete.  <a href="group__xg_nut_arch_arm_at91_emac.html#g00b3b4d6c82722f072d43b4897b1d5b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g6bb155fbdb09246fee543e4344531987">EMAC_RXUBR</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive used bit read.  <a href="group__xg_nut_arch_arm_at91_emac.html#g6bb155fbdb09246fee543e4344531987"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gf76ade3f184250bfc72fb405e7923f61">EMAC_TXUBR</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit used bit read.  <a href="group__xg_nut_arch_arm_at91_emac.html#gf76ade3f184250bfc72fb405e7923f61"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g9fddb7ee91865b94975018e78eaa3edb">EMAC_TUND</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ethernet transmit buffer underrun.  <a href="group__xg_nut_arch_arm_at91_emac.html#g9fddb7ee91865b94975018e78eaa3edb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gb99948d733abd8db4c668713eb6c96dd">EMAC_RLEX</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Retry limit exceeded.  <a href="group__xg_nut_arch_arm_at91_emac.html#gb99948d733abd8db4c668713eb6c96dd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g7e6a5ae18b3ec7e779bb1eb18800efc8">EMAC_TXERR</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit error.  <a href="group__xg_nut_arch_arm_at91_emac.html#g7e6a5ae18b3ec7e779bb1eb18800efc8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gc0b07408475b45693d0406d972a758db">EMAC_TCOMP</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit complete.  <a href="group__xg_nut_arch_arm_at91_emac.html#gc0b07408475b45693d0406d972a758db"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g9d86f0b9e7a1615324f6ba6c418ee4a4">EMAC_LINK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"> <a href="group__xg_nut_arch_arm_at91_emac.html#g9d86f0b9e7a1615324f6ba6c418ee4a4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gc3b4c5cd2065bc15369e824d0f2bcb63">EMAC_ROVR</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun.  <a href="group__xg_nut_arch_arm_at91_emac.html#gc3b4c5cd2065bc15369e824d0f2bcb63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gf028d1e76ee644c467bd4899d6f48018">EMAC_HRESP</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA bus error.  <a href="group__xg_nut_arch_arm_at91_emac.html#gf028d1e76ee644c467bd4899d6f48018"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g3e154a39cedad7e6cdb80a3ddcfed508">EMAC_PFR</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause frame received.  <a href="group__xg_nut_arch_arm_at91_emac.html#g3e154a39cedad7e6cdb80a3ddcfed508"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gf8a9bb51d86476a981881acb417bf1b8">EMAC_PTZ</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause time zero.  <a href="group__xg_nut_arch_arm_at91_emac.html#gf8a9bb51d86476a981881acb417bf1b8"></a><br></td></tr>
<tr><td colspan="2"><br><h2>PHY Maintenance Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gfbee17919d6039165c93c9f1491a6c4a">EMAC_MAN_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY maintenance register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gfbee17919d6039165c93c9f1491a6c4a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g38a80fc41435d8a92627b1c1819634bc">EMAC_MAN</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_MAN_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY maintenance register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g38a80fc41435d8a92627b1c1819634bc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gbb3be844e280781d33268ade6f08356b">EMAC_DATA</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY data mask.  <a href="group__xg_nut_arch_arm_at91_emac.html#gbb3be844e280781d33268ade6f08356b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ga1d1d4f26c1cfca1981802e1c574ff7a">EMAC_DATA_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY data LSB.  <a href="group__xg_nut_arch_arm_at91_emac.html#ga1d1d4f26c1cfca1981802e1c574ff7a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g2e961f7d80ffe0404d9d3c1e727a2af3">EMAC_CODE</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fixed value.  <a href="group__xg_nut_arch_arm_at91_emac.html#g2e961f7d80ffe0404d9d3c1e727a2af3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ge6bb512d224720ff0973b797ef8e35d6">EMAC_REGA</a>&nbsp;&nbsp;&nbsp;0x007C0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY register address mask.  <a href="group__xg_nut_arch_arm_at91_emac.html#ge6bb512d224720ff0973b797ef8e35d6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g169ab780e64eb1b7b99f18aa0534c0e2">EMAC_REGA_LSB</a>&nbsp;&nbsp;&nbsp;18</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY register address LSB.  <a href="group__xg_nut_arch_arm_at91_emac.html#g169ab780e64eb1b7b99f18aa0534c0e2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g43c440b8a2d08709808299e34a753a1f">EMAC_PHYA</a>&nbsp;&nbsp;&nbsp;0x0F800000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY address mask.  <a href="group__xg_nut_arch_arm_at91_emac.html#g43c440b8a2d08709808299e34a753a1f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g4cdf4b81cb718327fe0e4fa705193025">EMAC_PHYA_LSB</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY address LSB.  <a href="group__xg_nut_arch_arm_at91_emac.html#g4cdf4b81cb718327fe0e4fa705193025"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g642661abb1c622da8885c72341dfd12b">EMAC_RW</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY read/write command mask.  <a href="group__xg_nut_arch_arm_at91_emac.html#g642661abb1c622da8885c72341dfd12b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g50f0a862de22ea6743c086616030901c">EMAC_RW_READ</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY read command.  <a href="group__xg_nut_arch_arm_at91_emac.html#g50f0a862de22ea6743c086616030901c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g19a9e0a86c1b3018d35f383c0ebdfc65">EMAC_RW_WRITE</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY write command.  <a href="group__xg_nut_arch_arm_at91_emac.html#g19a9e0a86c1b3018d35f383c0ebdfc65"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gb442599f41c89d751be649b08b203358">EMAC_SOF</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fixed value.  <a href="group__xg_nut_arch_arm_at91_emac.html#gb442599f41c89d751be649b08b203358"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Pause Time Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gcadcc69bdcc2de4b92a3f90b44e95728">EMAC_PTR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause time register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gcadcc69bdcc2de4b92a3f90b44e95728"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ga19ab9a71e9c8490279e0c0ad08b458a">EMAC_PTR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_PTR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause time register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#ga19ab9a71e9c8490279e0c0ad08b458a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gbe880fc19b6600c95856051fc12fd5bb">EMAC_PTIME</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause time mask.  <a href="group__xg_nut_arch_arm_at91_emac.html#gbe880fc19b6600c95856051fc12fd5bb"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Statistics Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g87bf4f79ceeeffb35a2f7279b65721ba">EMAC_PFRR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause frames received register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g87bf4f79ceeeffb35a2f7279b65721ba"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gcd04157498078a4a12013bd0708980b6">EMAC_PFRR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_PFRR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pause frames received register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#gcd04157498078a4a12013bd0708980b6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g62c77756712e5461c2375b66be93279a">EMAC_FTO_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frames transmitted OK register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g62c77756712e5461c2375b66be93279a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g7ea6da1248903c7952d7d4094b9d8b7a">EMAC_FTO</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_FTO_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frames transmitted OK register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g7ea6da1248903c7952d7d4094b9d8b7a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g838246d133be42723d5a110756223704">EMAC_SCF_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Single collision frame register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g838246d133be42723d5a110756223704"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g70653fa5da630919db2cb8271f2d9829">EMAC_SCF</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SCF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Single collision frame register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g70653fa5da630919db2cb8271f2d9829"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gf977fda7467847e7894ee2b973cd19cb">EMAC_MCF_OFF</a>&nbsp;&nbsp;&nbsp;0x00000048</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multiple collision frame register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gf977fda7467847e7894ee2b973cd19cb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g6e2064c28e40a2056894a7c97d44ddd1">EMAC_MCF</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_MCF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multiple collision frame register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g6e2064c28e40a2056894a7c97d44ddd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g1ae8081798cb4e94b96e881eea4befaa">EMAC_FRO_OFF</a>&nbsp;&nbsp;&nbsp;0x0000004C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frames received OK register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g1ae8081798cb4e94b96e881eea4befaa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g1b1efc5af7d3229c42e928f707c89993">EMAC_FRO</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_FRO_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frames received OK register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g1b1efc5af7d3229c42e928f707c89993"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gd3d01737e896ed330afd3dace1e66d76">EMAC_FCSE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000050</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame check sequence error register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gd3d01737e896ed330afd3dace1e66d76"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g71b642519a59230afd17f5e0c7f68db0">EMAC_FCSE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_FCSE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame check sequence error register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g71b642519a59230afd17f5e0c7f68db0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gd1dcd2a4a993bd7e970331c401dba364">EMAC_ALE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000054</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Alignment error register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gd1dcd2a4a993bd7e970331c401dba364"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g0daa9b748559056d49718bb4910e7649">EMAC_ALE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_ALE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Alignment error register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g0daa9b748559056d49718bb4910e7649"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g99b6ecec9fcba0825595b0316064b86d">EMAC_DTF_OFF</a>&nbsp;&nbsp;&nbsp;0x00000058</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deferred transmission frame register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g99b6ecec9fcba0825595b0316064b86d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g502497931c0d807d392f3d0e306fa43c">EMAC_DTF</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_DTF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Deferred transmission frame register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g502497931c0d807d392f3d0e306fa43c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gf48b24768db1a7a787ba84061a1e3193">EMAC_LCOL_OFF</a>&nbsp;&nbsp;&nbsp;0x0000005C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Late collision register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gf48b24768db1a7a787ba84061a1e3193"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g06915ff3f0e80e38cc8d92f814d6759f">EMAC_LCOL</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_LCOL_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Late collision register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g06915ff3f0e80e38cc8d92f814d6759f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g3839ba9419b55dcb12a82e62ca144f3c">EMAC_ECOL_OFF</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Excessive collision register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g3839ba9419b55dcb12a82e62ca144f3c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gb09d4197b2882531151d64bcf318238a">EMAC_ECOL</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_ECOL_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Excessive collision register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#gb09d4197b2882531151d64bcf318238a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gf184c7958418f19c8dbb96a4ba877050">EMAC_TUNDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000064</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit underrun error register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gf184c7958418f19c8dbb96a4ba877050"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g696ce0a1e37843eaad0b221f3c70b3a1">EMAC_TUNDR</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TUNDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit underrun error register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g696ce0a1e37843eaad0b221f3c70b3a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gcfa98816a5e673191a64682bce4595df">EMAC_CSE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000068</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Carrier sense error register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gcfa98816a5e673191a64682bce4595df"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gec7187645b2891cc797c9ac2b4d3e52a">EMAC_CSE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_CSE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Carrier sense error register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#gec7187645b2891cc797c9ac2b4d3e52a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gd94223b460d419aad79ef986fde68b02">EMAC_RRE_OFF</a>&nbsp;&nbsp;&nbsp;0x0000006C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive resource error register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gd94223b460d419aad79ef986fde68b02"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g709e5588fd7b2991fc82631c332af313">EMAC_RRE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RRE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive resource error register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g709e5588fd7b2991fc82631c332af313"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g07421b56220ee3f6cc2c9ef3084215d9">EMAC_ROV_OFF</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun errors register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g07421b56220ee3f6cc2c9ef3084215d9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ga7e0fd9f5846406f6a19bf55784cc6a7">EMAC_ROV</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_ROV_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive overrun errors register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#ga7e0fd9f5846406f6a19bf55784cc6a7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g0a8b66d8767fc851d88575054918fd5a">EMAC_RSE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000074</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive symbol errors register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g0a8b66d8767fc851d88575054918fd5a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g727b1c948a274b579793e11589c58114">EMAC_RSE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RSE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive symbol errors register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g727b1c948a274b579793e11589c58114"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gafdc0bd2526af006d0fe511287eaee37">EMAC_ELE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000078</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Excessive length errors register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gafdc0bd2526af006d0fe511287eaee37"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gd5dc46cba19c369299f62fb099e1da9a">EMAC_ELE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_ELE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Excessive length errors register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#gd5dc46cba19c369299f62fb099e1da9a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ge34ab4c1657ce8323e4b5f8b77df85f4">EMAC_RJA_OFF</a>&nbsp;&nbsp;&nbsp;0x0000007C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive jabbers register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#ge34ab4c1657ce8323e4b5f8b77df85f4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gf675d99f134893a2535246cefa061efe">EMAC_RJA</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RJA_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive jabbers register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#gf675d99f134893a2535246cefa061efe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g4f3b32f82a763287af01afe59265689e">EMAC_USF_OFF</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Undersize frames register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g4f3b32f82a763287af01afe59265689e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g53b256ff3fdbbf65e6f6efe54e81335a">EMAC_USF</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_USF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Undersize frames register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g53b256ff3fdbbf65e6f6efe54e81335a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g57c3410437b551c660ca4f0ef0371042">EMAC_STE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000084</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SQE test error register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g57c3410437b551c660ca4f0ef0371042"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gfc523b14a1b0f8f0aa529f7dc9ddc894">EMAC_STE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_STE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SQE test error register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#gfc523b14a1b0f8f0aa529f7dc9ddc894"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g2f72c88d954c83351c32a83096af86df">EMAC_RLE_OFF</a>&nbsp;&nbsp;&nbsp;0x00000088</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive length field mismatch register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g2f72c88d954c83351c32a83096af86df"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g5f506e4116a536a487203e866364cccf">EMAC_RLE</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_RLE_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive length field mismatch register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g5f506e4116a536a487203e866364cccf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g9a73fdc5fa453b2452313deb3f18fb59">EMAC_TPF_OFF</a>&nbsp;&nbsp;&nbsp;0x0000008C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitted pause frames register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g9a73fdc5fa453b2452313deb3f18fb59"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g119a7b33290630f4178c12db4b32d19b">EMAC_TPF</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TPF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitted pause frames register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g119a7b33290630f4178c12db4b32d19b"></a><br></td></tr>
<tr><td colspan="2"><br><h2>MAC Adressing Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g57a9e1d475920d19546798c1ca6b4dc5">EMAC_HRB_OFF</a>&nbsp;&nbsp;&nbsp;0x00000090</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hash address bottom[31:0].  <a href="group__xg_nut_arch_arm_at91_emac.html#g57a9e1d475920d19546798c1ca6b4dc5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g1e5504d4f8543bc3eb71c6c2b56d1b8b">EMAC_HRB</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_HRB_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hash address bottom[31:0].  <a href="group__xg_nut_arch_arm_at91_emac.html#g1e5504d4f8543bc3eb71c6c2b56d1b8b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g66cdd6cb00e8193e51270d598d2a7689">EMAC_HRT_OFF</a>&nbsp;&nbsp;&nbsp;0x00000094</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hash address top[63:32].  <a href="group__xg_nut_arch_arm_at91_emac.html#g66cdd6cb00e8193e51270d598d2a7689"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g696bba0a4318dbff55235c5eedf9b571">EMAC_HRT</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_HRT_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Hash address top[63:32].  <a href="group__xg_nut_arch_arm_at91_emac.html#g696bba0a4318dbff55235c5eedf9b571"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gcb261549b6a687b5254c8fcb160e48ff">EMAC_SA1L_OFF</a>&nbsp;&nbsp;&nbsp;0x00000098</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 1 bottom, first 4 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#gcb261549b6a687b5254c8fcb160e48ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g8bbccf460ce309ab87bb16bdd54fce1d">EMAC_SA1L</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA1L_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 1 bottom, first 4 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g8bbccf460ce309ab87bb16bdd54fce1d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g2bc6b84360870e4ccb72f016aa064a12">EMAC_SA1H_OFF</a>&nbsp;&nbsp;&nbsp;0x0000009C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 1 top, last 2 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g2bc6b84360870e4ccb72f016aa064a12"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g3800a621fca5324a32c88b7764bfabcf">EMAC_SA1H</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA1H_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 1 top, last 2 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g3800a621fca5324a32c88b7764bfabcf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g562d96daaf548693611ca5b58b5e7883">EMAC_SA2L_OFF</a>&nbsp;&nbsp;&nbsp;0x000000A0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 2 bottom, first 4 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g562d96daaf548693611ca5b58b5e7883"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g18a41a0b99621f461a68dec098d96e69">EMAC_SA2L</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA2L_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 2 bottom, first 4 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g18a41a0b99621f461a68dec098d96e69"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g8d74dee82397a822facd4597565788be">EMAC_SA2H_OFF</a>&nbsp;&nbsp;&nbsp;0x000000A4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 2 top, last 2 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g8d74dee82397a822facd4597565788be"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g93cc2dddf38bd639924cb55010b7680f">EMAC_SA2H</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA2H_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 2 top, last 2 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g93cc2dddf38bd639924cb55010b7680f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g56695bc0c339b6107826a8baa571a0e6">EMAC_SA3L_OFF</a>&nbsp;&nbsp;&nbsp;0x000000A8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 3 bottom, first 4 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g56695bc0c339b6107826a8baa571a0e6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g4d8e534ec1f6276014cc927caf04d20c">EMAC_SA3L</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA3L_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 3 bottom, first 4 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g4d8e534ec1f6276014cc927caf04d20c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g588deb4527b23260daca23a642230dfd">EMAC_SA3H_OFF</a>&nbsp;&nbsp;&nbsp;0x000000AC</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 3 top, last 2 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g588deb4527b23260daca23a642230dfd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g5b18d7e943b1475627579d4fcf80d964">EMAC_SA3H</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA3H_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 3 top, last 2 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g5b18d7e943b1475627579d4fcf80d964"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g60dc6b30a5d46c1f0be0f06a70933014">EMAC_SA4L_OFF</a>&nbsp;&nbsp;&nbsp;0x000000B0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 4 bottom, first 4 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g60dc6b30a5d46c1f0be0f06a70933014"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g41d61bf39d7147d943a18f6667ecbaa2">EMAC_SA4L</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA4L_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 4 bottom, first 4 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g41d61bf39d7147d943a18f6667ecbaa2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ga976dd2ba5271b4e36ebfa42e9429a97">EMAC_SA4H_OFF</a>&nbsp;&nbsp;&nbsp;0x000000B4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 4 top, last 2 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#ga976dd2ba5271b4e36ebfa42e9429a97"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g3b0fdda2888b74952d3a76d3ce58e113">EMAC_SA4H</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_SA4H_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address 4 top, last 2 bytes.  <a href="group__xg_nut_arch_arm_at91_emac.html#g3b0fdda2888b74952d3a76d3ce58e113"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Type ID Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g169c29988d0a26f7c8737a45852ad750">EMAC_TID_OFF</a>&nbsp;&nbsp;&nbsp;0x000000B8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Type ID checking register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g169c29988d0a26f7c8737a45852ad750"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g2327690f1ef8520a70ce247e0ce164aa">EMAC_TID</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TID_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Type ID checking register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g2327690f1ef8520a70ce247e0ce164aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g6abae275f2b69ecfa15438beaa1b0e8a">EMAC_TPQ_OFF</a>&nbsp;&nbsp;&nbsp;0x000000BC</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pause quantum register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g6abae275f2b69ecfa15438beaa1b0e8a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ge71ace99ca70fce139eaedd387d79c32">EMAC_TPQ</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_TPQ_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit pause quantum register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#ge71ace99ca70fce139eaedd387d79c32"></a><br></td></tr>
<tr><td colspan="2"><br><h2>User Input/Output Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g9473cd8b763036107ece8074b0221efb">EMAC_USRIO_OFF</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User input/output register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g9473cd8b763036107ece8074b0221efb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g21498cf271cd471947b65b27c7bd1c28">EMAC_USRIO</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_USRIO_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User input/output register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g21498cf271cd471947b65b27c7bd1c28"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g5fcb2f12dfcf5ea418211a86d96baf9f">EMAC_RMII</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable reduced MII.  <a href="group__xg_nut_arch_arm_at91_emac.html#g5fcb2f12dfcf5ea418211a86d96baf9f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g975b47fdbdf1906cd4b36b31fcd51e4f">EMAC_CLKEN</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable tranceiver input clock.  <a href="group__xg_nut_arch_arm_at91_emac.html#g975b47fdbdf1906cd4b36b31fcd51e4f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Wake On LAN Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g364c88b054e9a6ee669e54fefb846f0c">EMAC_WOL_OFF</a>&nbsp;&nbsp;&nbsp;0x000000C4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wake On LAN register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#g364c88b054e9a6ee669e54fefb846f0c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gd77edb678159076670128d06b0126f79">EMAC_WOL</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_WOL_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wake On LAN register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#gd77edb678159076670128d06b0126f79"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g8334175d714a0fd20e97907a06d74675">EMAC_IP</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ARP request IP address mask.  <a href="group__xg_nut_arch_arm_at91_emac.html#g8334175d714a0fd20e97907a06d74675"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g88305929b14b4947aca4e5fe493df3e8">EMAC_MAG</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Magic packet event enable.  <a href="group__xg_nut_arch_arm_at91_emac.html#g88305929b14b4947aca4e5fe493df3e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g28a82d9ceb72299234da8e031231d78d">EMAC_ARP</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ARP request event enable.  <a href="group__xg_nut_arch_arm_at91_emac.html#g28a82d9ceb72299234da8e031231d78d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#ga18b9c450f219618a8080634cba74392">EMAC_SA1</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific address register 1 event enable.  <a href="group__xg_nut_arch_arm_at91_emac.html#ga18b9c450f219618a8080634cba74392"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Revision Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#gd533c1dadb6bbc87c7227e0a4e4e90d2">EMAC_REV_OFF</a>&nbsp;&nbsp;&nbsp;0x000000FC</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Revision register offset.  <a href="group__xg_nut_arch_arm_at91_emac.html#gd533c1dadb6bbc87c7227e0a4e4e90d2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g2d7f2d54632f54ead42281862cc03ddf">EMAC_REV</a>&nbsp;&nbsp;&nbsp;(EMAC_BASE + EMAC_REV_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Revision register address.  <a href="group__xg_nut_arch_arm_at91_emac.html#g2d7f2d54632f54ead42281862cc03ddf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g9efb02df6d3444b3b327a7e2bb436384">EMAC_REVREF</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Revision.  <a href="group__xg_nut_arch_arm_at91_emac.html#g9efb02df6d3444b3b327a7e2bb436384"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_emac.html#g4bdea3f06aa2a2c54ba5d41fb2969545">EMAC_PARTREF</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Part.  <a href="group__xg_nut_arch_arm_at91_emac.html#g4bdea3f06aa2a2c54ba5d41fb2969545"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.2  2006/08/31 19:19:55  haraldkipp
 * No time to write comments. ;-)
 *
 * Revision 1.1  2006/07/05 07:45:25  haraldkipp
 * Split on-chip interface definitions.
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="arch_2arm_2at91__emac_8h-source.html">at91_emac.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
