#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct 24 10:00:45 2024
# Process ID: 10800
# Current directory: C:/Users/emanessam26/Desktop/verilog/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17536 C:\Users\emanessam26\Desktop\verilog\lab5\lab5.xpr
# Log file: C:/Users/emanessam26/Desktop/verilog/lab5/vivado.log
# Journal file: C:/Users/emanessam26/Desktop/verilog/lab5\vivado.jou
# Running On: CSE-P07-2168-47, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34020 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/emanessam26/Desktop/verilog/lab5/lab5.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/emanessam26/Desktop/verilog/lab5/lab5.runs/impl_1/sevenSegUsingBehavioral.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/emanessam26/Desktop/verilog/lab5/lab5.runs/impl_1/sevenSegUsingBehavioral.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
create_project REPORT5 C:/Users/emanessam26/Desktop/verilog/REPORT5 -part xc7k70tfbv676-1
open_project {C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.xpr}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.runs/impl_1/Question2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_hw_manager
file mkdir C:/Users/emanessam26/Desktop/verilog/REPORT5/REPORT5.srcs/sources_1/new
current_project REPORT5
close [ open C:/Users/emanessam26/Desktop/verilog/REPORT5/REPORT5.srcs/sources_1/new/question3.v w ]
add_files C:/Users/emanessam26/Desktop/verilog/REPORT5/REPORT5.srcs/sources_1/new/question3.v
update_compile_order -fileset sources_1
current_project lab5(2)
file mkdir C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/sim_1/new
file mkdir C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/sim_1/new
file mkdir C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/sim_1/new
file mkdir C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/sim_1/new
file mkdir C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/sim_1/new
file mkdir {C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/sim_1/new}
close [ open {C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/sim_1/new/q3testbench.v} w ]
add_files -fileset sim_1 {{C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/sim_1/new/q3testbench.v}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/sim_1/new/q2testbench.v} w ]
add_files -fileset sim_1 {{C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/sim_1/new/q2testbench.v}}
current_project lab5
current_project lab5(2)
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top q2testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
set_property is_enabled false [get_files  {{C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/constrs_1/new/Q2.xdc}}]
set_property is_enabled false [get_files  {{C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/constrs_1/new/Q3.xdc}}]
launch_simulation
export_ip_user_files -of_objects  [get_files {{C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/constrs_1/new/Q2.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/constrs_1/new/Q2.xdc}}
export_ip_user_files -of_objects  [get_files {{C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/constrs_1/new/Q3.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/emanessam26/Desktop/verilog/lab5 report/lab5.srcs/constrs_1/new/Q3.xdc}}
launch_simulation
launch_simulation
launch_simulation
launch_simulation
current_project REPORT5
launch_simulation
close_project
launch_simulation
close_project
