#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 16 20:05:58 2017
# Process ID: 1404
# Current directory: C:/Users/fmcta/Desktop/aula3_ex4/34-demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent308 C:\Users\fmcta\Desktop\aula3_ex4\34-demo\34-demo.xpr
# Log file: C:/Users/fmcta/Desktop/aula3_ex4/34-demo/vivado.log
# Journal file: C:/Users/fmcta/Desktop/aula3_ex4/34-demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.xpr
INFO: [Project 1-313] Project file moved from 'D:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03/34-demo' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/fmcta/Repositório', nor could it be found using path 'D:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Repositório'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/fmcta/Desktop/03', nor could it be found using path 'D:/Users/jgnro/Desktop/UA/4A2S/4A2S/CR/Praticas/03'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/fmcta/Repositório'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/fmcta/Desktop/03'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_BinToBCD16_0_0
design_1_hamming_0_1
design_1_EightDispControl_0_0

open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 798.754 ; gain = 147.582
open_bd_design {C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- ua.pt:user:BinToBCD16:1.0 - BinToBCD16_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- ua.pt:user:EightDispControl:1.0 - EightDispControl_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:user:hamming:1.0 - hamming_0
Successfully read diagram <design_1> from BD file <C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 814.648 ; gain = 15.895
set_property location {3 440 111} [get_bd_cells hamming_0]
ipx::package_project -root_dir c:/users/fmcta -vendor xilinx.com -library user -taxonomy /UserIP -force
WARNING: [IP_Flow 19-1834] The constraints file "Nexys4_Master.xdc" is added to the synthesis file group only, but will be used for both synthesis and implementation in the IP generation.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/users/fmcta c:/Users/fmcta/Repositório c:/Users/fmcta/Desktop/03} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Element not found
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file c:/users/fmcta/Desktop/UA_4_ano/SEG/restlet-jse-2.2.2/src/org.restlet.test/org/restlet/test/component/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/fmcta'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/fmcta/Repositório'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/fmcta/Desktop/03'. The path is contained within another repository.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:design_1_wrapper:1.0'. The one found in IP location 'c:/users/fmcta' will take precedence over the same IP in location c:/users/fmcta/design
update_ip_catalog: Time (s): cpu = 00:00:37 ; elapsed = 00:04:16 . Memory (MB): peak = 852.508 ; gain = 10.449
open_bd_design {C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets BinToBCD16_0_BCD4] [get_bd_nets BinToBCD16_0_BCD3] [get_bd_nets BinToBCD16_0_BCD0] [get_bd_nets xlconstant_2_dout] [get_bd_nets BinToBCD16_0_BCD2] [get_bd_nets BinToBCD16_0_BCD1] [get_bd_nets EightDispControl_0_select_display] [get_bd_nets EightDispControl_0_segments] [get_bd_cells EightDispControl_0]
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:EightDispControl:1.0 EightDispControl_0
endgroup
connect_bd_net [get_bd_pins EightDispControl_0/rightR] [get_bd_pins BinToBCD16_0/BCD0]
connect_bd_net [get_bd_pins EightDispControl_0/near_rightR] [get_bd_pins BinToBCD16_0/BCD0]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins EightDispControl_0/near_rightR] [get_bd_pins BinToBCD16_0/BCD0]'
connect_bd_net [get_bd_pins EightDispControl_0/near_rightR] [get_bd_pins BinToBCD16_0/BCD1]
connect_bd_net [get_bd_pins EightDispControl_0/near_leftR] [get_bd_pins BinToBCD16_0/BCD2]
connect_bd_net [get_bd_pins EightDispControl_0/leftR] [get_bd_pins BinToBCD16_0/BCD3]
connect_bd_net [get_bd_pins EightDispControl_0/rightL] [get_bd_pins BinToBCD16_0/BCD4]
connect_bd_net [get_bd_pins EightDispControl_0/near_rightL] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins EightDispControl_0/near_leftL] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_pins EightDispControl_0/leftL] [get_bd_pins xlconstant_2/dout]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDispControl_0/segments]
connect_bd_net [get_bd_ports an] [get_bd_pins EightDispControl_0/select_display]
connect_bd_net [get_bd_ports clk] [get_bd_pins EightDispControl_0/clk]
delete_bd_objs [get_bd_nets hamming_0_dout] [get_bd_nets xlconstant_1_dout] [get_bd_nets BinToBCD16_0_BCD4] [get_bd_nets BinToBCD16_0_BCD3] [get_bd_nets BinToBCD16_0_BCD2] [get_bd_nets BinToBCD16_0_BCD1] [get_bd_nets BinToBCD16_0_BCD0] [get_bd_cells BinToBCD16_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BinToBCD16:1.0 BinToBCD16_0
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_ports btnC] [get_bd_pins BinToBCD16_0/reset]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins BinToBCD16_0/request]
connect_bd_net [get_bd_pins BinToBCD16_0/binary] [get_bd_pins hamming_0/dout]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD4] [get_bd_pins EightDispControl_0/rightL]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD3] [get_bd_pins EightDispControl_0/leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins EightDispControl_0/near_leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins EightDispControl_0/near_rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD0] [get_bd_pins EightDispControl_0/rightR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_1
endgroup
delete_bd_objs [get_bd_cells dist_mem_gen_1]
save_bd_design
Wrote  : <C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd] -top
VHDL Output written to : C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd> 
generate_target all [get_files  C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dist_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hamming_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EightDispControl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BinToBCD16_0 .
Exporting to file C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.ip_user_files -ipstatic_source_dir C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.cache/compile_simlib/modelsim} {questa=C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.cache/compile_simlib/questa} {riviera=C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.cache/compile_simlib/riviera} {activehdl=C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Mar 16 20:18:40 2017] Launched synth_1...
Run output will be captured here: C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.runs/synth_1/runme.log
[Thu Mar 16 20:18:40 2017] Launched impl_1...
Run output will be captured here: C:/Users/fmcta/Desktop/aula3_ex4/34-demo/34-demo.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 20:30:47 2017...
