#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fd4e42c0e0 .scope module, "tb_mod_reg4_1to4" "tb_mod_reg4_1to4" 2 8;
 .timescale -9 -11;
P_0x55fd4e41d890 .param/l "N" 1 2 10, +C4<00000000000000000000000000000100>;
P_0x55fd4e41d8d0 .param/l "period" 1 2 11, +C4<00000000000000000000000000010100>;
v0x55fd4e455b80_0 .var "aux", 31 0;
v0x55fd4e455c90_0 .var "clk", 0 0;
v0x55fd4e455d80_0 .var "i", 7 0;
v0x55fd4e455e80_0 .var/i "index", 31 0;
v0x55fd4e455f20_0 .net "o", 31 0, v0x55fd4e4549e0_0;  1 drivers
v0x55fd4e456040_0 .var "rd_en", 0 0;
v0x55fd4e456110_0 .net "reg_full", 0 0, v0x55fd4e454b60_0;  1 drivers
v0x55fd4e4561e0_0 .var "resetn", 0 0;
v0x55fd4e4562b0_0 .var "wr_en", 0 0;
S_0x55fd4e3f10a0 .scope module, "DUT" "mod_reg4_1to4" 2 23, 3 7 0, S_0x55fd4e42c0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "i"
    .port_info 5 /OUTPUT 32 "o"
    .port_info 6 /OUTPUT 1 "reg_full"
P_0x55fd4e3f1270 .param/l "N" 1 3 12, +C4<00000000000000000000000000000100>;
v0x55fd4e4172a0_0 .var "aux", 31 0;
v0x55fd4e416bd0_0 .net "clk", 0 0, v0x55fd4e455c90_0;  1 drivers
v0x55fd4e416580_0 .var "counter", 2 0;
v0x55fd4e4547d0_0 .net "i", 7 0, v0x55fd4e455d80_0;  1 drivers
v0x55fd4e4548b0_0 .var/i "index", 31 0;
v0x55fd4e4549e0_0 .var "o", 31 0;
v0x55fd4e454aa0_0 .net "rd_en", 0 0, v0x55fd4e456040_0;  1 drivers
v0x55fd4e454b60_0 .var "reg_full", 0 0;
v0x55fd4e454c20_0 .net "resetn", 0 0, v0x55fd4e4561e0_0;  1 drivers
v0x55fd4e454ce0_0 .net "wr_en", 0 0, v0x55fd4e4562b0_0;  1 drivers
E_0x55fd4e427a80/0 .event edge, v0x55fd4e454c20_0, v0x55fd4e4548b0_0, v0x55fd4e454ce0_0, v0x55fd4e454b60_0;
E_0x55fd4e427a80/1 .event edge, v0x55fd4e4547d0_0, v0x55fd4e416580_0, v0x55fd4e454aa0_0, v0x55fd4e4172a0_0;
E_0x55fd4e427a80 .event/or E_0x55fd4e427a80/0, E_0x55fd4e427a80/1;
S_0x55fd4e454e80 .scope task, "enableResetn" "enableResetn" 2 40, 2 40 0, S_0x55fd4e42c0e0;
 .timescale -9 -11;
E_0x55fd4e426c70 .event posedge, v0x55fd4e416bd0_0;
TD_tb_mod_reg4_1to4.enableResetn ;
    %wait E_0x55fd4e426c70;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4e4561e0_0, 0, 1;
    %wait E_0x55fd4e426c70;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4e4561e0_0, 0, 1;
    %end;
S_0x55fd4e455040 .scope task, "enableWrite" "enableWrite" 2 50, 2 50 0, S_0x55fd4e42c0e0;
 .timescale -9 -11;
E_0x55fd4e426d80 .event negedge, v0x55fd4e416bd0_0;
TD_tb_mod_reg4_1to4.enableWrite ;
    %wait E_0x55fd4e426c70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4e4562b0_0, 0, 1;
    %wait E_0x55fd4e426d80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4e4562b0_0, 0, 1;
    %end;
S_0x55fd4e455260 .scope task, "test_read" "test_read" 2 94, 2 94 0, S_0x55fd4e42c0e0;
 .timescale -9 -11;
v0x55fd4e455430_0 .var "rd_enable", 0 0;
TD_tb_mod_reg4_1to4.test_read ;
    %load/vec4 v0x55fd4e455430_0;
    %store/vec4 v0x55fd4e456040_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd4e455e80_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55fd4e455e80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x55fd4e455b80_0;
    %load/vec4 v0x55fd4e455e80_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55fd4e455f20_0;
    %load/vec4 v0x55fd4e455e80_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55fd4e455b80_0;
    %load/vec4 v0x55fd4e455e80_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55fd4e455f20_0;
    %load/vec4 v0x55fd4e455e80_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 103 "$display", "Aux value: %h ;; Output value: %h \012", S<1,vec4,u8>, S<0,vec4,u8> {2 0 0};
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55fd4e455b80_0;
    %load/vec4 v0x55fd4e455e80_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55fd4e455f20_0;
    %load/vec4 v0x55fd4e455e80_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 105 "$display", "Expected value: %h ;; Value read: %h ;; Pos: %d \012", S<1,vec4,u8>, S<0,vec4,u8>, v0x55fd4e455e80_0 {2 0 0};
T_2.3 ;
    %load/vec4 v0x55fd4e455e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fd4e455e80_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
S_0x55fd4e455510 .scope task, "test_resetn" "test_resetn" 2 61, 2 61 0, S_0x55fd4e42c0e0;
 .timescale -9 -11;
TD_tb_mod_reg4_1to4.test_resetn ;
    %load/vec4 v0x55fd4e4561e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd4e455e80_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x55fd4e455e80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.7, 5;
    %delay 2000, 0;
    %load/vec4 v0x55fd4e455f20_0;
    %load/vec4 v0x55fd4e455e80_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x55fd4e455f20_0;
    %load/vec4 v0x55fd4e455e80_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 70 "$display", "Correct value in position %d \012", S<0,vec4,u8> {1 0 0};
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x55fd4e455f20_0;
    %load/vec4 v0x55fd4e455e80_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 72 "$display", "Something not working properly. Value: %h ; Pos: %d \012", S<0,vec4,u8>, v0x55fd4e455e80_0 {1 0 0};
T_3.9 ;
    %load/vec4 v0x55fd4e455e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fd4e455e80_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %vpi_call 2 74 "$display", "Register status: ", v0x55fd4e456110_0 {0 0 0};
T_3.4 ;
    %end;
S_0x55fd4e455730 .scope task, "test_setInput" "test_setInput" 2 80, 2 80 0, S_0x55fd4e42c0e0;
 .timescale -9 -11;
v0x55fd4e455900_0 .var/i "indexx", 31 0;
v0x55fd4e455a00_0 .var "inn", 7 0;
v0x55fd4e455ae0_0 .var "wr_en1", 0 0;
TD_tb_mod_reg4_1to4.test_setInput ;
    %wait E_0x55fd4e426c70;
    %load/vec4 v0x55fd4e455a00_0;
    %store/vec4 v0x55fd4e455d80_0, 0, 8;
    %load/vec4 v0x55fd4e455a00_0;
    %load/vec4 v0x55fd4e455900_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55fd4e455b80_0, 4, 8;
    %load/vec4 v0x55fd4e455ae0_0;
    %store/vec4 v0x55fd4e4562b0_0, 0, 1;
    %end;
    .scope S_0x55fd4e3f10a0;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fd4e416580_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x55fd4e3f10a0;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fd4e416580_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4e454b60_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55fd4e3f10a0;
T_7 ;
    %wait E_0x55fd4e427a80;
    %load/vec4 v0x55fd4e454c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fd4e416580_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd4e4548b0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x55fd4e4548b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55fd4e4548b0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55fd4e4172a0_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55fd4e4548b0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55fd4e4549e0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4e454b60_0, 0, 1;
    %load/vec4 v0x55fd4e4548b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fd4e4548b0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
T_7.0 ;
    %load/vec4 v0x55fd4e454ce0_0;
    %load/vec4 v0x55fd4e454b60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55fd4e4547d0_0;
    %load/vec4 v0x55fd4e416580_0;
    %pad/u 6;
    %muli 8, 0, 6;
    %ix/vec4 4;
    %store/vec4 v0x55fd4e4172a0_0, 4, 8;
    %load/vec4 v0x55fd4e416580_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55fd4e416580_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4e454b60_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x55fd4e416580_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55fd4e416580_0, 0, 3;
T_7.7 ;
T_7.4 ;
    %load/vec4 v0x55fd4e454aa0_0;
    %load/vec4 v0x55fd4e454b60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd4e4548b0_0, 0, 32;
T_7.10 ;
    %load/vec4 v0x55fd4e4548b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.11, 5;
    %load/vec4 v0x55fd4e4172a0_0;
    %load/vec4 v0x55fd4e4548b0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55fd4e4548b0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55fd4e4549e0_0, 4, 8;
    %load/vec4 v0x55fd4e4548b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fd4e4548b0_0, 0, 32;
    %jmp T_7.10;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4e454b60_0, 0, 1;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55fd4e42c0e0;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x55fd4e455c90_0;
    %nor/r;
    %store/vec4 v0x55fd4e455c90_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fd4e42c0e0;
T_9 ;
    %vpi_call 2 34 "$dumpfile", "wv_mod_reg4_1to4.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fd4e42c0e0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55fd4e42c0e0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd4e455c90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fd4e455a00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd4e455900_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4e455ae0_0, 0, 1;
    %fork TD_tb_mod_reg4_1to4.test_setInput, S_0x55fd4e455730;
    %join;
    %vpi_call 2 117 "$display", "Register status: ", v0x55fd4e456110_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55fd4e455a00_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fd4e455900_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4e455ae0_0, 0, 1;
    %fork TD_tb_mod_reg4_1to4.test_setInput, S_0x55fd4e455730;
    %join;
    %vpi_call 2 120 "$display", "Register status: ", v0x55fd4e456110_0 {0 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55fd4e455a00_0, 0, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55fd4e455900_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4e455ae0_0, 0, 1;
    %fork TD_tb_mod_reg4_1to4.test_setInput, S_0x55fd4e455730;
    %join;
    %vpi_call 2 123 "$display", "Register status: ", v0x55fd4e456110_0 {0 0 0};
    %vpi_call 2 124 "$display", "Write enable status: ", v0x55fd4e4562b0_0 {0 0 0};
    %vpi_call 2 125 "$display", "Read enable status: ", v0x55fd4e456040_0 {0 0 0};
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x55fd4e455a00_0, 0, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55fd4e455900_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4e455ae0_0, 0, 1;
    %fork TD_tb_mod_reg4_1to4.test_setInput, S_0x55fd4e455730;
    %join;
    %vpi_call 2 128 "$display", "Register status: ", v0x55fd4e456110_0 {0 0 0};
    %vpi_call 2 129 "$display", "Write enable status: ", v0x55fd4e4562b0_0 {0 0 0};
    %vpi_call 2 130 "$display", "Read enable status: ", v0x55fd4e456040_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd4e455430_0, 0, 1;
    %fork TD_tb_mod_reg4_1to4.test_read, S_0x55fd4e455260;
    %join;
    %fork TD_tb_mod_reg4_1to4.enableWrite, S_0x55fd4e455040;
    %join;
    %fork TD_tb_mod_reg4_1to4.enableWrite, S_0x55fd4e455040;
    %join;
    %fork TD_tb_mod_reg4_1to4.enableWrite, S_0x55fd4e455040;
    %join;
    %vpi_call 2 136 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mod_reg4_1to4.sv";
    "./../design/mod_reg4_1to4.sv";
