--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15093773 paths analyzed, 4033 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.316ns.
--------------------------------------------------------------------------------

Paths for end point sad_wrappings/sad_array_12_7 (SLICE_X20Y90.C5), 103581 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/search_array_32_0 (FF)
  Destination:          sad_wrappings/sad_array_12_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.225ns (Levels of Logic = 10)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/search_array_32_0 to sad_wrappings/sad_array_12_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.AQ      Tcko                  0.408   sad_wrappings/search_array_32<2>
                                                       sad_wrappings/search_array_32_0
    SLICE_X26Y84.A2      net (fanout=5)        1.973   sad_wrappings/search_array_32<0>
    SLICE_X26Y84.COUT    Topcya                0.379   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.AMUX    Tcina                 0.202   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_xor<8>
    SLICE_X22Y103.D2     net (fanout=12)       2.192   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
    SLICE_X22Y103.D      Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X12Y105.A1     net (fanout=1)        2.178   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X12Y105.COUT   Topcya                0.395   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.CIN    net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.AMUX   Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_76
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X22Y100.A2     net (fanout=2)        2.409   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_46
    SLICE_X22Y100.AMUX   Topaa                 0.370   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_711
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<7>
    SLICE_X10Y96.A4      net (fanout=1)        1.959   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_411
    SLICE_X10Y96.AMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.BX      net (fanout=2)        0.609   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.CQ      Tito_logic            0.719   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X20Y90.C5      net (fanout=1)        1.226   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X20Y90.CLK     Tas                   0.480   sad_wrappings/sad_array_12<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array_12_7
    -------------------------------------------------  ---------------------------
    Total                                     16.225ns (3.670ns logic, 12.555ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/search_array_32_0 (FF)
  Destination:          sad_wrappings/sad_array_12_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.134ns (Levels of Logic = 10)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/search_array_32_0 to sad_wrappings/sad_array_12_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.AQ      Tcko                  0.408   sad_wrappings/search_array_32<2>
                                                       sad_wrappings/search_array_32_0
    SLICE_X26Y84.A2      net (fanout=5)        1.973   sad_wrappings/search_array_32<0>
    SLICE_X26Y84.COUT    Topcya                0.379   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.AMUX    Tcina                 0.202   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_xor<8>
    SLICE_X22Y103.D2     net (fanout=12)       2.192   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
    SLICE_X22Y103.D      Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X12Y105.A1     net (fanout=1)        2.178   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X12Y105.COUT   Topcya                0.395   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.CIN    net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.AMUX   Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_76
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X22Y100.A2     net (fanout=2)        2.409   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_46
    SLICE_X22Y100.AMUX   Topaa                 0.370   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_711
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<7>
    SLICE_X10Y96.A4      net (fanout=1)        1.959   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_411
    SLICE_X10Y96.AMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.B4      net (fanout=2)        0.302   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.CQ      Tad_logic             0.935   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>5
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X20Y90.C5      net (fanout=1)        1.226   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X20Y90.CLK     Tas                   0.480   sad_wrappings/sad_array_12<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array_12_7
    -------------------------------------------------  ---------------------------
    Total                                     16.134ns (3.886ns logic, 12.248ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/search_array_32_2 (FF)
  Destination:          sad_wrappings/sad_array_12_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.111ns (Levels of Logic = 10)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/search_array_32_2 to sad_wrappings/sad_array_12_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.CQ      Tcko                  0.408   sad_wrappings/search_array_32<2>
                                                       sad_wrappings/search_array_32_2
    SLICE_X26Y84.C2      net (fanout=5)        1.961   sad_wrappings/search_array_32<2>
    SLICE_X26Y84.COUT    Topcyc                0.277   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.AMUX    Tcina                 0.202   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_xor<8>
    SLICE_X22Y103.D2     net (fanout=12)       2.192   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
    SLICE_X22Y103.D      Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X12Y105.A1     net (fanout=1)        2.178   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X12Y105.COUT   Topcya                0.395   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.CIN    net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.AMUX   Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_76
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X22Y100.A2     net (fanout=2)        2.409   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_46
    SLICE_X22Y100.AMUX   Topaa                 0.370   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_711
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<7>
    SLICE_X10Y96.A4      net (fanout=1)        1.959   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_411
    SLICE_X10Y96.AMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.BX      net (fanout=2)        0.609   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.CQ      Tito_logic            0.719   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X20Y90.C5      net (fanout=1)        1.226   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X20Y90.CLK     Tas                   0.480   sad_wrappings/sad_array_12<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array_12_7
    -------------------------------------------------  ---------------------------
    Total                                     16.111ns (3.568ns logic, 12.543ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/sad_array_12_6 (SLICE_X20Y90.C5), 103581 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/search_array_32_0 (FF)
  Destination:          sad_wrappings/sad_array_12_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.206ns (Levels of Logic = 10)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/search_array_32_0 to sad_wrappings/sad_array_12_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.AQ      Tcko                  0.408   sad_wrappings/search_array_32<2>
                                                       sad_wrappings/search_array_32_0
    SLICE_X26Y84.A2      net (fanout=5)        1.973   sad_wrappings/search_array_32<0>
    SLICE_X26Y84.COUT    Topcya                0.379   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.AMUX    Tcina                 0.202   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_xor<8>
    SLICE_X22Y103.D2     net (fanout=12)       2.192   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
    SLICE_X22Y103.D      Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X12Y105.A1     net (fanout=1)        2.178   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X12Y105.COUT   Topcya                0.395   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.CIN    net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.AMUX   Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_76
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X22Y100.A2     net (fanout=2)        2.409   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_46
    SLICE_X22Y100.AMUX   Topaa                 0.370   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_711
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<7>
    SLICE_X10Y96.A4      net (fanout=1)        1.959   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_411
    SLICE_X10Y96.AMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.BX      net (fanout=2)        0.609   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.CQ      Tito_logic            0.719   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X20Y90.C5      net (fanout=1)        1.226   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X20Y90.CLK     Tas                   0.461   sad_wrappings/sad_array_12<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array_12_6
    -------------------------------------------------  ---------------------------
    Total                                     16.206ns (3.651ns logic, 12.555ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/search_array_32_0 (FF)
  Destination:          sad_wrappings/sad_array_12_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.115ns (Levels of Logic = 10)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/search_array_32_0 to sad_wrappings/sad_array_12_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.AQ      Tcko                  0.408   sad_wrappings/search_array_32<2>
                                                       sad_wrappings/search_array_32_0
    SLICE_X26Y84.A2      net (fanout=5)        1.973   sad_wrappings/search_array_32<0>
    SLICE_X26Y84.COUT    Topcya                0.379   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.AMUX    Tcina                 0.202   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_xor<8>
    SLICE_X22Y103.D2     net (fanout=12)       2.192   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
    SLICE_X22Y103.D      Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X12Y105.A1     net (fanout=1)        2.178   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X12Y105.COUT   Topcya                0.395   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.CIN    net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.AMUX   Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_76
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X22Y100.A2     net (fanout=2)        2.409   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_46
    SLICE_X22Y100.AMUX   Topaa                 0.370   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_711
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<7>
    SLICE_X10Y96.A4      net (fanout=1)        1.959   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_411
    SLICE_X10Y96.AMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.B4      net (fanout=2)        0.302   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.CQ      Tad_logic             0.935   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>5
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X20Y90.C5      net (fanout=1)        1.226   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X20Y90.CLK     Tas                   0.461   sad_wrappings/sad_array_12<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array_12_6
    -------------------------------------------------  ---------------------------
    Total                                     16.115ns (3.867ns logic, 12.248ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/search_array_32_2 (FF)
  Destination:          sad_wrappings/sad_array_12_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.092ns (Levels of Logic = 10)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/search_array_32_2 to sad_wrappings/sad_array_12_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.CQ      Tcko                  0.408   sad_wrappings/search_array_32<2>
                                                       sad_wrappings/search_array_32_2
    SLICE_X26Y84.C2      net (fanout=5)        1.961   sad_wrappings/search_array_32<2>
    SLICE_X26Y84.COUT    Topcyc                0.277   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.AMUX    Tcina                 0.202   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_xor<8>
    SLICE_X22Y103.D2     net (fanout=12)       2.192   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
    SLICE_X22Y103.D      Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X12Y105.A1     net (fanout=1)        2.178   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X12Y105.COUT   Topcya                0.395   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.CIN    net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.AMUX   Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_76
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X22Y100.A2     net (fanout=2)        2.409   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_46
    SLICE_X22Y100.AMUX   Topaa                 0.370   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_711
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<7>
    SLICE_X10Y96.A4      net (fanout=1)        1.959   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_411
    SLICE_X10Y96.AMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.BX      net (fanout=2)        0.609   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.CQ      Tito_logic            0.719   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612_rt
    SLICE_X20Y90.C5      net (fanout=1)        1.226   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
    SLICE_X20Y90.CLK     Tas                   0.461   sad_wrappings/sad_array_12<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<6>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array_12_6
    -------------------------------------------------  ---------------------------
    Total                                     16.092ns (3.549ns logic, 12.543ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point sad_wrappings/sad_array_12_7 (SLICE_X20Y90.B5), 62942 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/search_array_32_0 (FF)
  Destination:          sad_wrappings/sad_array_12_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.040ns (Levels of Logic = 10)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/search_array_32_0 to sad_wrappings/sad_array_12_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.AQ      Tcko                  0.408   sad_wrappings/search_array_32<2>
                                                       sad_wrappings/search_array_32_0
    SLICE_X26Y84.A2      net (fanout=5)        1.973   sad_wrappings/search_array_32<0>
    SLICE_X26Y84.COUT    Topcya                0.379   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.AMUX    Tcina                 0.202   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_xor<8>
    SLICE_X22Y103.D2     net (fanout=12)       2.192   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
    SLICE_X22Y103.D      Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X12Y105.A1     net (fanout=1)        2.178   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X12Y105.COUT   Topcya                0.395   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.CIN    net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.AMUX   Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_76
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X22Y100.A2     net (fanout=2)        2.409   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_46
    SLICE_X22Y100.AMUX   Topaa                 0.370   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_711
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<7>
    SLICE_X10Y96.A4      net (fanout=1)        1.959   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_411
    SLICE_X10Y96.AMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.B4      net (fanout=2)        0.302   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.BQ      Tad_logic             0.785   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>5
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512_rt
    SLICE_X20Y90.B5      net (fanout=1)        1.156   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512
    SLICE_X20Y90.CLK     Tas                   0.606   sad_wrappings/sad_array_12<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<5>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array_12_7
    -------------------------------------------------  ---------------------------
    Total                                     16.040ns (3.862ns logic, 12.178ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/search_array_32_2 (FF)
  Destination:          sad_wrappings/sad_array_12_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.926ns (Levels of Logic = 10)
  Clock Path Skew:      -0.056ns (0.474 - 0.530)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/search_array_32_2 to sad_wrappings/sad_array_12_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y67.CQ      Tcko                  0.408   sad_wrappings/search_array_32<2>
                                                       sad_wrappings/search_array_32_2
    SLICE_X26Y84.C2      net (fanout=5)        1.961   sad_wrappings/search_array_32<2>
    SLICE_X26Y84.COUT    Topcyc                0.277   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_lut<2>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<3>
    SLICE_X26Y85.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_cy<7>
    SLICE_X26Y86.AMUX    Tcina                 0.202   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_12_OUT<8:0>_xor<8>
    SLICE_X22Y103.D2     net (fanout=12)       2.192   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_12_OUT<8>
    SLICE_X22Y103.D      Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X12Y105.A1     net (fanout=1)        2.178   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X12Y105.COUT   Topcya                0.395   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.CIN    net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.AMUX   Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_76
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X22Y100.A2     net (fanout=2)        2.409   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_46
    SLICE_X22Y100.AMUX   Topaa                 0.370   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_711
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<7>
    SLICE_X10Y96.A4      net (fanout=1)        1.959   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_411
    SLICE_X10Y96.AMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.B4      net (fanout=2)        0.302   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.BQ      Tad_logic             0.785   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>5
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512_rt
    SLICE_X20Y90.B5      net (fanout=1)        1.156   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512
    SLICE_X20Y90.CLK     Tas                   0.606   sad_wrappings/sad_array_12<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<5>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array_12_7
    -------------------------------------------------  ---------------------------
    Total                                     15.926ns (3.760ns logic, 12.166ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sad_wrappings/templ_array_19_3 (FF)
  Destination:          sad_wrappings/sad_array_12_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.925ns (Levels of Logic = 10)
  Clock Path Skew:      -0.009ns (0.474 - 0.483)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sad_wrappings/templ_array_19_3 to sad_wrappings/sad_array_12_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y94.DQ      Tcko                  0.408   sad_wrappings/templ_array_19<3>
                                                       sad_wrappings/templ_array_19_3
    SLICE_X24Y87.D2      net (fanout=34)       2.709   sad_wrappings/templ_array_19<3>
    SLICE_X24Y87.COUT    Topcyd                0.260   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_9_OUT<8:0>_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_9_OUT<8:0>_lut<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_9_OUT<8:0>_cy<3>
    SLICE_X24Y88.CIN     net (fanout=1)        0.082   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_9_OUT<8:0>_cy<3>
    SLICE_X24Y88.COUT    Tbyp                  0.076   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_9_OUT<8:0>_cy<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_9_OUT<8:0>_cy<7>
    SLICE_X24Y89.CIN     net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_9_OUT<8:0>_cy<7>
    SLICE_X24Y89.AMUX    Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_9_OUT<8>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/Msub_GND_15_o_GND_15_o_sub_9_OUT<8:0>_xor<8>
    SLICE_X22Y103.D4     net (fanout=11)       1.406   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/GND_15_o_GND_15_o_sub_9_OUT<8>
    SLICE_X22Y103.D      Tilo                  0.203   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>1
    SLICE_X12Y105.A1     net (fanout=1)        2.178   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd2_lut<0>
    SLICE_X12Y105.COUT   Topcya                0.395   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_lut<0>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.CIN    net (fanout=1)        0.003   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_cy<3>
    SLICE_X12Y106.AMUX   Tcina                 0.177   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_76
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd6_xor<7>
    SLICE_X22Y100.A2     net (fanout=2)        2.409   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_46
    SLICE_X22Y100.AMUX   Topaa                 0.370   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_711
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_lut<4>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd11_xor<7>
    SLICE_X10Y96.A4      net (fanout=1)        1.959   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_411
    SLICE_X10Y96.AMUX    Tilo                  0.261   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.B4      net (fanout=2)        0.302   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd124
    SLICE_X10Y96.BQ      Tad_logic             0.785   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_612
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_lut<0>5
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd12_xor<0>_6
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512_rt
    SLICE_X20Y90.B5      net (fanout=1)        1.156   sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd_512
    SLICE_X20Y90.CLK     Tas                   0.606   sad_wrappings/sad_array_12<7>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_lut<5>
                                                       sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_3x3/ADDERTREE_INTERNAL_Madd13_xor<7>
                                                       sad_wrappings/sad_array_12_7
    -------------------------------------------------  ---------------------------
    Total                                     15.925ns (3.718ns logic, 12.207ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_29 (SLICE_X5Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_29 (FF)
  Destination:          comm_fpga_fx2/count_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_29 to comm_fpga_fx2/count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y123.AQ      Tcko                  0.198   comm_fpga_fx2/count<28>
                                                       comm_fpga_fx2/count_29
    SLICE_X5Y123.A6      net (fanout=4)        0.029   comm_fpga_fx2/count<29>
    SLICE_X5Y123.CLK     Tah         (-Th)    -0.215   comm_fpga_fx2/count<28>
                                                       comm_fpga_fx2/Mmux_count_next36
                                                       comm_fpga_fx2/count_29
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/count_31 (SLICE_X7Y123.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/count_31 (FF)
  Destination:          comm_fpga_fx2/count_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/count_31 to comm_fpga_fx2/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y123.AQ      Tcko                  0.198   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/count_31
    SLICE_X7Y123.A6      net (fanout=4)        0.035   comm_fpga_fx2/count<31>
    SLICE_X7Y123.CLK     Tah         (-Th)    -0.215   comm_fpga_fx2/count<30>
                                                       comm_fpga_fx2/Mmux_count_next39
                                                       comm_fpga_fx2/count_31
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.413ns logic, 0.035ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point comm_fpga_fx2/state_FSM_FFd2 (SLICE_X24Y118.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          comm_fpga_fx2/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fx2Clk_in_BUFGP rising at 20.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_fpga_fx2/state_FSM_FFd2 to comm_fpga_fx2/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y118.DQ     Tcko                  0.200   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X24Y118.D6     net (fanout=71)       0.063   comm_fpga_fx2/state_FSM_FFd2
    SLICE_X24Y118.CLK    Tah         (-Th)    -0.190   comm_fpga_fx2/state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2-In2
                                                       comm_fpga_fx2/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.390ns logic, 0.063ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y7.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sad_wrappings/sad_array_1<3>/CLK
  Logical resource: sad_wrappings/sad_array_1_0/CK
  Location pin: SLICE_X40Y66.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sad_wrappings/sad_array_1<3>/CLK
  Logical resource: sad_wrappings/sad_array_1_1/CK
  Location pin: SLICE_X40Y66.CLK
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |   16.316|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15093773 paths, 0 nets, and 16652 connections

Design statistics:
   Minimum period:  16.316ns{1}   (Maximum frequency:  61.290MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 23 14:09:22 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 502 MB



