Assertion report generated on: 09-Apr-2024 09:15:25 PM

Assertion summary report for design: TRANSMIT_TOP
#################################################

    Target     | Total | Passed | Failed | Vacuous | Hit | Miss
-------------- | ----- | ------ | ------ | ------- | --- | ----
    TX_ACK     |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
TX_STATS_VALID |   2   |   0    |   0    |    2    | 0.0 | 1.0 


Resource usage summary report for the desing: TRANSMIT_TOP
##########################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:05.072902        |     911.53    
   Simulation     |       0:00:02.034527        |     976.03    
     D Parse      |       0:03:10.834053        |    1128.84    
     Mining       |       0:00:05.212205        |    1187.34    
     Overall      |       0:04:12.424925        |    1187.34    
