#Start recording tcl command: 6/27/2017 14:12:58
#Project Location: C:/Cu_Suicide_Heat_Test/FPGA30; Project name: FPGA30
prj_project new -name "FPGA30" -impl "impl1" -dev LFE5U-85F-8BG756C -synthesis "synplify"
prj_project save
prj_src add "C:/Cu_Suicide_Heat_Test/FPGA30/FPGA30.v"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
prj_src add "C:/Cu_Suicide_Heat_Test/FPGA30/sys_pll/sys_pll.sbx"
prj_run Synthesis -impl impl1 -task Synplify_Synthesis
sbp_design open -dsgn "C:/Cu_Suicide_Heat_Test/FPGA30/sys_pll/sys_pll.sbx"
prj_run Map -impl impl1 -task MapTrace
prj_run Export -impl impl1 -task Bitgen
#Stop recording: 6/27/2017 14:23:03
