{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575225417704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575225417707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 15:36:57 2019 " "Processing started: Sun Dec  1 15:36:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575225417707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225417707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off generador -c generador " "Command: quartus_map --read_settings_files=on --write_settings_files=off generador -c generador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225417707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575225418472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575225418473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador-func " "Found design unit 1: generador-func" {  } { { "../src/generador.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432453 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador " "Found entity 1: generador" {  } { { "../src/generador.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225432453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincX3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincX3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincX3-func " "Found design unit 1: sincX3-func" {  } { { "sincX3.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincX3.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432489 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincX3 " "Found entity 1: sincX3" {  } { { "sincX3.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincX3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225432489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincronizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincronizador-func " "Found design unit 1: sincronizador-func" {  } { { "sincronizador.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432501 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincronizador " "Found entity 1: sincronizador" {  } { { "sincronizador.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/sincronizador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225432501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selFrecuencias.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selFrecuencias.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selfrecuencias-func " "Found design unit 1: selfrecuencias-func" {  } { { "selFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/selFrecuencias.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432505 ""} { "Info" "ISGN_ENTITY_NAME" "1 selfrecuencias " "Found entity 1: selfrecuencias" {  } { { "selFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/selFrecuencias.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225432505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-func " "Found design unit 1: ffd-func" {  } { { "ffd.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/ffd.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432509 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/ffd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225432509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fdisplay-func " "Found design unit 1: fdisplay-func" {  } { { "fdisplay.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/fdisplay.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432512 ""} { "Info" "ISGN_ENTITY_NAME" "1 fdisplay " "Found entity 1: fdisplay" {  } { { "fdisplay.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/fdisplay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225432512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorx2-func " "Found design unit 1: divisorx2-func" {  } { { "divisorx2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/divisorx2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432514 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorx2 " "Found entity 1: divisorx2" {  } { { "divisorx2.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/divisorx2.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225432514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivFrecuencias.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DivFrecuencias.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfrecuencias-func " "Found design unit 1: divfrecuencias-func" {  } { { "DivFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/DivFrecuencias.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432518 ""} { "Info" "ISGN_ENTITY_NAME" "1 divfrecuencias " "Found entity 1: divfrecuencias" {  } { { "DivFrecuencias.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/DivFrecuencias.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225432518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoBCD7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoBCD7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decobcd7seg-func " "Found design unit 1: decobcd7seg-func" {  } { { "decoBCD7Seg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/decoBCD7Seg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432520 ""} { "Info" "ISGN_ENTITY_NAME" "1 decobcd7seg " "Found entity 1: decobcd7seg" {  } { { "decoBCD7Seg.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/generador/decoBCD7Seg.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575225432520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225432520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "generador " "Elaborating entity \"generador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575225432728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selfrecuencias selfrecuencias:seleccionador " "Elaborating entity \"selfrecuencias\" for hierarchy \"selfrecuencias:seleccionador\"" {  } { { "../src/generador.vhd" "seleccionador" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575225432853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfrecuencias divfrecuencias:divisor " "Elaborating entity \"divfrecuencias\" for hierarchy \"divfrecuencias:divisor\"" {  } { { "../src/generador.vhd" "divisor" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575225432857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575225434658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575225435520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575225435520 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_d " "No output dependent on input pin \"reset_d\"" {  } { { "../src/generador.vhd" "" { Text "/home/julio/Escritorio/FPGA_Proyectos/Laboratorio_5/src/generador.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575225436460 "|generador|reset_d"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575225436460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575225436470 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575225436470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575225436470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575225436470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "983 " "Peak virtual memory: 983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575225436502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 15:37:16 2019 " "Processing ended: Sun Dec  1 15:37:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575225436502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575225436502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575225436502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575225436502 ""}
