/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Aug 14 09:26:30 2015
 *                 Full Compile MD5 Checksum  498077c0ce1e95e6ab4307854b2612d7
 *                     (minus title and desc)
 *                 MD5 Checksum               d5991b102b67d0c014966f49ee5cb996
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16421
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_BVNM_INTR2_0_H__
#define BCHP_BVNM_INTR2_0_H__

/***************************************************************************
 *BVNM_INTR2_0 - BVN Middle Interrupt Controller (BVN Error INTRs to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNM_INTR2_0_R5F_STATUS             0x00626000 /* [RO] R5f interrupt Status Register */
#define BCHP_BVNM_INTR2_0_R5F_SET                0x00626004 /* [WO] R5f interrupt Set Register */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR              0x00626008 /* [WO] R5f interrupt Clear Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS        0x0062600c /* [RO] R5f interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET           0x00626010 /* [WO] R5f interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR         0x00626014 /* [WO] R5f interrupt Mask Clear Register */
#define BCHP_BVNM_INTR2_0_PCI_STATUS             0x00626018 /* [RO] PCI interrupt Status Register */
#define BCHP_BVNM_INTR2_0_PCI_SET                0x0062601c /* [WO] PCI interrupt Set Register */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR              0x00626020 /* [WO] PCI interrupt Clear Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS        0x00626024 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET           0x00626028 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR         0x0062602c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_STATUS :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved0_MASK                0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved0_SHIFT               25

/* BVNM_INTR2_0 :: R5F_STATUS :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_MASK           0x01000000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_SHIFT          24
#define BCHP_BVNM_INTR2_0_R5F_STATUS_DNR_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved1_MASK                0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved1_SHIFT               21

/* BVNM_INTR2_0 :: R5F_STATUS :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_MASK        0x00100000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_SHIFT       20
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_IT_READY_INTR_MASK      0x00080000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_IT_READY_INTR_SHIFT     19
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MDI_0_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_MASK              0x00040000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_SHIFT             18
#define BCHP_BVNM_INTR2_0_R5F_STATUS_HSCL_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_MASK           0x00020000
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_SHIFT          17
#define BCHP_BVNM_INTR2_0_R5F_STATUS_MVP_TOP_0_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved2_MASK                0x0001ff00
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved2_SHIFT               8

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_RIGHT_INTR_MASK        0x00000080
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_RIGHT_INTR_SHIFT       7
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_LEFT_INTR_MASK         0x00000040
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_LEFT_INTR_SHIFT        6
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_BOTTOM_INTR_MASK       0x00000020
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_BOTTOM_INTR_SHIFT      5
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_TOP_INTR_MASK          0x00000010
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_TOP_INTR_SHIFT         4
#define BCHP_BVNM_INTR2_0_R5F_STATUS_LBOX_0_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved3_MASK                0x0000000c
#define BCHP_BVNM_INTR2_0_R5F_STATUS_reserved3_SHIFT               2

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_MASK           0x00000002
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_SHIFT          1
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_SHIFT          0
#define BCHP_BVNM_INTR2_0_R5F_STATUS_SCL_0_ERR_INTR_DEFAULT        0x00000000

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_SET :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved0_MASK                   0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved0_SHIFT                  25

/* BVNM_INTR2_0 :: R5F_SET :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_MASK              0x01000000
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_SHIFT             24
#define BCHP_BVNM_INTR2_0_R5F_SET_DNR_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved1_MASK                   0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved1_SHIFT                  21

/* BVNM_INTR2_0 :: R5F_SET :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_MASK           0x00100000
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_SHIFT          20
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_IT_READY_INTR_MASK         0x00080000
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_IT_READY_INTR_SHIFT        19
#define BCHP_BVNM_INTR2_0_R5F_SET_MDI_0_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_MASK                 0x00040000
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_SHIFT                18
#define BCHP_BVNM_INTR2_0_R5F_SET_HSCL_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_0_R5F_SET_MVP_TOP_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved2_MASK                   0x0001ff00
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved2_SHIFT                  8

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_RIGHT_INTR_MASK           0x00000080
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_RIGHT_INTR_SHIFT          7
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_LEFT_INTR_MASK            0x00000040
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_LEFT_INTR_SHIFT           6
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_BOTTOM_INTR_MASK          0x00000020
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_BOTTOM_INTR_SHIFT         5
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_TOP_INTR_MASK             0x00000010
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_TOP_INTR_SHIFT            4
#define BCHP_BVNM_INTR2_0_R5F_SET_LBOX_0_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved3_MASK                   0x0000000c
#define BCHP_BVNM_INTR2_0_R5F_SET_reserved3_SHIFT                  2

/* BVNM_INTR2_0 :: R5F_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_MASK              0x00000002
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_SHIFT             1
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: R5F_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_SHIFT             0
#define BCHP_BVNM_INTR2_0_R5F_SET_SCL_0_ERR_INTR_DEFAULT           0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved0_MASK                 0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved0_SHIFT                25

/* BVNM_INTR2_0 :: R5F_CLEAR :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_MASK            0x01000000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_SHIFT           24
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_DNR_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved1_MASK                 0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved1_SHIFT                21

/* BVNM_INTR2_0 :: R5F_CLEAR :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_MASK         0x00100000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_SHIFT        20
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_IT_READY_INTR_MASK       0x00080000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_IT_READY_INTR_SHIFT      19
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MDI_0_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_MASK               0x00040000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_SHIFT              18
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_HSCL_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_MVP_TOP_0_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved2_MASK                 0x0001ff00
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved2_SHIFT                8

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_RIGHT_INTR_MASK         0x00000080
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_RIGHT_INTR_SHIFT        7
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_LEFT_INTR_MASK          0x00000040
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_LEFT_INTR_SHIFT         6
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_BOTTOM_INTR_MASK        0x00000020
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT       5
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_TOP_INTR_MASK           0x00000010
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_TOP_INTR_SHIFT          4
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_LBOX_0_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved3_MASK                 0x0000000c
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_reserved3_SHIFT                2

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_MASK            0x00000002
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_SHIFT           1
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: R5F_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_SHIFT           0
#define BCHP_BVNM_INTR2_0_R5F_CLEAR_SCL_0_ERR_INTR_DEFAULT         0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved0_MASK           0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved0_SHIFT          25

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     24
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_DNR_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved1_MASK           0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved1_SHIFT          21

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_MASK   0x00100000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_SHIFT  20
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_IT_READY_INTR_MASK 0x00080000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_IT_READY_INTR_SHIFT 19
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_MASK         0x00040000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_SHIFT        18
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_HSCL_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_MASK      0x00020000
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_SHIFT     17
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_MVP_TOP_0_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved2_MASK           0x0001ff00
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved2_SHIFT          8

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_RIGHT_INTR_MASK   0x00000080
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_RIGHT_INTR_SHIFT  7
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_LEFT_INTR_MASK    0x00000040
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_LEFT_INTR_SHIFT   6
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_BOTTOM_INTR_MASK  0x00000020
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_BOTTOM_INTR_SHIFT 5
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_TOP_INTR_MASK     0x00000010
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_TOP_INTR_SHIFT    4
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_LBOX_0_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved3_MASK           0x0000000c
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_reserved3_SHIFT          2

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_MASK      0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_SHIFT     1
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0
#define BCHP_BVNM_INTR2_0_R5F_MASK_STATUS_SCL_0_ERR_INTR_DEFAULT   0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved0_MASK              0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved0_SHIFT             25

/* BVNM_INTR2_0 :: R5F_MASK_SET :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_MASK         0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_SHIFT        24
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_DNR_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved1_MASK              0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved1_SHIFT             21

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_MASK      0x00100000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_SHIFT     20
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_IT_READY_INTR_MASK    0x00080000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_IT_READY_INTR_SHIFT   19
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_MASK            0x00040000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_SHIFT           18
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_HSCL_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_MVP_TOP_0_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved2_MASK              0x0001ff00
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved2_SHIFT             8

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_RIGHT_INTR_MASK      0x00000080
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_RIGHT_INTR_SHIFT     7
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_LEFT_INTR_MASK       0x00000040
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_LEFT_INTR_SHIFT      6
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_BOTTOM_INTR_MASK     0x00000020
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_BOTTOM_INTR_SHIFT    5
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_TOP_INTR_MASK        0x00000010
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_TOP_INTR_SHIFT       4
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_LBOX_0_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved3_MASK              0x0000000c
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_reserved3_SHIFT             2

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_MASK         0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_SHIFT        1
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_SHIFT        0
#define BCHP_BVNM_INTR2_0_R5F_MASK_SET_SCL_0_ERR_INTR_DEFAULT      0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved0_MASK            0xfe000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved0_SHIFT           25

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x01000000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      24
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_DNR_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved1_MASK            0x00e00000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved1_SHIFT           21

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_MASK    0x00100000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_SHIFT   20
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_IT_READY_INTR_MASK  0x00080000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_IT_READY_INTR_SHIFT 19
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_MASK          0x00040000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_SHIFT         18
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_HSCL_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_MASK       0x00020000
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_SHIFT      17
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_MVP_TOP_0_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved2_MASK            0x0001ff00
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved2_SHIFT           8

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_RIGHT_INTR_MASK    0x00000080
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_RIGHT_INTR_SHIFT   7
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_LEFT_INTR_MASK     0x00000040
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_LEFT_INTR_SHIFT    6
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_BOTTOM_INTR_MASK   0x00000020
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT  5
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_TOP_INTR_MASK      0x00000010
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_TOP_INTR_SHIFT     4
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_LBOX_0_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved3_MASK            0x0000000c
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_reserved3_SHIFT           2

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_MASK       0x00000002
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_SHIFT      1
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: R5F_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0
#define BCHP_BVNM_INTR2_0_R5F_MASK_CLEAR_SCL_0_ERR_INTR_DEFAULT    0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_STATUS :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved0_MASK                0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved0_SHIFT               25

/* BVNM_INTR2_0 :: PCI_STATUS :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_MASK           0x01000000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_SHIFT          24
#define BCHP_BVNM_INTR2_0_PCI_STATUS_DNR_0_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved1_MASK                0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved1_SHIFT               21

/* BVNM_INTR2_0 :: PCI_STATUS :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_MASK        0x00100000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_SHIFT       20
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_BVB_IN_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_IT_READY_INTR_MASK      0x00080000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_IT_READY_INTR_SHIFT     19
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MDI_0_IT_READY_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_MASK              0x00040000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_SHIFT             18
#define BCHP_BVNM_INTR2_0_PCI_STATUS_HSCL_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_MASK           0x00020000
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_SHIFT          17
#define BCHP_BVNM_INTR2_0_PCI_STATUS_MVP_TOP_0_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved2_MASK                0x0001ff00
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved2_SHIFT               8

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_RIGHT_INTR_MASK        0x00000080
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_RIGHT_INTR_SHIFT       7
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_RIGHT_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_LEFT_INTR_MASK         0x00000040
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_LEFT_INTR_SHIFT        6
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_LEFT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_BOTTOM_INTR_MASK       0x00000020
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_BOTTOM_INTR_SHIFT      5
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_BOTTOM_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_TOP_INTR_MASK          0x00000010
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_TOP_INTR_SHIFT         4
#define BCHP_BVNM_INTR2_0_PCI_STATUS_LBOX_0_TOP_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved3_MASK                0x0000000c
#define BCHP_BVNM_INTR2_0_PCI_STATUS_reserved3_SHIFT               2

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_MASK           0x00000002
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_SHIFT          1
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_1_ERR_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_SHIFT          0
#define BCHP_BVNM_INTR2_0_PCI_STATUS_SCL_0_ERR_INTR_DEFAULT        0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_SET :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved0_MASK                   0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved0_SHIFT                  25

/* BVNM_INTR2_0 :: PCI_SET :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_MASK              0x01000000
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_SHIFT             24
#define BCHP_BVNM_INTR2_0_PCI_SET_DNR_0_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved1_MASK                   0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved1_SHIFT                  21

/* BVNM_INTR2_0 :: PCI_SET :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_MASK           0x00100000
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_SHIFT          20
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_BVB_IN_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_IT_READY_INTR_MASK         0x00080000
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_IT_READY_INTR_SHIFT        19
#define BCHP_BVNM_INTR2_0_PCI_SET_MDI_0_IT_READY_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_MASK                 0x00040000
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_SHIFT                18
#define BCHP_BVNM_INTR2_0_PCI_SET_HSCL_0_INTR_DEFAULT              0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_MASK              0x00020000
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_SHIFT             17
#define BCHP_BVNM_INTR2_0_PCI_SET_MVP_TOP_0_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved2_MASK                   0x0001ff00
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved2_SHIFT                  8

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_RIGHT_INTR_MASK           0x00000080
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_RIGHT_INTR_SHIFT          7
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_RIGHT_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_LEFT_INTR_MASK            0x00000040
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_LEFT_INTR_SHIFT           6
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_LEFT_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_BOTTOM_INTR_MASK          0x00000020
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_BOTTOM_INTR_SHIFT         5
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_BOTTOM_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_TOP_INTR_MASK             0x00000010
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_TOP_INTR_SHIFT            4
#define BCHP_BVNM_INTR2_0_PCI_SET_LBOX_0_TOP_INTR_DEFAULT          0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved3_MASK                   0x0000000c
#define BCHP_BVNM_INTR2_0_PCI_SET_reserved3_SHIFT                  2

/* BVNM_INTR2_0 :: PCI_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_MASK              0x00000002
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_SHIFT             1
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_1_ERR_INTR_DEFAULT           0x00000000

/* BVNM_INTR2_0 :: PCI_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_SHIFT             0
#define BCHP_BVNM_INTR2_0_PCI_SET_SCL_0_ERR_INTR_DEFAULT           0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved0_MASK                 0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved0_SHIFT                25

/* BVNM_INTR2_0 :: PCI_CLEAR :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_MASK            0x01000000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_SHIFT           24
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_DNR_0_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved1_MASK                 0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved1_SHIFT                21

/* BVNM_INTR2_0 :: PCI_CLEAR :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_MASK         0x00100000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_SHIFT        20
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_IT_READY_INTR_MASK       0x00080000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_IT_READY_INTR_SHIFT      19
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MDI_0_IT_READY_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_MASK               0x00040000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_SHIFT              18
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_HSCL_0_INTR_DEFAULT            0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_MASK            0x00020000
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_SHIFT           17
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_MVP_TOP_0_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved2_MASK                 0x0001ff00
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved2_SHIFT                8

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_RIGHT_INTR_MASK         0x00000080
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_RIGHT_INTR_SHIFT        7
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_RIGHT_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_LEFT_INTR_MASK          0x00000040
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_LEFT_INTR_SHIFT         6
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_LEFT_INTR_DEFAULT       0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_BOTTOM_INTR_MASK        0x00000020
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT       5
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_BOTTOM_INTR_DEFAULT     0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_TOP_INTR_MASK           0x00000010
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_TOP_INTR_SHIFT          4
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_LBOX_0_TOP_INTR_DEFAULT        0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved3_MASK                 0x0000000c
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_reserved3_SHIFT                2

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_MASK            0x00000002
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_SHIFT           1
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_1_ERR_INTR_DEFAULT         0x00000000

/* BVNM_INTR2_0 :: PCI_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_SHIFT           0
#define BCHP_BVNM_INTR2_0_PCI_CLEAR_SCL_0_ERR_INTR_DEFAULT         0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved0_MASK           0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT          25

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     24
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_DNR_0_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved1_MASK           0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved1_SHIFT          21

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_MASK   0x00100000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_SHIFT  20
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_IT_READY_INTR_MASK 0x00080000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_IT_READY_INTR_SHIFT 19
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_MASK         0x00040000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_SHIFT        18
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_HSCL_0_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_MASK      0x00020000
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_SHIFT     17
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_MVP_TOP_0_INTR_DEFAULT   0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved2_MASK           0x0001ff00
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved2_SHIFT          8

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_RIGHT_INTR_MASK   0x00000080
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_RIGHT_INTR_SHIFT  7
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_LEFT_INTR_MASK    0x00000040
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_LEFT_INTR_SHIFT   6
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_LEFT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_BOTTOM_INTR_MASK  0x00000020
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_BOTTOM_INTR_SHIFT 5
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_TOP_INTR_MASK     0x00000010
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_TOP_INTR_SHIFT    4
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_LBOX_0_TOP_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved3_MASK           0x0000000c
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_reserved3_SHIFT          2

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_MASK      0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_SHIFT     1
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_1_ERR_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0
#define BCHP_BVNM_INTR2_0_PCI_MASK_STATUS_SCL_0_ERR_INTR_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved0_MASK              0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved0_SHIFT             25

/* BVNM_INTR2_0 :: PCI_MASK_SET :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_MASK         0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_SHIFT        24
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_DNR_0_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved1_MASK              0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved1_SHIFT             21

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_MASK      0x00100000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_SHIFT     20
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_BVB_IN_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_IT_READY_INTR_MASK    0x00080000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_IT_READY_INTR_SHIFT   19
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_MASK            0x00040000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_SHIFT           18
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_HSCL_0_INTR_DEFAULT         0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_MASK         0x00020000
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_SHIFT        17
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_MVP_TOP_0_INTR_DEFAULT      0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved2_MASK              0x0001ff00
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved2_SHIFT             8

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_RIGHT_INTR_MASK      0x00000080
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_RIGHT_INTR_SHIFT     7
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_RIGHT_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_LEFT_INTR_MASK       0x00000040
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_LEFT_INTR_SHIFT      6
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_LEFT_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_BOTTOM_INTR_MASK     0x00000020
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_BOTTOM_INTR_SHIFT    5
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_BOTTOM_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_TOP_INTR_MASK        0x00000010
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_TOP_INTR_SHIFT       4
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_LBOX_0_TOP_INTR_DEFAULT     0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved3_MASK              0x0000000c
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_reserved3_SHIFT             2

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_MASK         0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_SHIFT        1
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_1_ERR_INTR_DEFAULT      0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_SHIFT        0
#define BCHP_BVNM_INTR2_0_PCI_MASK_SET_SCL_0_ERR_INTR_DEFAULT      0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:25] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK            0xfe000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT           25

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x01000000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      24
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_DNR_0_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved1 [23:21] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved1_MASK            0x00e00000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved1_SHIFT           21

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MDI_0_BVB_IN_INTR [20:20] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_MASK    0x00100000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_SHIFT   20
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_BVB_IN_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MDI_0_IT_READY_INTR [19:19] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_IT_READY_INTR_MASK  0x00080000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_IT_READY_INTR_SHIFT 19
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MDI_0_IT_READY_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: HSCL_0_INTR [18:18] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_MASK          0x00040000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_SHIFT         18
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_HSCL_0_INTR_DEFAULT       0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: MVP_TOP_0_INTR [17:17] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_MASK       0x00020000
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_SHIFT      17
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_MVP_TOP_0_INTR_DEFAULT    0x00000000

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved2 [16:08] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved2_MASK            0x0001ff00
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved2_SHIFT           8

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_RIGHT_INTR_MASK    0x00000080
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_RIGHT_INTR_SHIFT   7
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_RIGHT_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_LEFT_INTR_MASK     0x00000040
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_LEFT_INTR_SHIFT    6
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_LEFT_INTR_DEFAULT  0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_BOTTOM_INTR_MASK   0x00000020
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT  5
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_BOTTOM_INTR_DEFAULT 0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_TOP_INTR_MASK      0x00000010
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_TOP_INTR_SHIFT     4
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_LBOX_0_TOP_INTR_DEFAULT   0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: reserved3 [03:02] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved3_MASK            0x0000000c
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_reserved3_SHIFT           2

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_MASK       0x00000002
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_SHIFT      1
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_1_ERR_INTR_DEFAULT    0x00000001

/* BVNM_INTR2_0 :: PCI_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0
#define BCHP_BVNM_INTR2_0_PCI_MASK_CLEAR_SCL_0_ERR_INTR_DEFAULT    0x00000001

#endif /* #ifndef BCHP_BVNM_INTR2_0_H__ */

/* End of File */
