# ğŸ‘·ğŸ»â€â™‚ï¸ Hardware Engineer Jongsang's Github
* [![My GitHub stats](https://github-readme-stats.vercel.app/api?username=js4ngu)](https://github.com/js4ngu/github-readme-stats)
* [![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=js4ngu&layout=compact&langs_count=8)](https://github.com/anuraghazra/github-readme-stats)
---
* ğŸ™‹ğŸ»â€â™‚ï¸ Hi, I'm "**Jongsang Yoo**"
* ğŸ‘¨ğŸ»â€ğŸ“ Now, I'm studying **Computer Science & Engineering** (M.S. student) in Korea Univ.
* ğŸ‘¨ğŸ»â€ğŸ“ I majored **Eelctronic Engineering** (B.S. degree) in Myoungji Univ.
* ğŸ”¬ I'm currently focused on **"microprocessor architecture (RISC-V), custom vector ISAs for LLM acceleration, and SoC architecture"**.
* ğŸ”¬ I have also researched **"NTT-based hardware accelerators (targeting ZKP, FHE, PQC, etc.) using systolic array"**.


---
* ğŸ“¨ **jamin0513@korea.ac.kr**
* ğŸ“„ [**CV**](https://www.notion.so/CV-de49689bad7f45f1b45669358957d5c6?pvs=4)
* ğŸ“„ [**Portfolio**](https://right-blarney-ad5.notion.site/ABOUT-JONG-SANG-1bccf54efce348f1a788425029a6b408)
* ğŸ  [**Blog**](https://blog.naver.com/ben0513)
---
ğŸ“š **Skill Stack**
* C / Python
* STM32 / IAR
* FPGA : Xylinx - Verilog / Vivado, Vitis
* FPGA : Altera - Verilog / Quartus II
* Atmega / Atmel Studio
* Inventor, Fusion360
* Kicad
* PSIM
