Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jan  2 17:56:12 2025
| Host         : c01 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -slr -file slr_util_routed.rpt -pb slr_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu55c-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5181 |       |     23040 | 22.49 |
|   SLR1 -> SLR2                   |  2628 |       |           | 11.41 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2553 |       |           | 11.08 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  5314 |       |     23040 | 23.06 |
|   SLR0 -> SLR1                   |  2791 |       |           | 12.11 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  2523 |       |           | 10.95 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 10495 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2393 |  160 |
| SLR1      | 2562 |    0 | 2363 |
| SLR0      |   66 | 2725 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+-------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1 |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+-------+-------+--------+--------+--------+
| CLB                        |  51249 | 10491 |  6871 |  93.25 |  19.43 |  12.72 |
|   CLBL                     |  26913 |  5728 |  3548 |  91.92 |  19.56 |  12.12 |
|   CLBM                     |  24336 |  4763 |  3323 |  94.77 |  19.27 |  13.44 |
| CLB LUTs                   | 259148 | 58362 | 25387 |  58.94 |  13.51 |   5.88 |
|   LUT as Logic             | 234359 | 54694 | 23866 |  53.30 |  12.66 |   5.52 |
|     using O5 output only   |   1979 |   866 |   431 |   0.45 |   0.20 |   0.10 |
|     using O6 output only   | 171554 | 40573 | 16904 |  39.02 |   9.39 |   3.91 |
|     using O5 and O6        |  60826 | 13255 |  6531 |  13.83 |   3.07 |   1.51 |
|   LUT as Memory            |  24789 |  3668 |  1521 |  12.07 |   1.85 |   0.77 |
|     LUT as Distributed RAM |   9224 |  3532 |   820 |   4.49 |   1.79 |   0.41 |
|       using O5 output only |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    248 |   386 |     0 |   0.12 |   0.20 |   0.00 |
|       using O5 and O6      |   8976 |  3146 |   820 |   4.37 |   1.59 |   0.41 |
|     LUT as Shift Register  |  15565 |   136 |   701 |   7.58 |   0.07 |   0.35 |
|       using O5 output only |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   2822 |    80 |   667 |   1.37 |   0.04 |   0.34 |
|       using O5 and O6      |  12743 |    56 |    34 |   6.20 |   0.03 |   0.02 |
| CLB Registers              | 321304 | 66621 | 35186 |  36.54 |   7.71 |   4.07 |
| CARRY8                     |   5987 |   582 |   103 |  10.89 |   1.08 |   0.19 |
| F7 Muxes                   |   4475 |  1037 |   437 |   2.04 |   0.48 |   0.20 |
| F8 Muxes                   |    571 |   260 |     0 |   0.52 |   0.24 |   0.00 |
| F9 Muxes                   |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  495.5 |    90 |    50 |  73.74 |  13.39 |   7.44 |
|   RAMB36/FIFO              |    489 |    90 |    50 |  72.77 |  13.39 |   7.44 |
|   RAMB18                   |     13 |     0 |     0 |   0.97 |   0.00 |   0.00 |
| URAM                       |      0 |     0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |   1547 |     0 |     4 |  53.72 |   0.00 |   0.13 |
| Unique Control Sets        |   6378 |  3186 |  1083 |   5.80 |   2.95 |   1.00 |
+----------------------------+--------+-------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |        12 |    5.77 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        12 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


