# Single-Cycle-Processor-Design
The project was designed in Quartus Prime environment using SystemVerilog and simulated with ModelSim. I designed a single rhythm processor based on a simplified instruction set.
I didn't add the whole files for the project, just RTL codes and TestBenchs.
