Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar  6 09:05:22 2023
| Host         : LAPTOP-3TB8KCCP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.330      -61.902                     46                 1913        0.250        0.000                      0                 1913        3.750        0.000                       0                   307  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.330      -61.902                     46                 1913        0.250        0.000                      0                 1913        3.750        0.000                       0                   307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           46  Failing Endpoints,  Worst Slack       -2.330ns,  Total Violation      -61.902ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.330ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/status_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 2.327ns (34.064%)  route 4.504ns (65.936%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.707     5.310    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=104, routed)         0.698     6.463    mips/dp/pcreg/Q[2]
    SLICE_X5Y72          LUT4 (Prop_lut4_I2_O)        0.124     6.587 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.904     7.491    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y73          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.641 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.487     8.128    mips/dp/pcreg/rd10[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I0_O)        0.328     8.456 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=3, routed)           0.798     9.254    mips/dp/alu/srca[0]
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.780 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009     9.789    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.102 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[3]
                         net (fo=4, routed)           0.595    10.697    mips/dp/alu/aluout0_inferred__4/i__carry__0_n_4
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.306    11.003 r  mips/dp/alu/RAM_reg_0_255_0_0_i_11/O
                         net (fo=165, routed)         0.667    11.670    mips/dp/alu/A[2]
    SLICE_X5Y77          LUT5 (Prop_lut5_I1_O)        0.124    11.794 r  mips/dp/alu/status[0]_i_1_comp/O
                         net (fo=1, routed)           0.347    12.141    dmd/io/SR[0]
    SLICE_X3Y77          FDRE                                         r  dmd/io/status_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.591    10.014    dmd/io/clk
    SLICE_X3Y77          FDRE                                         r  dmd/io/status_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X3Y77          FDRE (Setup_fdre_C_R)       -0.426     9.811    dmd/io/status_reg[0]
  -------------------------------------------------------------------
                         required time                          9.811    
                         arrival time                         -12.141    
  -------------------------------------------------------------------
                         slack                                 -2.330    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 2.327ns (33.926%)  route 4.532ns (66.074%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.707     5.310    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=104, routed)         0.698     6.463    mips/dp/pcreg/Q[2]
    SLICE_X5Y72          LUT4 (Prop_lut4_I2_O)        0.124     6.587 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.904     7.491    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y73          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.641 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.487     8.128    mips/dp/pcreg/rd10[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I0_O)        0.328     8.456 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=3, routed)           0.798     9.254    mips/dp/alu/srca[0]
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.780 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009     9.789    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.102 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[3]
                         net (fo=4, routed)           0.595    10.697    mips/dp/alu/aluout0_inferred__4/i__carry__0_n_4
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.306    11.003 r  mips/dp/alu/RAM_reg_0_255_0_0_i_11/O
                         net (fo=165, routed)         0.675    11.678    mips/dp/alu/A[2]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.802 r  mips/dp/alu/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.367    12.169    dmd/io/led1_reg[0]_0[0]
    SLICE_X4Y78          FDRE                                         r  dmd/io/led1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.591    10.014    dmd/io/clk
    SLICE_X4Y78          FDRE                                         r  dmd/io/led1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X4Y78          FDRE (Setup_fdre_C_CE)      -0.202    10.035    dmd/io/led1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 2.327ns (33.926%)  route 4.532ns (66.074%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.707     5.310    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=104, routed)         0.698     6.463    mips/dp/pcreg/Q[2]
    SLICE_X5Y72          LUT4 (Prop_lut4_I2_O)        0.124     6.587 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.904     7.491    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y73          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.641 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.487     8.128    mips/dp/pcreg/rd10[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I0_O)        0.328     8.456 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=3, routed)           0.798     9.254    mips/dp/alu/srca[0]
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.780 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009     9.789    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.102 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[3]
                         net (fo=4, routed)           0.595    10.697    mips/dp/alu/aluout0_inferred__4/i__carry__0_n_4
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.306    11.003 r  mips/dp/alu/RAM_reg_0_255_0_0_i_11/O
                         net (fo=165, routed)         0.675    11.678    mips/dp/alu/A[2]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.802 r  mips/dp/alu/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.367    12.169    dmd/io/led1_reg[0]_0[0]
    SLICE_X4Y78          FDRE                                         r  dmd/io/led1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.591    10.014    dmd/io/clk
    SLICE_X4Y78          FDRE                                         r  dmd/io/led1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X4Y78          FDRE (Setup_fdre_C_CE)      -0.202    10.035    dmd/io/led1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 2.327ns (33.926%)  route 4.532ns (66.074%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.707     5.310    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=104, routed)         0.698     6.463    mips/dp/pcreg/Q[2]
    SLICE_X5Y72          LUT4 (Prop_lut4_I2_O)        0.124     6.587 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.904     7.491    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y73          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.641 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.487     8.128    mips/dp/pcreg/rd10[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I0_O)        0.328     8.456 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=3, routed)           0.798     9.254    mips/dp/alu/srca[0]
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.780 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009     9.789    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.102 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[3]
                         net (fo=4, routed)           0.595    10.697    mips/dp/alu/aluout0_inferred__4/i__carry__0_n_4
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.306    11.003 r  mips/dp/alu/RAM_reg_0_255_0_0_i_11/O
                         net (fo=165, routed)         0.675    11.678    mips/dp/alu/A[2]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.802 r  mips/dp/alu/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.367    12.169    dmd/io/led1_reg[0]_0[0]
    SLICE_X4Y78          FDRE                                         r  dmd/io/led1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.591    10.014    dmd/io/clk
    SLICE_X4Y78          FDRE                                         r  dmd/io/led1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X4Y78          FDRE (Setup_fdre_C_CE)      -0.202    10.035    dmd/io/led1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 2.327ns (33.926%)  route 4.532ns (66.074%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.707     5.310    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=104, routed)         0.698     6.463    mips/dp/pcreg/Q[2]
    SLICE_X5Y72          LUT4 (Prop_lut4_I2_O)        0.124     6.587 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.904     7.491    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y73          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.641 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.487     8.128    mips/dp/pcreg/rd10[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I0_O)        0.328     8.456 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=3, routed)           0.798     9.254    mips/dp/alu/srca[0]
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.780 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009     9.789    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.102 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[3]
                         net (fo=4, routed)           0.595    10.697    mips/dp/alu/aluout0_inferred__4/i__carry__0_n_4
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.306    11.003 r  mips/dp/alu/RAM_reg_0_255_0_0_i_11/O
                         net (fo=165, routed)         0.675    11.678    mips/dp/alu/A[2]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.802 r  mips/dp/alu/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.367    12.169    dmd/io/led1_reg[0]_0[0]
    SLICE_X4Y78          FDRE                                         r  dmd/io/led1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.591    10.014    dmd/io/clk
    SLICE_X4Y78          FDRE                                         r  dmd/io/led1_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X4Y78          FDRE (Setup_fdre_C_CE)      -0.202    10.035    dmd/io/led1_reg[7]
  -------------------------------------------------------------------
                         required time                         10.035    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/pReadData_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 2.227ns (31.415%)  route 4.862ns (68.585%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.707     5.310    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=104, routed)         0.698     6.463    mips/dp/pcreg/Q[2]
    SLICE_X5Y72          LUT4 (Prop_lut4_I2_O)        0.124     6.587 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.904     7.491    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y73          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.641 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.487     8.128    mips/dp/pcreg/rd10[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I0_O)        0.328     8.456 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=3, routed)           0.798     9.254    mips/dp/alu/srca[0]
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     9.869 r  mips/dp/alu/aluout0_inferred__4/i__carry/O[3]
                         net (fo=5, routed)           0.754    10.623    mips/dp/alu/aluout0_inferred__4/i__carry_n_4
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.306    10.929 r  mips/dp/alu/RAM_reg_0_255_0_0_i_19/O
                         net (fo=131, routed)         0.827    11.756    dmd/io/pReadData_reg[1]_1
    SLICE_X5Y71          LUT5 (Prop_lut5_I4_O)        0.124    11.880 r  dmd/io/pReadData[0]_i_2/O
                         net (fo=1, routed)           0.395    12.275    dmd/io/pReadData[0]_i_2_n_0
    SLICE_X7Y71          LUT4 (Prop_lut4_I0_O)        0.124    12.399 r  dmd/io/pReadData[0]_i_1/O
                         net (fo=1, routed)           0.000    12.399    dmd/io/pReadData[0]_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  dmd/io/pReadData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.591    10.014    dmd/io/clk
    SLICE_X7Y71          FDRE                                         r  dmd/io/pReadData_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.290    
                         clock uncertainty           -0.035    10.254    
    SLICE_X7Y71          FDRE (Setup_fdre_C_D)        0.032    10.286    dmd/io/pReadData_reg[0]
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.327ns (33.886%)  route 4.540ns (66.114%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.707     5.310    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=104, routed)         0.698     6.463    mips/dp/pcreg/Q[2]
    SLICE_X5Y72          LUT4 (Prop_lut4_I2_O)        0.124     6.587 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.904     7.491    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y73          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.641 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.487     8.128    mips/dp/pcreg/rd10[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I0_O)        0.328     8.456 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=3, routed)           0.798     9.254    mips/dp/alu/srca[0]
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.780 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009     9.789    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.102 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[3]
                         net (fo=4, routed)           0.595    10.697    mips/dp/alu/aluout0_inferred__4/i__carry__0_n_4
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.306    11.003 r  mips/dp/alu/RAM_reg_0_255_0_0_i_11/O
                         net (fo=165, routed)         0.675    11.678    mips/dp/alu/A[2]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.802 r  mips/dp/alu/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.375    12.177    dmd/io/led1_reg[0]_0[0]
    SLICE_X6Y78          FDRE                                         r  dmd/io/led1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.591    10.014    dmd/io/clk
    SLICE_X6Y78          FDRE                                         r  dmd/io/led1_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X6Y78          FDRE (Setup_fdre_C_CE)      -0.164    10.073    dmd/io/led1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.327ns (33.886%)  route 4.540ns (66.114%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.707     5.310    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=104, routed)         0.698     6.463    mips/dp/pcreg/Q[2]
    SLICE_X5Y72          LUT4 (Prop_lut4_I2_O)        0.124     6.587 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.904     7.491    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y73          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.641 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.487     8.128    mips/dp/pcreg/rd10[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I0_O)        0.328     8.456 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=3, routed)           0.798     9.254    mips/dp/alu/srca[0]
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.780 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009     9.789    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.102 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[3]
                         net (fo=4, routed)           0.595    10.697    mips/dp/alu/aluout0_inferred__4/i__carry__0_n_4
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.306    11.003 r  mips/dp/alu/RAM_reg_0_255_0_0_i_11/O
                         net (fo=165, routed)         0.675    11.678    mips/dp/alu/A[2]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.802 r  mips/dp/alu/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.375    12.177    dmd/io/led1_reg[0]_0[0]
    SLICE_X6Y78          FDRE                                         r  dmd/io/led1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.591    10.014    dmd/io/clk
    SLICE_X6Y78          FDRE                                         r  dmd/io/led1_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X6Y78          FDRE (Setup_fdre_C_CE)      -0.164    10.073    dmd/io/led1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.867ns  (logic 2.327ns (33.886%)  route 4.540ns (66.114%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.707     5.310    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=104, routed)         0.698     6.463    mips/dp/pcreg/Q[2]
    SLICE_X5Y72          LUT4 (Prop_lut4_I2_O)        0.124     6.587 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.904     7.491    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y73          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.641 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.487     8.128    mips/dp/pcreg/rd10[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I0_O)        0.328     8.456 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=3, routed)           0.798     9.254    mips/dp/alu/srca[0]
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.780 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009     9.789    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.102 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[3]
                         net (fo=4, routed)           0.595    10.697    mips/dp/alu/aluout0_inferred__4/i__carry__0_n_4
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.306    11.003 r  mips/dp/alu/RAM_reg_0_255_0_0_i_11/O
                         net (fo=165, routed)         0.675    11.678    mips/dp/alu/A[2]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.802 r  mips/dp/alu/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.375    12.177    dmd/io/led1_reg[0]_0[0]
    SLICE_X6Y78          FDRE                                         r  dmd/io/led1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.591    10.014    dmd/io/clk
    SLICE_X6Y78          FDRE                                         r  dmd/io/led1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X6Y78          FDRE (Setup_fdre_C_CE)      -0.164    10.073    dmd/io/led1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                 -2.104    

Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led1_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 2.327ns (33.890%)  route 4.539ns (66.110%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.707     5.310    mips/dp/pcreg/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y72          FDCE                                         r  mips/dp/pcreg/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  mips/dp/pcreg/q_reg[3]/Q
                         net (fo=104, routed)         0.698     6.463    mips/dp/pcreg/Q[2]
    SLICE_X5Y72          LUT4 (Prop_lut4_I2_O)        0.124     6.587 r  mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          0.904     7.491    mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRA0
    SLICE_X6Y73          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.641 r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/O
                         net (fo=5, routed)           0.487     8.128    mips/dp/pcreg/rd10[0]
    SLICE_X7Y73          LUT5 (Prop_lut5_I0_O)        0.328     8.456 r  mips/dp/pcreg/i__carry_i_4/O
                         net (fo=3, routed)           0.798     9.254    mips/dp/alu/srca[0]
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.780 r  mips/dp/alu/aluout0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.009     9.789    mips/dp/alu/aluout0_inferred__4/i__carry_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.102 r  mips/dp/alu/aluout0_inferred__4/i__carry__0/O[3]
                         net (fo=4, routed)           0.595    10.697    mips/dp/alu/aluout0_inferred__4/i__carry__0_n_4
    SLICE_X5Y75          LUT4 (Prop_lut4_I0_O)        0.306    11.003 r  mips/dp/alu/RAM_reg_0_255_0_0_i_11/O
                         net (fo=165, routed)         0.675    11.678    mips/dp/alu/A[2]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124    11.802 r  mips/dp/alu/led1[11]_i_1_comp/O
                         net (fo=12, routed)          0.375    12.176    dmd/io/led1_reg[0]_0[0]
    SLICE_X2Y77          FDRE                                         r  dmd/io/led1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.591    10.014    dmd/io/clk
    SLICE_X2Y77          FDRE                                         r  dmd/io/led1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X2Y77          FDRE (Setup_fdre_C_CE)      -0.164    10.073    dmd/io/led1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.073    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                 -2.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dmd/sg/clkdiv_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/sg/clkdiv_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 7.032 - 5.000 ) 
    Source Clock Delay      (SCD):    1.515ns = ( 6.515 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.596     6.515    dmd/sg/clk
    SLICE_X3Y69          FDRE                                         r  dmd/sg/clkdiv_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.146     6.661 r  dmd/sg/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     6.770    dmd/sg/clkdiv_reg_n_0_[15]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.878 r  dmd/sg/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.878    dmd/sg/clkdiv_reg[12]_i_1_n_4
    SLICE_X3Y69          FDRE                                         r  dmd/sg/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.867     7.032    dmd/sg/clk
    SLICE_X3Y69          FDRE                                         r  dmd/sg/clkdiv_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.515    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.112     6.627    dmd/sg/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.627    
                         arrival time                           6.878    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dmd/sg/clkdiv_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/sg/clkdiv_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 7.035 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.599     6.518    dmd/sg/clk
    SLICE_X3Y66          FDRE                                         r  dmd/sg/clkdiv_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.146     6.664 r  dmd/sg/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     6.773    dmd/sg/clkdiv_reg_n_0_[3]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.881 r  dmd/sg/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.881    dmd/sg/clkdiv_reg[0]_i_1_n_4
    SLICE_X3Y66          FDRE                                         r  dmd/sg/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.870     7.035    dmd/sg/clk
    SLICE_X3Y66          FDRE                                         r  dmd/sg/clkdiv_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.518    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.112     6.630    dmd/sg/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.630    
                         arrival time                           6.880    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dmd/sg/clkdiv_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/sg/clkdiv_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.598     6.517    dmd/sg/clk
    SLICE_X3Y67          FDRE                                         r  dmd/sg/clkdiv_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.146     6.663 r  dmd/sg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     6.772    dmd/sg/clkdiv_reg_n_0_[7]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.880 r  dmd/sg/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.880    dmd/sg/clkdiv_reg[4]_i_1_n_4
    SLICE_X3Y67          FDRE                                         r  dmd/sg/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.869     7.034    dmd/sg/clk
    SLICE_X3Y67          FDRE                                         r  dmd/sg/clkdiv_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.517    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.112     6.629    dmd/sg/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.629    
                         arrival time                           6.879    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dmd/sg/clkdiv_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/sg/clkdiv_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.254ns (70.132%)  route 0.108ns (29.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 7.033 - 5.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 6.516 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.597     6.516    dmd/sg/clk
    SLICE_X3Y68          FDRE                                         r  dmd/sg/clkdiv_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.146     6.662 r  dmd/sg/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     6.771    dmd/sg/clkdiv_reg_n_0_[11]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     6.879 r  dmd/sg/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.879    dmd/sg/clkdiv_reg[8]_i_1_n_4
    SLICE_X3Y68          FDRE                                         r  dmd/sg/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.868     7.033    dmd/sg/clk
    SLICE_X3Y68          FDRE                                         r  dmd/sg/clkdiv_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.516    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.112     6.628    dmd/sg/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.628    
                         arrival time                           6.878    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dmd/io/led1_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/io/led_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.167ns (46.139%)  route 0.195ns (53.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 7.026 - 5.000 ) 
    Source Clock Delay      (SCD):    1.513ns = ( 6.513 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.594     6.513    dmd/io/clk
    SLICE_X2Y77          FDRE                                         r  dmd/io/led1_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.167     6.680 r  dmd/io/led1_reg[0]/Q
                         net (fo=1, routed)           0.195     6.875    dmd/io/led1[0]
    SLICE_X0Y74          FDRE                                         r  dmd/io/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.861     7.026    dmd/io/clk
    SLICE_X0Y74          FDRE                                         r  dmd/io/led_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.546    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.077     6.623    dmd/io/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.623    
                         arrival time                           6.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dmd/sg/clkdiv_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/sg/clkdiv_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.366ns  (logic 0.261ns (71.278%)  route 0.105ns (28.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 7.032 - 5.000 ) 
    Source Clock Delay      (SCD):    1.515ns = ( 6.515 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.596     6.515    dmd/sg/clk
    SLICE_X3Y69          FDRE                                         r  dmd/sg/clkdiv_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.146     6.661 r  dmd/sg/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     6.767    dmd/sg/clkdiv_reg_n_0_[12]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.882 r  dmd/sg/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.882    dmd/sg/clkdiv_reg[12]_i_1_n_7
    SLICE_X3Y69          FDRE                                         r  dmd/sg/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.867     7.032    dmd/sg/clk
    SLICE_X3Y69          FDRE                                         r  dmd/sg/clkdiv_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.515    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.112     6.627    dmd/sg/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.627    
                         arrival time                           6.882    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dmd/sg/clkdiv_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/sg/clkdiv_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.366ns  (logic 0.261ns (71.278%)  route 0.105ns (28.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns = ( 7.031 - 5.000 ) 
    Source Clock Delay      (SCD):    1.514ns = ( 6.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.595     6.514    dmd/sg/clk
    SLICE_X3Y70          FDRE                                         r  dmd/sg/clkdiv_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.146     6.660 r  dmd/sg/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     6.766    dmd/sg/clkdiv_reg_n_0_[16]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.881 r  dmd/sg/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.881    dmd/sg/clkdiv_reg[16]_i_1_n_7
    SLICE_X3Y70          FDRE                                         r  dmd/sg/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.866     7.031    dmd/sg/clk
    SLICE_X3Y70          FDRE                                         r  dmd/sg/clkdiv_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.514    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.112     6.626    dmd/sg/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.626    
                         arrival time                           6.881    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dmd/sg/clkdiv_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/sg/clkdiv_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.366ns  (logic 0.261ns (71.278%)  route 0.105ns (28.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 6.517 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.598     6.517    dmd/sg/clk
    SLICE_X3Y67          FDRE                                         r  dmd/sg/clkdiv_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.146     6.663 r  dmd/sg/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.105     6.769    dmd/sg/clkdiv_reg_n_0_[4]
    SLICE_X3Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.884 r  dmd/sg/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.884    dmd/sg/clkdiv_reg[4]_i_1_n_7
    SLICE_X3Y67          FDRE                                         r  dmd/sg/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.869     7.034    dmd/sg/clk
    SLICE_X3Y67          FDRE                                         r  dmd/sg/clkdiv_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.517    
    SLICE_X3Y67          FDRE (Hold_fdre_C_D)         0.112     6.629    dmd/sg/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.629    
                         arrival time                           6.884    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dmd/sg/clkdiv_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/sg/clkdiv_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.366ns  (logic 0.261ns (71.278%)  route 0.105ns (28.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns = ( 7.033 - 5.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 6.516 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.597     6.516    dmd/sg/clk
    SLICE_X3Y68          FDRE                                         r  dmd/sg/clkdiv_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.146     6.662 r  dmd/sg/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.105     6.768    dmd/sg/clkdiv_reg_n_0_[8]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.883 r  dmd/sg/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.883    dmd/sg/clkdiv_reg[8]_i_1_n_7
    SLICE_X3Y68          FDRE                                         r  dmd/sg/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.868     7.033    dmd/sg/clk
    SLICE_X3Y68          FDRE                                         r  dmd/sg/clkdiv_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.516    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.112     6.628    dmd/sg/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.628    
                         arrival time                           6.883    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dmd/sg/clkdiv_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/sg/clkdiv_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.366ns  (logic 0.257ns (70.146%)  route 0.109ns (29.854%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 7.032 - 5.000 ) 
    Source Clock Delay      (SCD):    1.515ns = ( 6.515 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.596     6.515    dmd/sg/clk
    SLICE_X3Y69          FDRE                                         r  dmd/sg/clkdiv_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.146     6.661 r  dmd/sg/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.109     6.771    dmd/sg/clkdiv_reg_n_0_[14]
    SLICE_X3Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.882 r  dmd/sg/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.882    dmd/sg/clkdiv_reg[12]_i_1_n_5
    SLICE_X3Y69          FDRE                                         r  dmd/sg/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.867     7.032    dmd/sg/clk
    SLICE_X3Y69          FDRE                                         r  dmd/sg/clkdiv_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.515    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.112     6.627    dmd/sg/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.627    
                         arrival time                           6.882    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y66     dmd/sg/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y68     dmd/sg/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y68     dmd/sg/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X3Y69     dmd/sg/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X7Y72     mips/dp/pcreg/q_reg[2]_rep/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y72     mips/dp/pcreg/q_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y74     mips/dp/pcreg/q_reg[3]_rep/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X4Y76     mips/dp/pcreg/q_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X6Y72     mips/dp/pcreg/q_reg[4]_rep/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y73     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y73     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y73     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y73     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y73     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y73     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y73     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y73     mips/dp/rf/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y76     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y76     mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     dmd/dmem/RAM_reg_0_255_24_24/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     dmd/dmem/RAM_reg_0_255_24_24/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     dmd/dmem/RAM_reg_0_255_24_24/RAMS64E_C/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y82    mips/dp/rf/rf_reg_r2_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y83     dmd/dmem/RAM_reg_0_255_24_24/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y82    dmd/dmem/RAM_reg_0_255_30_30/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y82    dmd/dmem/RAM_reg_0_255_30_30/RAMS64E_B/CLK



