TimeQuest Timing Analyzer report for M3
Thu Jun 18 16:40:56 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Recovery: 'FPGA_CLK'
 15. Removal: 'FPGA_CLK'
 16. Minimum Pulse Width: 'FPGA_CLK'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Setup Transfers
 24. Hold Transfers
 25. Recovery Transfers
 26. Removal Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths
 30. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Thu Jun 18 16:40:54 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+------------------------------------------------+
; Fmax Summary                                   ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 9.55 MHz ; 9.55 MHz        ; FPGA_CLK   ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -94.739 ; -857.239      ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Recovery Summary                 ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 6.589 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Removal Summary                  ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 2.298 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 1.933 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                        ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -94.739 ; host_itf:inst10|my_clk_cnt[0]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 105.814    ;
; -94.662 ; host_itf:inst10|my_clk_cnt[1]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 105.737    ;
; -94.577 ; host_itf:inst10|my_clk_cnt[2]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 105.652    ;
; -94.541 ; host_itf:inst10|my_clk_cnt[3]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 105.616    ;
; -94.406 ; host_itf:inst10|my_clk_cnt[4]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 105.481    ;
; -94.370 ; host_itf:inst10|my_clk_cnt[5]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 105.445    ;
; -94.284 ; host_itf:inst10|my_clk_cnt[6]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 105.359    ;
; -94.154 ; host_itf:inst10|my_clk_cnt[7]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 105.229    ;
; -94.007 ; host_itf:inst10|my_clk_cnt[8]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 105.082    ;
; -93.871 ; host_itf:inst10|my_clk_cnt[9]                                                                                                                    ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 104.946    ;
; -93.835 ; host_itf:inst10|my_clk_cnt[10]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 104.910    ;
; -93.700 ; host_itf:inst10|my_clk_cnt[11]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 104.775    ;
; -93.664 ; host_itf:inst10|my_clk_cnt[12]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 104.739    ;
; -93.528 ; host_itf:inst10|my_clk_cnt[13]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 104.603    ;
; -93.442 ; host_itf:inst10|my_clk_cnt[14]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 104.517    ;
; -93.376 ; host_itf:inst10|my_clk_cnt[15]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.035      ; 104.451    ;
; -93.162 ; host_itf:inst10|my_clk_cnt[16]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 104.245    ;
; -93.085 ; host_itf:inst10|my_clk_cnt[17]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 104.168    ;
; -93.000 ; host_itf:inst10|my_clk_cnt[18]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 104.083    ;
; -92.964 ; host_itf:inst10|my_clk_cnt[19]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 104.047    ;
; -92.829 ; host_itf:inst10|my_clk_cnt[20]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 103.912    ;
; -92.793 ; host_itf:inst10|my_clk_cnt[21]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 103.876    ;
; -92.707 ; host_itf:inst10|my_clk_cnt[22]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 103.790    ;
; -92.577 ; host_itf:inst10|my_clk_cnt[23]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 103.660    ;
; -92.430 ; host_itf:inst10|my_clk_cnt[24]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 103.513    ;
; -92.294 ; host_itf:inst10|my_clk_cnt[25]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 103.377    ;
; -92.258 ; host_itf:inst10|my_clk_cnt[26]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 103.341    ;
; -92.123 ; host_itf:inst10|my_clk_cnt[27]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 103.206    ;
; -92.087 ; host_itf:inst10|my_clk_cnt[28]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 103.170    ;
; -91.951 ; host_itf:inst10|my_clk_cnt[29]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 103.034    ;
; -91.865 ; host_itf:inst10|my_clk_cnt[30]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 102.948    ;
; -90.962 ; host_itf:inst10|my_clk_cnt[31]                                                                                                                   ; host_itf:inst10|seg_clk                                                                                               ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.043      ; 102.045    ;
; -4.073  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 14.100     ;
; -3.849  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[3]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.897     ;
; -3.822  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[9]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.870     ;
; -3.773  ; processor:inst7|s_constK[5]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.800     ;
; -3.747  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.795     ;
; -3.656  ; processor:inst7|s_constK[3]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.013     ; 13.683     ;
; -3.631  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 13.676     ;
; -3.630  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 13.675     ;
; -3.616  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[2]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.007      ; 13.663     ;
; -3.610  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.647     ;
; -3.610  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.647     ;
; -3.601  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.507     ;
; -3.559  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[27]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.016     ; 13.481     ;
; -3.549  ; processor:inst7|s_constK[5]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[3]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.597     ;
; -3.522  ; processor:inst7|s_constK[5]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[9]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.570     ;
; -3.516  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.422     ;
; -3.473  ; processor:inst7|s_constK[29]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 13.512     ;
; -3.467  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 13.512     ;
; -3.461  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.016     ; 13.383     ;
; -3.461  ; processor:inst7|s_constK[18]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 13.493     ;
; -3.451  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[15]          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.488     ;
; -3.450  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[15]          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.487     ;
; -3.432  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[25]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.338     ;
; -3.432  ; processor:inst7|s_constK[3]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[3]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.480     ;
; -3.420  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.326     ;
; -3.415  ; processor:inst7|s_constK[23]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 13.454     ;
; -3.414  ; processor:inst7|s_constK[16]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 13.446     ;
; -3.405  ; processor:inst7|s_constK[3]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[9]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.453     ;
; -3.404  ; processor:inst7|s_constK[29]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[3]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 13.464     ;
; -3.396  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[3]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.007      ; 13.443     ;
; -3.386  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[25]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.016     ; 13.308     ;
; -3.385  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[29]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.016     ; 13.307     ;
; -3.378  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[9]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 13.447     ;
; -3.377  ; processor:inst7|s_constK[29]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[9]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 13.437     ;
; -3.356  ; processor:inst7|s_constK[25]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 13.395     ;
; -3.338  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.244     ;
; -3.335  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[1]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 13.373     ;
; -3.331  ; processor:inst7|s_constK[5]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 13.376     ;
; -3.330  ; processor:inst7|s_constK[5]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 13.375     ;
; -3.328  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[7]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.009      ; 13.377     ;
; -3.313  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[4]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.361     ;
; -3.310  ; processor:inst7|s_constK[5]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.347     ;
; -3.310  ; processor:inst7|s_constK[5]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.347     ;
; -3.301  ; processor:inst7|s_constK[17]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 13.333     ;
; -3.293  ; processor:inst7|s_constK[8]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 13.333     ;
; -3.292  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[0]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.002     ; 13.330     ;
; -3.287  ; processor:inst7|s_constK[25]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[3]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 13.347     ;
; -3.282  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[28]              ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.016     ; 13.204     ;
; -3.276  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[2]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[3]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.028      ; 13.344     ;
; -3.274  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[3]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.008      ; 13.322     ;
; -3.265  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[10]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1             ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.009      ; 13.314     ;
; -3.260  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[4]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.004     ; 13.296     ;
; -3.260  ; processor:inst7|s_constK[25]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[9]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.020      ; 13.320     ;
; -3.257  ; processor:inst7|s_constK[4]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[4]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.004     ; 13.293     ;
; -3.249  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|exp_result_ff[2]                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[9]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.028      ; 13.317     ;
; -3.214  ; processor:inst7|s_constK[3]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 13.259     ;
; -3.213  ; processor:inst7|s_constK[3]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 13.258     ;
; -3.193  ; processor:inst7|s_constK[3]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.230     ;
; -3.193  ; processor:inst7|s_constK[3]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.230     ;
; -3.186  ; processor:inst7|s_constK[29]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 13.243     ;
; -3.185  ; processor:inst7|s_constK[29]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[6]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.017      ; 13.242     ;
; -3.183  ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[3]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.029      ; 13.252     ;
; -3.167  ; processor:inst7|s_constK[5]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[2]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.005      ; 13.212     ;
; -3.165  ; processor:inst7|s_constK[29]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.009      ; 13.214     ;
; -3.165  ; processor:inst7|s_constK[29]                                                                                                                     ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[7]           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.009      ; 13.214     ;
; -3.159  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT2 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.032     ; 13.065     ;
; -3.151  ; processor:inst7|s_constK[5]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|datab_man_dffe1[15]          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.188     ;
; -3.150  ; processor:inst7|s_constK[5]                                                                                                                      ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[15]          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.003     ; 13.187     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; host_itf:inst10|seg_clk                                                                                                                                                                                             ; host_itf:inst10|seg_clk                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.IDLE                                                                                                                                                                                          ; processor:inst7|state.IDLE                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.COMPLETE                                                                                                                                                                                      ; processor:inst7|state.COMPLETE                                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|state.RUNNING                                                                                                                                                                                       ; processor:inst7|state.RUNNING                                                                                                                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0]           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1]           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[0]                                                                                                                                                                                          ; processor:inst7|cnt_clk[0]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[4]                                                                                                                                                                                          ; processor:inst7|cnt_clk[4]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[5]                                                                                                                                                                                          ; processor:inst7|cnt_clk[5]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[1]                                                                                                                                                                                          ; processor:inst7|cnt_clk[1]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[14]                                                                                                                                                                                         ; processor:inst7|cnt_clk[14]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[12]                                                                                                                                                                                         ; processor:inst7|cnt_clk[12]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[15]                                                                                                                                                                                         ; processor:inst7|cnt_clk[15]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[13]                                                                                                                                                                                         ; processor:inst7|cnt_clk[13]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[11]                                                                                                                                                                                         ; processor:inst7|cnt_clk[11]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[10]                                                                                                                                                                                         ; processor:inst7|cnt_clk[10]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[8]                                                                                                                                                                                          ; processor:inst7|cnt_clk[8]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[9]                                                                                                                                                                                          ; processor:inst7|cnt_clk[9]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[7]                                                                                                                                                                                          ; processor:inst7|cnt_clk[7]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[6]                                                                                                                                                                                          ; processor:inst7|cnt_clk[6]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[2]                                                                                                                                                                                          ; processor:inst7|cnt_clk[2]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[3]                                                                                                                                                                                          ; processor:inst7|cnt_clk[3]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[31]                                                                                                                                                                                         ; processor:inst7|cnt_clk[31]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[30]                                                                                                                                                                                         ; processor:inst7|cnt_clk[30]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[29]                                                                                                                                                                                         ; processor:inst7|cnt_clk[29]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[28]                                                                                                                                                                                         ; processor:inst7|cnt_clk[28]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[19]                                                                                                                                                                                         ; processor:inst7|cnt_clk[19]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[18]                                                                                                                                                                                         ; processor:inst7|cnt_clk[18]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[17]                                                                                                                                                                                         ; processor:inst7|cnt_clk[17]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[16]                                                                                                                                                                                         ; processor:inst7|cnt_clk[16]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[23]                                                                                                                                                                                         ; processor:inst7|cnt_clk[23]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[21]                                                                                                                                                                                         ; processor:inst7|cnt_clk[21]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[22]                                                                                                                                                                                         ; processor:inst7|cnt_clk[22]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[20]                                                                                                                                                                                         ; processor:inst7|cnt_clk[20]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[27]                                                                                                                                                                                         ; processor:inst7|cnt_clk[27]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[25]                                                                                                                                                                                         ; processor:inst7|cnt_clk[25]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[26]                                                                                                                                                                                         ; processor:inst7|cnt_clk[26]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|cnt_clk[24]                                                                                                                                                                                         ; processor:inst7|cnt_clk[24]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[21]                                                                                                                                                                                             ; processor:inst7|sum[21]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[22]                                                                                                                                                                                             ; processor:inst7|sum[22]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[23]                                                                                                                                                                                             ; processor:inst7|sum[23]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[20]                                                                                                                                                                                             ; processor:inst7|sum[20]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[18]                                                                                                                                                                                             ; processor:inst7|sum[18]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[17]                                                                                                                                                                                             ; processor:inst7|sum[17]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[19]                                                                                                                                                                                             ; processor:inst7|sum[19]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[16]                                                                                                                                                                                             ; processor:inst7|sum[16]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[27]                                                                                                                                                                                             ; processor:inst7|sum[27]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[24]                                                                                                                                                                                             ; processor:inst7|sum[24]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[25]                                                                                                                                                                                             ; processor:inst7|sum[25]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[26]                                                                                                                                                                                             ; processor:inst7|sum[26]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[31]                                                                                                                                                                                             ; processor:inst7|sum[31]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[30]                                                                                                                                                                                             ; processor:inst7|sum[30]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[28]                                                                                                                                                                                             ; processor:inst7|sum[28]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[29]                                                                                                                                                                                             ; processor:inst7|sum[29]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[15]                                                                                                                                                                                             ; processor:inst7|sum[15]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[14]                                                                                                                                                                                             ; processor:inst7|sum[14]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[12]                                                                                                                                                                                             ; processor:inst7|sum[12]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[13]                                                                                                                                                                                             ; processor:inst7|sum[13]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[8]                                                                                                                                                                                              ; processor:inst7|sum[8]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[11]                                                                                                                                                                                             ; processor:inst7|sum[11]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[9]                                                                                                                                                                                              ; processor:inst7|sum[9]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst7|sum[10]                                                                                                                                                                                             ; processor:inst7|sum[10]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.732 ; processor:inst7|fp_fx_conv:const3_mult_conv|fp_fx_conv_altfp_convert_u5o:fp_fx_conv_altfp_convert_u5o_component|exp_or_reg3                                                                                         ; processor:inst7|fp_fx_conv:const3_mult_conv|fp_fx_conv_altfp_convert_u5o:fp_fx_conv_altfp_convert_u5o_component|exp_or_reg4                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.038      ;
; 0.733 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe244                                                              ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe243                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.039      ;
; 0.736 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|priority_encoder_reg[4]                                                                                   ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|fx_fp_conv_altbarrel_shift_hrf:altbarrel_shift3|sel_pipec4r1d                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; host_itf:inst10|x8800_0004[12]                                                                                                                                                                                      ; processor:inst7|s_const1[12]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fp_fx_conv:const3_mult_conv|fp_fx_conv_altfp_convert_u5o:fp_fx_conv_altfp_convert_u5o_component|exp_and_reg1                                                                                        ; processor:inst7|fp_fx_conv:const3_mult_conv|fp_fx_conv_altfp_convert_u5o:fp_fx_conv_altfp_convert_u5o_component|exp_and_reg2                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes8[0]                                                                                          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes9[0]                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe224                                                              ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe223                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe294                                                              ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe293                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|sign_int_a_reg5                                                                                           ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|result_reg[31]                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|sign_int_a_reg4                                                                                           ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|sign_int_a_reg5                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.736 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|sign_int_a_reg3                                                                                           ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|sign_int_a_reg4                                                                                           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.042      ;
; 0.737 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff2[0]                                                                                                        ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff3[0]                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mantissa_pre_round_reg[8]                                                                                 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|result_reg[8]                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.737 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mantissa_pre_round_reg[11]                                                                                ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|result_reg[11]                                                                                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.043      ;
; 0.738 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe6[0]                                                                                                                        ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|sign_dffe7[0]                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.044      ;
; 0.739 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes5[0]                                                                                          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes6[0]                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.739 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mantissa_pre_round_reg[9]                                                                                 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|result_reg[9]                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.045      ;
; 0.740 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|cntr_lkf:cntr1|safe_q[1]                         ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|cntr_lkf:cntr1|safe_q[1]                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.046      ;
; 0.740 ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe212                                                              ; processor:inst7|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe6                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.046      ;
; 0.741 ; host_itf:inst10|x8800_000A[10]                                                                                                                                                                                      ; processor:inst7|s_const2[26]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes12[0]                                                                                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes13[0]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|sign_node_ff4[0]                                                                                                        ; processor:inst7|fp_fx_conv:const3_mult_conv|fp_fx_conv_altfp_convert_u5o:fp_fx_conv_altfp_convert_u5o_component|dataa_reg[31]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes10[0]                                                                                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes11[0]                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[17]                                                                                                       ; processor:inst7|fp_fx_conv:const3_mult_conv|fp_fx_conv_altfp_convert_u5o:fp_fx_conv_altfp_convert_u5o_component|dataa_reg[17]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|lpm_mult:man_product2_mult|mult_ebt:auto_generated|dffe293                                                              ; processor:inst7|fp_mult:const2_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_round_p[11]                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_add_sub:x_fixed_minus_xiln2|add_sub_hqh:auto_generated|pipeline_dffe[0]                                                          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xf_pre_dffe9[0]                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:xi_ln2_prod|mult_e7s:auto_generated|dffe17                                                                                  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xi_ln2_prod_dffe7[10]                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:xi_ln2_prod|mult_e7s:auto_generated|dffe22                                                                                  ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|xi_ln2_prod_dffe7[15]                                                                                                                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes1[0]                                                                                          ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|barrel_shifter_underflow_dffe2_15_pipes2[0]                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; host_itf:inst10|x8800_000A[8]                                                                                                                                                                                       ; processor:inst7|s_const2[24]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; host_itf:inst10|x8800_000A[7]                                                                                                                                                                                       ; processor:inst7|s_const2[23]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; host_itf:inst10|x8800_000C[10]                                                                                                                                                                                      ; processor:inst7|s_const3[10]                                                                                                                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[5]                                                                                                        ; processor:inst7|fp_fx_conv:const3_mult_conv|fp_fx_conv_altfp_convert_u5o:fp_fx_conv_altfp_convert_u5o_component|dataa_reg[5]                                                                                        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[12]                                                                                                       ; processor:inst7|fp_fx_conv:const3_mult_conv|fp_fx_conv_altfp_convert_u5o:fp_fx_conv_altfp_convert_u5o_component|dataa_reg[12]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst7|fp_mult:const3_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[11]                                                                                                       ; processor:inst7|fp_fx_conv:const3_mult_conv|fp_fx_conv_altfp_convert_u5o:fp_fx_conv_altfp_convert_u5o_component|dataa_reg[11]                                                                                       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes7[0]                                                                                                 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|distance_overflow_dffe2_15_pipes8[0]                                                                                                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 1.048      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a19                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a20                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a21                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a22                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a23                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a24                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a25                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a26                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a27                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.589 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a28                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.448      ;
; 6.986 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.049      ;
; 6.986 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.049      ;
; 6.986 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.081      ; 3.049      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a3            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a4            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a5            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a6            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a7            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a8            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a9            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a10           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a11           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a12           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a13           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a14           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 6.996 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a15           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.087      ; 3.045      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a21 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a22 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a23 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a24 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a25 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a26 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a27 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a28 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a29 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.376 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a30 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.660      ;
; 7.389 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.647      ;
; 7.389 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.647      ;
; 7.389 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.647      ;
; 7.389 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.647      ;
; 7.389 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.647      ;
; 7.389 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.647      ;
; 7.389 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.647      ;
; 7.389 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 2.647      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.298 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.647      ;
; 2.298 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.647      ;
; 2.298 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.647      ;
; 2.298 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.647      ;
; 2.298 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.647      ;
; 2.298 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.647      ;
; 2.298 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.647      ;
; 2.298 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.647      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a21 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a22 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a23 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a24 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a25 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a26 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a27 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a28 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a29 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.311 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|dffe6 ; processor:inst7|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_qfm:auto_generated|altsyncram_9461:altsyncram4|ram_block7a30 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 2.660      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a3            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a4            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a5            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a6            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a7            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a8            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a9            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a10           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a11           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a12           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a13           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a14           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.691 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a15           ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.087      ; 3.045      ;
; 2.701 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.049      ;
; 2.701 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.049      ;
; 2.701 ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.081      ; 3.049      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a19                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a20                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a21                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a22                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a23                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a24                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a25                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a26                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a27                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
; 3.098 ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a28                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.448      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst7|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0      ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; 13.738 ; 13.738 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 9.073  ; 9.073  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; 9.274  ; 9.274  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; 14.314 ; 14.314 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; 10.357 ; 10.357 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; 10.239 ; 10.239 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; 9.931  ; 9.931  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; 8.734  ; 8.734  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; 10.920 ; 10.920 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; 11.470 ; 11.470 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; 13.065 ; 13.065 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; 12.897 ; 12.897 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; 12.686 ; 12.686 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; 13.075 ; 13.075 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; 12.654 ; 12.654 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; 12.706 ; 12.706 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; 9.206  ; 9.206  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; 12.662 ; 12.662 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; 12.864 ; 12.864 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; 13.900 ; 13.900 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; 13.853 ; 13.853 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; 13.709 ; 13.709 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; 14.314 ; 14.314 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; 12.931 ; 12.931 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+---------------+------------+---------+---------+------------+-----------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference ;
+---------------+------------+---------+---------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; -10.621 ; -10.621 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; -0.119  ; -0.119  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; -6.157  ; -6.157  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; -5.451  ; -5.451  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; -7.240  ; -7.240  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; -6.629  ; -6.629  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; -6.403  ; -6.403  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; -5.451  ; -5.451  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; -7.803  ; -7.803  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; -8.353  ; -8.353  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; -9.948  ; -9.948  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; -9.780  ; -9.780  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; -9.569  ; -9.569  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; -9.958  ; -9.958  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; -9.537  ; -9.537  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; -9.589  ; -9.589  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; -5.879  ; -5.879  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; -9.545  ; -9.545  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; -9.747  ; -9.747  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; -10.783 ; -10.783 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; -10.736 ; -10.736 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; -10.592 ; -10.592 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; -11.197 ; -11.197 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; -9.814  ; -9.814  ; Rise       ; FPGA_CLK        ;
+---------------+------------+---------+---------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 9.213 ; 9.213 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 9.213 ; 9.213 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 9.174 ; 9.174 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 8.817 ; 8.817 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 8.817 ; 8.817 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.783 ; 8.783 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 9.174 ; 9.174 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 8.382 ; 8.382 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 8.382 ; 8.382 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 8.354 ; 8.354 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 9.174 ; 9.174 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 8.324 ; 8.324 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 8.324 ; 8.324 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 9.213 ; 9.213 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.883 ; 7.883 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.924 ; 7.924 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.886 ; 7.886 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.883 ; 7.883 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 9.213 ; 9.213 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 9.174 ; 9.174 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 8.817 ; 8.817 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 8.817 ; 8.817 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.783 ; 8.783 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 9.174 ; 9.174 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 8.382 ; 8.382 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 8.382 ; 8.382 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 8.354 ; 8.354 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 9.174 ; 9.174 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 8.324 ; 8.324 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 8.324 ; 8.324 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 9.213 ; 9.213 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.883 ; 7.883 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.924 ; 7.924 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.886 ; 7.886 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 13.648 ;    ;    ; 13.648 ;
; CPLD_0     ; XM0_DATA[1]  ; 13.609 ;    ;    ; 13.609 ;
; CPLD_0     ; XM0_DATA[2]  ; 13.252 ;    ;    ; 13.252 ;
; CPLD_0     ; XM0_DATA[3]  ; 13.252 ;    ;    ; 13.252 ;
; CPLD_0     ; XM0_DATA[4]  ; 13.218 ;    ;    ; 13.218 ;
; CPLD_0     ; XM0_DATA[5]  ; 13.609 ;    ;    ; 13.609 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.817 ;    ;    ; 12.817 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.817 ;    ;    ; 12.817 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.789 ;    ;    ; 12.789 ;
; CPLD_0     ; XM0_DATA[9]  ; 13.609 ;    ;    ; 13.609 ;
; CPLD_0     ; XM0_DATA[10] ; 12.759 ;    ;    ; 12.759 ;
; CPLD_0     ; XM0_DATA[11] ; 12.759 ;    ;    ; 12.759 ;
; CPLD_0     ; XM0_DATA[12] ; 13.648 ;    ;    ; 13.648 ;
; CPLD_0     ; XM0_DATA[13] ; 12.318 ;    ;    ; 12.318 ;
; CPLD_0     ; XM0_DATA[14] ; 12.359 ;    ;    ; 12.359 ;
; CPLD_0     ; XM0_DATA[15] ; 12.321 ;    ;    ; 12.321 ;
; XM0OEN     ; XM0_DATA[0]  ; 8.834  ;    ;    ; 8.834  ;
; XM0OEN     ; XM0_DATA[1]  ; 8.795  ;    ;    ; 8.795  ;
; XM0OEN     ; XM0_DATA[2]  ; 8.438  ;    ;    ; 8.438  ;
; XM0OEN     ; XM0_DATA[3]  ; 8.438  ;    ;    ; 8.438  ;
; XM0OEN     ; XM0_DATA[4]  ; 8.404  ;    ;    ; 8.404  ;
; XM0OEN     ; XM0_DATA[5]  ; 8.795  ;    ;    ; 8.795  ;
; XM0OEN     ; XM0_DATA[6]  ; 8.003  ;    ;    ; 8.003  ;
; XM0OEN     ; XM0_DATA[7]  ; 8.003  ;    ;    ; 8.003  ;
; XM0OEN     ; XM0_DATA[8]  ; 7.975  ;    ;    ; 7.975  ;
; XM0OEN     ; XM0_DATA[9]  ; 8.795  ;    ;    ; 8.795  ;
; XM0OEN     ; XM0_DATA[10] ; 7.945  ;    ;    ; 7.945  ;
; XM0OEN     ; XM0_DATA[11] ; 7.945  ;    ;    ; 7.945  ;
; XM0OEN     ; XM0_DATA[12] ; 8.834  ;    ;    ; 8.834  ;
; XM0OEN     ; XM0_DATA[13] ; 7.504  ;    ;    ; 7.504  ;
; XM0OEN     ; XM0_DATA[14] ; 7.545  ;    ;    ; 7.545  ;
; XM0OEN     ; XM0_DATA[15] ; 7.507  ;    ;    ; 7.507  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 13.648 ;    ;    ; 13.648 ;
; CPLD_0     ; XM0_DATA[1]  ; 13.609 ;    ;    ; 13.609 ;
; CPLD_0     ; XM0_DATA[2]  ; 13.252 ;    ;    ; 13.252 ;
; CPLD_0     ; XM0_DATA[3]  ; 13.252 ;    ;    ; 13.252 ;
; CPLD_0     ; XM0_DATA[4]  ; 13.218 ;    ;    ; 13.218 ;
; CPLD_0     ; XM0_DATA[5]  ; 13.609 ;    ;    ; 13.609 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.817 ;    ;    ; 12.817 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.817 ;    ;    ; 12.817 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.789 ;    ;    ; 12.789 ;
; CPLD_0     ; XM0_DATA[9]  ; 13.609 ;    ;    ; 13.609 ;
; CPLD_0     ; XM0_DATA[10] ; 12.759 ;    ;    ; 12.759 ;
; CPLD_0     ; XM0_DATA[11] ; 12.759 ;    ;    ; 12.759 ;
; CPLD_0     ; XM0_DATA[12] ; 13.648 ;    ;    ; 13.648 ;
; CPLD_0     ; XM0_DATA[13] ; 12.318 ;    ;    ; 12.318 ;
; CPLD_0     ; XM0_DATA[14] ; 12.359 ;    ;    ; 12.359 ;
; CPLD_0     ; XM0_DATA[15] ; 12.321 ;    ;    ; 12.321 ;
; XM0OEN     ; XM0_DATA[0]  ; 8.834  ;    ;    ; 8.834  ;
; XM0OEN     ; XM0_DATA[1]  ; 8.795  ;    ;    ; 8.795  ;
; XM0OEN     ; XM0_DATA[2]  ; 8.438  ;    ;    ; 8.438  ;
; XM0OEN     ; XM0_DATA[3]  ; 8.438  ;    ;    ; 8.438  ;
; XM0OEN     ; XM0_DATA[4]  ; 8.404  ;    ;    ; 8.404  ;
; XM0OEN     ; XM0_DATA[5]  ; 8.795  ;    ;    ; 8.795  ;
; XM0OEN     ; XM0_DATA[6]  ; 8.003  ;    ;    ; 8.003  ;
; XM0OEN     ; XM0_DATA[7]  ; 8.003  ;    ;    ; 8.003  ;
; XM0OEN     ; XM0_DATA[8]  ; 7.975  ;    ;    ; 7.975  ;
; XM0OEN     ; XM0_DATA[9]  ; 8.795  ;    ;    ; 8.795  ;
; XM0OEN     ; XM0_DATA[10] ; 7.945  ;    ;    ; 7.945  ;
; XM0OEN     ; XM0_DATA[11] ; 7.945  ;    ;    ; 7.945  ;
; XM0OEN     ; XM0_DATA[12] ; 8.834  ;    ;    ; 8.834  ;
; XM0OEN     ; XM0_DATA[13] ; 7.504  ;    ;    ; 7.504  ;
; XM0OEN     ; XM0_DATA[14] ; 7.545  ;    ;    ; 7.545  ;
; XM0OEN     ; XM0_DATA[15] ; 7.507  ;    ;    ; 7.507  ;
+------------+--------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 87       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 87       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 6626  ; 6626 ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Thu Jun 18 16:40:53 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst10|seg_clk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -94.739
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -94.739      -857.239 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: Worst-case recovery slack is 6.589
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     6.589         0.000 FPGA_CLK 
Info: Worst-case removal slack is 2.298
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.298         0.000 FPGA_CLK 
Info: Worst-case minimum pulse width slack is 1.933
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.933         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 291 megabytes
    Info: Processing ended: Thu Jun 18 16:40:56 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


