

================================================================
== Vivado HLS Report for 'cnn_2d_conv_d4x4_k3x3'
================================================================
* Date:           Wed Mar 17 22:48:27 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_2d_conv_d4x4_k3x3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   42|   42|   43|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 3  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 4  |   24|   24|        10|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1423|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|     36|     416|    744|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    596|
|Register         |        -|      -|    1432|     34|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     36|    1848|   2797|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     16|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |              Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |cnn_2d_conv_d4x4_bkb_U0             |cnn_2d_conv_d4x4_bkb              |        0|      4|    0|    0|
    |cnn_2d_conv_d4x4_bkb_U1             |cnn_2d_conv_d4x4_bkb              |        0|      4|    0|    0|
    |cnn_2d_conv_d4x4_bkb_U2             |cnn_2d_conv_d4x4_bkb              |        0|      4|    0|    0|
    |cnn_2d_conv_d4x4_bkb_U3             |cnn_2d_conv_d4x4_bkb              |        0|      4|    0|    0|
    |cnn_2d_conv_d4x4_bkb_U4             |cnn_2d_conv_d4x4_bkb              |        0|      4|    0|    0|
    |cnn_2d_conv_d4x4_bkb_U5             |cnn_2d_conv_d4x4_bkb              |        0|      4|    0|    0|
    |cnn_2d_conv_d4x4_bkb_U6             |cnn_2d_conv_d4x4_bkb              |        0|      4|    0|    0|
    |cnn_2d_conv_d4x4_bkb_U7             |cnn_2d_conv_d4x4_bkb              |        0|      4|    0|    0|
    |cnn_2d_conv_d4x4_bkb_U8             |cnn_2d_conv_d4x4_bkb              |        0|      4|    0|    0|
    |cnn_2d_conv_d4x4_cud_U9             |cnn_2d_conv_d4x4_cud              |        0|      0|    0|   32|
    |cnn_2d_conv_d4x4_cud_U10            |cnn_2d_conv_d4x4_cud              |        0|      0|    0|   32|
    |cnn_2d_conv_d4x4_k3x3_CTRL_s_axi_U  |cnn_2d_conv_d4x4_k3x3_CTRL_s_axi  |        0|      0|  416|  680|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                               |                                  |        0|     36|  416|  744|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next7_fu_900_p2       |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_720_p2        |     +    |      0|  0|   3|           3|           1|
    |readCount_fu_925_p2                  |     +    |      0|  0|  32|          32|           1|
    |tmp3_fu_1326_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_1332_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp5_fu_1347_p2                      |     +    |      0|  0|  16|          32|          32|
    |tmp6_fu_1351_p2                      |     +    |      0|  0|  16|          32|          32|
    |tmp7_fu_1355_p2                      |     +    |      0|  0|  16|          32|          32|
    |tmp8_fu_1359_p2                      |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1364_p2                      |     +    |      0|  0|  16|          32|          32|
    |tmp_data_V_fu_1370_p2                |     +    |      0|  0|  16|          32|          32|
    |writeCount_fu_1341_p2                |     +    |      0|  0|  32|          32|           1|
    |x_1_fu_601_p2                        |     +    |      0|  0|   3|           1|           3|
    |x_2_fu_627_p2                        |     +    |      0|  0|   3|           3|           1|
    |x_3_fu_774_p2                        |     +    |      0|  0|   2|           2|           1|
    |x_4_fu_1046_p2                       |     +    |      0|  0|   3|           3|           1|
    |y9_fu_760_p2                         |     +    |      0|  0|   2|           2|           1|
    |y_s_fu_953_p2                        |     +    |      0|  0|   3|           3|           1|
    |ap_condition_977                     |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   1|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |cond1_fu_746_p2                      |   icmp   |      0|  0|   1|           2|           1|
    |cond1_mid1_fu_740_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |cond2_fu_780_p2                      |   icmp   |      0|  0|   1|           2|           1|
    |cond_fu_595_p2                       |   icmp   |      0|  0|   2|           2|           3|
    |exitcond1_fu_585_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond2_fu_939_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond4_fu_621_p2                  |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_flatten8_fu_894_p2          |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_flatten_fu_714_p2           |   icmp   |      0|  0|   2|           3|           4|
    |exitcond_fu_726_p2                   |   icmp   |      0|  0|   1|           2|           2|
    |icmp_fu_919_p2                       |   icmp   |      0|  0|  10|          28|           1|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp2_fu_1175_p2                  |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp3_fu_1180_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_1185_p2                  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp7_fu_642_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp9_fu_647_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_637_p2                    |   icmp   |      0|  0|   2|           2|           3|
    |tmp_1_i_fu_1013_p2                   |   icmp   |      0|  0|   2|           3|           2|
    |tmp_2_i_fu_985_p2                    |   icmp   |      0|  0|   2|           3|           2|
    |tmp_2_i_mid1_fu_979_p2               |   icmp   |      0|  0|   2|           3|           2|
    |tmp_i_15_fu_1007_p2                  |   icmp   |      0|  0|   2|           3|           1|
    |tmp_i_fu_965_p2                      |   icmp   |      0|  0|   2|           3|           1|
    |tmp_i_mid1_fu_959_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_last_V_fu_1377_p2                |   icmp   |      0|  0|  11|          32|           3|
    |ap_condition_1897                    |    or    |      0|  0|   1|           1|           1|
    |or_cond2_fu_1190_p2                  |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_652_p2                    |    or    |      0|  0|   1|           1|           1|
    |p_i_fu_1031_p2                       |    or    |      0|  0|   1|           1|           1|
    |tmp1_fu_1019_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp2_fu_1025_p2                      |    or    |      0|  0|   1|           1|           1|
    |cond1_mid2_fu_752_p3                 |  select  |      0|  0|   1|           1|           1|
    |lineBuffer_0_3_13_fu_1236_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_14_fu_1244_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_1_fu_607_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_4_fu_614_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_6_fu_1204_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_7_fu_1220_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_0_3_9_fu_1228_p3          |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_10_fu_1278_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_11_fu_1294_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_18_fu_1302_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_19_fu_1310_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_20_fu_1318_p3         |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_2_fu_666_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_4_fu_682_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_6_fu_690_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_7_fu_698_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_1_3_9_fu_706_p3           |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_load37_ph_fu_786_p3       |  select  |      0|  0|  32|           1|          32|
    |lineBuffer_load38_ph_fu_794_p3       |  select  |      0|  0|  32|           1|          32|
    |newSel1_fu_1286_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_674_p3                    |  select  |      0|  0|  32|           1|          32|
    |newSel4_fu_1196_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel6_fu_1212_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel8_fu_1270_p3                   |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_658_p3                     |  select  |      0|  0|  32|           1|          32|
    |tmp_2_i_mid2_fu_991_p3               |  select  |      0|  0|   1|           1|           1|
    |tmp_i_mid2_fu_971_p3                 |  select  |      0|  0|   1|           1|           1|
    |window_1_1_2_fu_802_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_1_fu_818_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_3_fu_826_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_4_fu_834_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_5_fu_842_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_6_fu_850_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_7_fu_858_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_8_fu_866_p3               |  select  |      0|  0|  32|           1|          32|
    |window_2_2_fu_810_p3                 |  select  |      0|  0|  32|           1|          32|
    |x4_mid2_fu_732_p3                    |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_945_p3              |  select  |      0|  0|   3|           1|           1|
    |y3_mid2_fu_766_p3                    |  select  |      0|  0|   2|           1|           2|
    |y_assign_mid2_fu_999_p3              |  select  |      0|  0|   3|           1|           3|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|1423|         519|        1435|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   4|         10|    1|         10|
    |ap_enable_reg_pp3_iter1        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter3        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter9        |   1|          2|    1|          2|
    |inStream_TDATA_blk_n           |   1|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |  32|          2|   32|         64|
    |inStream_V_data_V_0_state      |   2|          3|    2|          6|
    |inStream_V_dest_V_0_state      |   2|          3|    2|          6|
    |indvar_flatten6_reg_451        |   5|          2|    5|         10|
    |indvar_flatten_reg_382         |   3|          2|    3|          6|
    |lineBuffer_0_2_s_reg_534       |  32|          2|   32|         64|
    |lineBuffer_0_3_3_reg_524       |  32|          2|   32|         64|
    |lineBuffer_1_2_3_reg_494       |  32|          2|   32|         64|
    |lineBuffer_1_3_17_reg_504      |  32|          2|   32|         64|
    |lineBuffer_1_3_1_reg_514       |  32|          2|   32|         64|
    |lineBuffer_1_3_3_reg_484       |  32|          2|   32|         64|
    |outStream_TDATA_blk_n          |   1|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |  32|          2|   32|         64|
    |outStream_V_data_V_1_state     |   2|          3|    2|          6|
    |outStream_V_dest_V_1_state     |   2|          3|    2|          6|
    |outStream_V_id_V_1_state       |   2|          3|    2|          6|
    |outStream_V_keep_V_1_state     |   2|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |   1|          2|    1|          2|
    |outStream_V_last_V_1_state     |   2|          3|    2|          6|
    |outStream_V_strb_V_1_state     |   2|          3|    2|          6|
    |outStream_V_user_V_1_state     |   2|          3|    2|          6|
    |readCount_1_fu_182             |  32|          2|   32|         64|
    |window_1_0_phi_fu_569_p4       |  32|          2|   32|         64|
    |window_1_0_reg_566             |  32|          2|   32|         64|
    |window_1_1_phi_fu_558_p4       |  32|          2|   32|         64|
    |window_1_1_reg_555             |  32|          2|   32|         64|
    |window_2_0_phi_fu_547_p4       |  32|          2|   32|         64|
    |window_2_0_reg_544             |  32|          2|   32|         64|
    |window_2_1_fu_174              |  32|          2|   32|         64|
    |writeCount_1_fu_178            |  32|          2|   32|         64|
    |x1_reg_371                     |   3|          2|    3|          6|
    |x4_reg_440                     |   2|          2|    2|          4|
    |x_assign_reg_473               |   3|          2|    3|          6|
    |x_reg_312                      |   3|          2|    3|          6|
    |y3_reg_393                     |   2|          2|    2|          4|
    |y_assign_reg_462               |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 596|         99|  593|       1212|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8         |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9         |   1|   0|    1|          0|
    |cond_reg_1393                   |   1|   0|    1|          0|
    |exitcond1_reg_1389              |   1|   0|    1|          0|
    |exitcond4_reg_1414              |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1554      |   1|   0|    1|          0|
    |icmp_reg_1563                   |   1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_data_V_0_state       |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state       |   2|   0|    2|          0|
    |indvar_flatten6_reg_451         |   5|   0|    5|          0|
    |indvar_flatten_reg_382          |   3|   0|    3|          0|
    |lineBuffer_0_2_reg_300          |  32|   0|   32|          0|
    |lineBuffer_0_2_s_reg_534        |  32|   0|   32|          0|
    |lineBuffer_0_3_15_reg_1666      |  32|   0|   32|          0|
    |lineBuffer_0_3_3_reg_524        |  32|   0|   32|          0|
    |lineBuffer_0_3_5_fu_166         |  32|   0|   32|          0|
    |lineBuffer_0_3_8_fu_170         |  32|   0|   32|          0|
    |lineBuffer_0_3_reg_288          |  32|   0|   32|          0|
    |lineBuffer_1_2_3_reg_494        |  32|   0|   32|          0|
    |lineBuffer_1_2_reg_335          |  32|   0|   32|          0|
    |lineBuffer_1_3_17_reg_504       |  32|   0|   32|          0|
    |lineBuffer_1_3_1_reg_514        |  32|   0|   32|          0|
    |lineBuffer_1_3_3_reg_484        |  32|   0|   32|          0|
    |lineBuffer_1_3_5_reg_347        |  32|   0|   32|          0|
    |lineBuffer_1_3_8_reg_359        |  32|   0|   32|          0|
    |lineBuffer_1_3_reg_323          |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_data_V_1_state      |   2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state      |   2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_id_V_1_state        |   2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state      |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_last_V_1_state      |   2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state      |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_user_V_1_state      |   2|   0|    2|          0|
    |p_i_reg_1578                    |   1|   0|    1|          0|
    |readCount_1_fu_182              |  32|   0|   32|          0|
    |tmp3_reg_1726                   |  32|   0|   32|          0|
    |tmp4_reg_1731                   |  32|   0|   32|          0|
    |tmp_3_reg_1423                  |   2|   0|    2|          0|
    |tmp_6_reg_1582                  |   2|   0|    2|          0|
    |tmp_8_1_1_i_reg_1701            |  32|   0|   32|          0|
    |tmp_8_1_2_i_reg_1706            |  32|   0|   32|          0|
    |tmp_8_2_1_i_reg_1716            |  32|   0|   32|          0|
    |tmp_8_2_2_i_reg_1721            |  32|   0|   32|          0|
    |tmp_8_2_i_reg_1711              |  32|   0|   32|          0|
    |window_0_0_fu_150               |  32|   0|   32|          0|
    |window_0_0_read_as_fu_146       |  32|   0|   32|          0|
    |window_0_1_fu_154               |  32|   0|   32|          0|
    |window_1_0_read_as_fu_158       |  32|   0|   32|          0|
    |window_1_0_reg_566              |  32|   0|   32|          0|
    |window_1_1_1_reg_428            |  32|   0|   32|          0|
    |window_1_1_reg_555              |  32|   0|   32|          0|
    |window_1_2_1_reg_416            |  32|   0|   32|          0|
    |window_2_0_read_as_fu_162       |  32|   0|   32|          0|
    |window_2_0_reg_544              |  32|   0|   32|          0|
    |window_2_1_1_reg_404            |  32|   0|   32|          0|
    |window_2_1_2_reg_1567           |  32|   0|   32|          0|
    |window_2_1_fu_174               |  32|   0|   32|          0|
    |window_2_2_2_fu_142             |  32|   0|   32|          0|
    |writeCount_1_fu_178             |  32|   0|   32|          0|
    |x1_reg_371                      |   3|   0|    3|          0|
    |x4_reg_440                      |   2|   0|    2|          0|
    |x_assign_reg_473                |   3|   0|    3|          0|
    |x_reg_312                       |   3|   0|    3|          0|
    |y3_reg_393                      |   2|   0|    2|          0|
    |y_assign_reg_462                |   3|   0|    3|          0|
    |exitcond_flatten8_reg_1554      |   0|   1|    1|          0|
    |p_i_reg_1578                    |   0|   1|    1|          0|
    |window_2_1_2_reg_1567           |   0|  32|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1432|  34| 1466|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID  |  in |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_AWREADY  | out |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_AWADDR   |  in |    7|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_WVALID   |  in |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_WREADY   | out |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_WDATA    |  in |   32|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_WSTRB    |  in |    4|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_ARVALID  |  in |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_ARREADY  | out |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_ARADDR   |  in |    7|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_RVALID   | out |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_RREADY   |  in |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_RDATA    | out |   32|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_RRESP    | out |    2|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_BVALID   | out |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_BREADY   |  in |    1|    s_axi   |          CTRL         |    pointer   |
|s_axi_CTRL_BRESP    | out |    2|    s_axi   |          CTRL         |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs | cnn_2d_conv_d4x4_k3x3 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs | cnn_2d_conv_d4x4_k3x3 | return value |
|interrupt           | out |    1| ap_ctrl_hs | cnn_2d_conv_d4x4_k3x3 | return value |
|inStream_TDATA      |  in |   32|    axis    |   inStream_V_data_V   |    pointer   |
|inStream_TVALID     |  in |    1|    axis    |   inStream_V_dest_V   |    pointer   |
|inStream_TREADY     | out |    1|    axis    |   inStream_V_dest_V   |    pointer   |
|inStream_TDEST      |  in |    6|    axis    |   inStream_V_dest_V   |    pointer   |
|inStream_TKEEP      |  in |    4|    axis    |   inStream_V_keep_V   |    pointer   |
|inStream_TSTRB      |  in |    4|    axis    |   inStream_V_strb_V   |    pointer   |
|inStream_TUSER      |  in |    2|    axis    |   inStream_V_user_V   |    pointer   |
|inStream_TLAST      |  in |    1|    axis    |   inStream_V_last_V   |    pointer   |
|inStream_TID        |  in |    5|    axis    |    inStream_V_id_V    |    pointer   |
|outStream_TDATA     | out |   32|    axis    |   outStream_V_data_V  |    pointer   |
|outStream_TVALID    | out |    1|    axis    |   outStream_V_dest_V  |    pointer   |
|outStream_TREADY    |  in |    1|    axis    |   outStream_V_dest_V  |    pointer   |
|outStream_TDEST     | out |    6|    axis    |   outStream_V_dest_V  |    pointer   |
|outStream_TKEEP     | out |    4|    axis    |   outStream_V_keep_V  |    pointer   |
|outStream_TSTRB     | out |    4|    axis    |   outStream_V_strb_V  |    pointer   |
|outStream_TUSER     | out |    2|    axis    |   outStream_V_user_V  |    pointer   |
|outStream_TLAST     | out |    1|    axis    |   outStream_V_last_V  |    pointer   |
|outStream_TID       | out |    5|    axis    |    outStream_V_id_V   |    pointer   |
+--------------------+-----+-----+------------+-----------------------+--------------+

