strict digraph "" {
	node [label="\N"];
	"753:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2170026450>",
		clk_sens=False,
		fillcolor=gold,
		label="753:AL",
		sens="['data_req_dec', 'lsu_load_err_i', 'instr_multicycle_done_q', 'regfile_we_dec', 'WAIT_MULTICYCLE', 'multdiv_en_dec', 'IDLE', 'branch_\
decision_i', 'branch_in_dec', 'id_wb_fsm_cs', 'jump_in_dec']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['data_req_dec', 'lsu_load_err_i', 'instr_multicycle_done_q', 'regfile_we_dec', 'lsu_valid_i', 'instr_fetch_err_i', 'instr_new_i', '\
multdiv_en_dec', 'IDLE', 'branch_decision_i', 'WAIT_MULTICYCLE', 'branch_in_dec', 'id_wb_fsm_cs', 'jump_in_dec', 'ex_valid_i']"];
	"753:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2170026510>",
		fillcolor=turquoise,
		label="753:BL
id_wb_fsm_ns = id_wb_fsm_cs;
instr_multicycle_done_n = instr_multicycle_done_q;
regfile_we_wb = 1'b0;
stall_lsu = 1'b0;
stall_\
multdiv = 1'b0;
stall_jump = 1'b0;
stall_branch = 1'b0;
branch_set_n = 1'b0;
perf_branch_o = 1'b0;
instr_ret_o = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026550>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026750>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f21700268d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026a50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026b90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026d10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026e50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170026fd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217002a190>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217002a310>]",
		style=filled,
		typ=Block];
	"753:AL" -> "753:BL"	 [cond="[]",
		lineno=None];
	"796:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f216ffdb790>",
		fillcolor=lightcyan,
		label="796:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"797:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f216ffdb850>",
		fillcolor=springgreen,
		label="797:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"796:CA" -> "797:IF"	 [cond="[]",
		lineno=None];
	"786:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2170032e50>",
		fillcolor=turquoise,
		label="786:BL
id_wb_fsm_ns = WAIT_MULTICYCLE;
stall_jump = 1'b1;
instr_multicycle_done_n = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170032e90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffdb090>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffdb1d0>]",
		style=filled,
		typ=Block];
	"Leaf_753:AL"	 [def_var="['id_wb_fsm_ns', 'stall_branch', 'perf_branch_o', 'instr_ret_o', 'branch_set_n', 'stall_multdiv', 'stall_lsu', 'stall_jump', 'regfile_\
we_wb', 'instr_multicycle_done_n']",
		label="Leaf_753:AL"];
	"786:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"773:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217002ab90>",
		fillcolor=lightcyan,
		label="773:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"773:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217002ac50>",
		fillcolor=turquoise,
		label="773:BL
id_wb_fsm_ns = WAIT_MULTICYCLE;
stall_multdiv = 1'b1;
instr_multicycle_done_n = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217002ac90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217002ae50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217002afd0>]",
		style=filled,
		typ=Block];
	"773:CA" -> "773:BL"	 [cond="[]",
		lineno=None];
	"778:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2170032190>",
		fillcolor=lightcyan,
		label="778:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"778:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2170032250>",
		fillcolor=turquoise,
		label="778:BL
id_wb_fsm_ns = (branch_decision_i)? WAIT_MULTICYCLE : IDLE;
stall_branch = branch_decision_i;
instr_multicycle_done_n = ~\
branch_decision_i;
branch_set_n = branch_decision_i;
perf_branch_o = 1'b1;
instr_ret_o = ~branch_decision_i;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170032290>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170032550>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170032710>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170032910>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170032ad0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2170032c50>]",
		style=filled,
		typ=Block];
	"778:CA" -> "778:BL"	 [cond="[]",
		lineno=None];
	"809:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f216ffbe810>",
		fillcolor=lightcyan,
		label="809:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"809:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffbe7d0>",
		fillcolor=cadetblue,
		label="809:BS
id_wb_fsm_ns = 1'bX;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffbe7d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"809:CA" -> "809:BS"	 [cond="[]",
		lineno=None];
	"768:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f217002a710>",
		fillcolor=turquoise,
		label="768:BL
id_wb_fsm_ns = WAIT_MULTICYCLE;
stall_lsu = 1'b1;
instr_multicycle_done_n = 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217002a750>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217002a8d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f217002aa10>]",
		style=filled,
		typ=Block];
	"768:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"797:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f216ffdbe90>",
		fillcolor=turquoise,
		label="797:BL
id_wb_fsm_ns = IDLE;
instr_multicycle_done_n = 1'b1;
regfile_we_wb = regfile_we_dec & ~lsu_load_err_i;
instr_ret_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffdbed0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffbe0d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffbe210>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffbe450>]",
		style=filled,
		typ=Block];
	"797:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"791:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f216ffdb390>",
		fillcolor=turquoise,
		label="791:BL
instr_multicycle_done_n = 1'b0;
instr_ret_o = 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffdb3d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffdb550>]",
		style=filled,
		typ=Block];
	"791:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"767:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f217002a5d0>",
		fillcolor=linen,
		label="767:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"767:CS" -> "773:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"767:CS" -> "778:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"786:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f2170032dd0>",
		fillcolor=lightcyan,
		label="786:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"767:CS" -> "786:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"791:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f216ffdb350>",
		fillcolor=lightcyan,
		label="791:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"767:CS" -> "791:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"768:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217002a650>",
		fillcolor=lightcyan,
		label="768:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"767:CS" -> "768:CA"	 [cond="[]",
		label="1'b1",
		lineno=767];
	"765:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f217002a490>",
		fillcolor=lightcyan,
		label="765:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"766:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f217002a510>",
		fillcolor=springgreen,
		label="766:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"765:CA" -> "766:IF"	 [cond="[]",
		lineno=None];
	"797:IF" -> "797:BL"	 [cond="['data_req_dec', 'lsu_valid_i', 'data_req_dec', 'ex_valid_i']",
		label="(data_req_dec & lsu_valid_i | ~data_req_dec & ex_valid_i)",
		lineno=797];
	"803:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f216ffdb890>",
		fillcolor=turquoise,
		label="803:BL
stall_lsu = data_req_dec;
stall_multdiv = multdiv_en_dec;
stall_branch = branch_in_dec;
stall_jump = jump_in_dec;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffdb8d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffdba50>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffdbbd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f216ffdbd50>]",
		style=filled,
		typ=Block];
	"797:IF" -> "803:BL"	 [cond="['data_req_dec', 'lsu_valid_i', 'data_req_dec', 'ex_valid_i']",
		label="!((data_req_dec & lsu_valid_i | ~data_req_dec & ex_valid_i))",
		lineno=797];
	"764:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f217002a3d0>",
		fillcolor=linen,
		label="764:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"753:BL" -> "764:CS"	 [cond="[]",
		lineno=None];
	"778:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"773:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"786:CA" -> "786:BL"	 [cond="[]",
		lineno=None];
	"803:BL" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"766:IF" -> "767:CS"	 [cond="['instr_new_i', 'instr_fetch_err_i']",
		label="(instr_new_i & ~instr_fetch_err_i)",
		lineno=766];
	"764:CS" -> "796:CA"	 [cond="['id_wb_fsm_cs']",
		label=id_wb_fsm_cs,
		lineno=764];
	"764:CS" -> "809:CA"	 [cond="['id_wb_fsm_cs']",
		label=id_wb_fsm_cs,
		lineno=764];
	"764:CS" -> "765:CA"	 [cond="['id_wb_fsm_cs']",
		label=id_wb_fsm_cs,
		lineno=764];
	"791:CA" -> "791:BL"	 [cond="[]",
		lineno=None];
	"809:BS" -> "Leaf_753:AL"	 [cond="[]",
		lineno=None];
	"768:CA" -> "768:BL"	 [cond="[]",
		lineno=None];
}
