# DFT Scan Chain Emulation on FPGA

The objective of this project is to create a set of tools to replicate a scan chain inserted post placement 
by the ASIC OpenRoad flow to an FPGA netlist in order to proprty emulate the scan chain.

