Coverage Report by file with details

=================================================================================
=== File: instr_exec.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           66        66         0     100.0

================================Statement Details================================

Statement Coverage for file instr_exec.sv --

    93              1                       1013     
    100             1                        540     
    124             1                     500051     
    125             1                        111     
    126             1                     499940     
    129             1                       5799     
    138             1                         18     
    139             1                         18     
    140             1                         18     
    152             1                        763     
    153             1                        763     
    155             1                        775     
    156             1                        775     
    157             1                        775     
    158             1                        775     
    169             1                        769     
    172             1                         58     
    174             1                        327     
    176             1                         59     
    178             1                         53     
    180             1                         61     
    182             1                        211     
    190             1                         58     
    191             1                         58     
    199             1                         58     
    200             1                         58     
    201             1                         58     
    211             1                        650     
    212             1                        650     
    213             1                        650     
    222             1                        325     
    223             1                        325     
    224             1                        325     
    225             1                        325     
    228             1                        107     
    230             1                        107     
    232             1                        108     
    241             1                        107     
    242             1                         43     
    243             1                        107     
    252             1                        107     
    253             1                        107     
    264             1                        108     
    265             1                        108     
    266             1                        108     
    267             1                        108     
    268             1                        108     
    276             1                          2     
    277             1                        108     
    287             1                         58     
    288             1                         58     
    289             1                         58     
    290             1                         58     
    300             1                         53     
    301             1                         53     
    302             1                         53     
    303             1                         53     
    311             1                         53     
    312             1                         53     
    320             1                         58     
    321             1                         58     
    328             1                        211     
    338             1                       1520     
    339             1                       1520     
    340             1                       1520     
    341             1                       1520     
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        36        35         1      97.2

================================Branch Details================================

Branch Coverage for file instr_exec.sv --

------------------------------------IF Branch------------------------------------
    125                                   500051     Count coming in to IF
    125             1                        111     
    126             1                     499940     
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------CASE Branch------------------------------------
    130                                     5799     Count coming in to CASE
    136             1                         18     
    148             1                       1538     
    166             1                        769     
    188             1                         58     
    197             1                         58     
    209             1                        650     
    220             1                        325     
    239             1                        107     
    250             1                        107     
    262             1                        108     
    274             1                        108     
    285             1                         58     
    298             1                         53     
    309             1                         53     
    318             1                         58     
    326             1                        211     
    336             1                       1520     
                                         ***0***     All False Count
Branch totals: 17 hits of 18 branches = 94.4%

------------------------------------IF Branch------------------------------------
    149                                     1538     Count coming in to IF
    149             1                        763     
    154             1                        775     
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    171                                      769     Count coming in to IF
    171             1                         58     
    173             1                        327     
    175             1                         59     
    177             1                         53     
    179             1                         61     
    181             1                        211     
Branch totals: 6 hits of 6 branches = 100.0%

------------------------------------IF Branch------------------------------------
    227                                      325     Count coming in to IF
    227             1                        107     
    229             1                        107     
    231             1                        108     
                                               3     All False Count
Branch totals: 4 hits of 4 branches = 100.0%

------------------------------------IF Branch------------------------------------
    242                                      107     Count coming in to IF
    242             1                         43     
                                              64     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    276                                      108     Count coming in to IF
    276             1                          2     
                                             106     All False Count
Branch totals: 2 hits of 2 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              5         5         0     100.0

================================Condition Details================================

Condition Coverage for file instr_exec.sv --

----------------Focused Condition View-------------------
Line       149 Item    1  (new_mem_opcode || new_op7_opcode)
Condition totals: 2 of 2 input terms covered = 100.0%

----------------Focused Condition View-------------------
Line       173 Item    1  ((pdp_mem_opcode.TAD || pdp_mem_opcode.AND) || pdp_mem_opcode.ISZ)
Condition totals: 3 of 3 input terms covered = 100.0%


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms            28        28         0     100.0

================================Expression Details================================

Expression Coverage for file instr_exec.sv --

----------------Focused Expression View-----------------
Line       93 Item    1  (((((pdp_mem_opcode.AND || pdp_mem_opcode.TAD) || pdp_mem_opcode.ISZ) || pdp_mem_opcode.DCA) || pdp_mem_opcode.JMS) || pdp_mem_opcode.JMP)
Expression totals: 6 of 6 input terms covered = 100.0%

----------------Focused Expression View-----------------
Line       100 Item    1  (((((((((((((((((((((pdp_op7_opcode.NOP || pdp_op7_opcode.IAC) || pdp_op7_opcode.RAL) || pdp_op7_opcode.RTL) || pdp_op7_opcode.RAR) || pdp_op7_opcode.RTR) || pdp_op7_opcode.CML) || pdp_op7_opcode.CMA) || pdp_op7_opcode.CIA) || pdp_op7_opcode.CLL) || pdp_op7_opcode.CLA1) || pdp_op7_opcode.CLA_CLL) || pdp_op7_opcode.HLT) || pdp_op7_opcode.OSR) || pdp_op7_opcode.SKP) || pdp_op7_opcode.SNL) || pdp_op7_opcode.SZL) || pdp_op7_opcode.SZA) || pdp_op7_opcode.SNA) || pdp_op7_opcode.SMA) || pdp_op7_opcode.SPA) || pdp_op7_opcode.CLA2)
Expression totals: 22 of 22 input terms covered = 100.0%


FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                        83.3
        States                      17        17         0     100.0
        Transitions                 42        28        14      66.6

================================FSM Details================================

FSM Coverage for file instr_exec.sv --

FSM_ID: current_state
    Current State Object : current_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 136                IDLE                   0
 148               STALL                   1
 166              BRANCH                   2
 326                 NOP                  15
 318                 JMP                  14
 298          JMS_WR_REQ                  12
 285                 DCA                  11
 209          MEM_RD_REQ                   5
 197             CLA_CLL                   4
 188                 CLA                   3
 336             UNSTALL                  16
 220           DATA_RCVD                   6
 262          ISZ_WR_REQ                   9
 250         AND_ACC_MEM                   8
 239         ADD_ACC_MEM                   7
 274         ISZ_UPDT_PC                  10
 309         JMS_UPDT_PC                  13
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 111
                   STALL              460554
                  BRANCH                 763
                     NOP                 211
                     JMP                  58
              JMS_WR_REQ                  53
                     DCA                  58
              MEM_RD_REQ                 325
                 CLA_CLL                  58
                     CLA                  58
                 UNSTALL                 760
               DATA_RCVD               36559
              ISZ_WR_REQ                 108
             AND_ACC_MEM                 107
             ADD_ACC_MEM                 107
             ISZ_UPDT_PC                 108
             JMS_UPDT_PC                  53
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 140                   0                  16          IDLE -> STALL       
 125                   1                  95          IDLE -> IDLE        
 158                   2              459778          STALL -> STALL      
 153                   3                 763          STALL -> BRANCH     
 125                   4                  12          STALL -> IDLE       
 182                   5                 211          BRANCH -> NOP       
 180                   6                  58          BRANCH -> JMP       
 178                   7                  53          BRANCH -> JMS_WR_REQ
 176                   8                  58          BRANCH -> DCA       
 174                   9                 325          BRANCH -> MEM_RD_REQ
 172                  10                  58          BRANCH -> CLA_CLL   
 328                  12                 211          NOP -> UNSTALL      
 321                  14                  58          JMP -> UNSTALL      
 303                  16                  53          JMS_WR_REQ -> JMS_UPDT_PC
 290                  18                  58          DCA -> CLA          
 213                  20                 325          MEM_RD_REQ -> DATA_RCVD
 201                  22                  58          CLA_CLL -> UNSTALL  
 191                  24                  58          CLA -> UNSTALL      
 341                  26                 760          UNSTALL -> STALL    
 232                  28                 108          DATA_RCVD -> ISZ_WR_REQ
 230                  29                 107          DATA_RCVD -> AND_ACC_MEM
 228                  30                 107          DATA_RCVD -> ADD_ACC_MEM
 125                  31                   3          DATA_RCVD -> IDLE   
 268                  32                 108          ISZ_WR_REQ -> ISZ_UPDT_PC
 253                  34                 107          AND_ACC_MEM -> UNSTALL
 243                  36                 107          ADD_ACC_MEM -> UNSTALL
 277                  38                 108          ISZ_UPDT_PC -> UNSTALL
 312                  40                  53          JMS_UPDT_PC -> UNSTALL
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 125                  11          BRANCH -> IDLE      
 125                  13          NOP -> IDLE         
 125                  15          JMP -> IDLE         
 125                  17          JMS_WR_REQ -> IDLE  
 125                  19          DCA -> IDLE         
 125                  21          MEM_RD_REQ -> IDLE  
 125                  23          CLA_CLL -> IDLE     
 125                  25          CLA -> IDLE         
 125                  27          UNSTALL -> IDLE     
 125                  33          ISZ_WR_REQ -> IDLE  
 125                  35          AND_ACC_MEM -> IDLE 
 125                  37          ADD_ACC_MEM -> IDLE 
 125                  39          ISZ_UPDT_PC -> IDLE 
 125                  41          JMS_UPDT_PC -> IDLE 


    Summary                     Active      Hits    Misses % Covered
    -------                     ------      ----    ------ ---------
        States                      17        17         0     100.0
        Transitions                 42        28        14      66.6

COVERGROUP COVERAGE:
-----------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal    Status               
                                                                                              
-----------------------------------------------------------------------------------------------
 TYPE /top_level_tb/CHEK/supported_opcodes             100.0%        100    Covered              
    covered/total bins:                                     8          8                      
    missing/total bins:                                     0          8                      
    % Hit:                                             100.0%        100                      
    Coverpoint supported_opcodes::mem_AND              100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint supported_opcodes::mem_TAD              100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint supported_opcodes::mem_ISZ              100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint supported_opcodes::mem_DCA              100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint supported_opcodes::mem_JMS              100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint supported_opcodes::mem_JMP              100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint supported_opcodes::op7_CLA_CLL          100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint supported_opcodes::op7_NOP              100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
 Covergroup instance \/top_level_tb/CHEK/supported_inst  
                                                       100.0%        100    Covered              
    covered/total bins:                                     8          8                      
    missing/total bins:                                     0          8                      
    % Hit:                                             100.0%        100                      
    Coverpoint mem_AND                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin AND                                           108          1    Covered              
    Coverpoint mem_TAD                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin TAD                                           108          1    Covered              
    Coverpoint mem_ISZ                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin ISZ                                           109          1    Covered              
    Coverpoint mem_DCA                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin DCA                                            58          1    Covered              
    Coverpoint mem_JMS                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin JMS                                            53          1    Covered              
    Coverpoint mem_JMP                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin JMP                                            58          1    Covered              
    Coverpoint op7_CLA_CLL                             100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin CLA_CLL                                        58          1    Covered              
    Coverpoint op7_NOP                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin NOP                                            85          1    Covered              
 TYPE /top_level_tb/CHEK/unsupported_opcodes           100.0%        100    Covered              
    covered/total bins:                                    19         19                      
    missing/total bins:                                     0         19                      
    % Hit:                                             100.0%        100                      
    Coverpoint unsupported_opcodes::op7_IAC            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_RAL            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_RTL            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_RAR            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_RTR            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_CML            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_CMA            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_CLL            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_CLA1           100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_HLT            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_OSR            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_SKP            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_SNL            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_SZL            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_SZA            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_SNA            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_SMA            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_SPA            100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
    Coverpoint unsupported_opcodes::op7_CLA2           100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
 Covergroup instance \/top_level_tb/CHEK/unsupported_inst  
                                                       100.0%        100    Covered              
    covered/total bins:                                    19         19                      
    missing/total bins:                                     0         19                      
    % Hit:                                             100.0%        100                      
    Coverpoint op7_IAC                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin IAC                                             7          1    Covered              
    Coverpoint op7_RAL                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin RAL                                             6          1    Covered              
    Coverpoint op7_RTL                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin RTL                                            12          1    Covered              
    Coverpoint op7_RAR                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin RAR                                             5          1    Covered              
    Coverpoint op7_RTR                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin RTR                                             7          1    Covered              
    Coverpoint op7_CML                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin CML                                            12          1    Covered              
    Coverpoint op7_CMA                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin CMA                                             8          1    Covered              
    Coverpoint op7_CLL                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin CLL                                             4          1    Covered              
    Coverpoint op7_CLA1                                100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin CLA1                                            9          1    Covered              
    Coverpoint op7_HLT                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin HLT                                             3          1    Covered              
    Coverpoint op7_OSR                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin OSR                                             6          1    Covered              
    Coverpoint op7_SKP                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin SKP                                             6          1    Covered              
    Coverpoint op7_SNL                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin SNL                                             6          1    Covered              
    Coverpoint op7_SZL                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin SZL                                             5          1    Covered              
    Coverpoint op7_SZA                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin SZA                                             5          1    Covered              
    Coverpoint op7_SNA                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin SNA                                             3          1    Covered              
    Coverpoint op7_SMA                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin SMA                                             4          1    Covered              
    Coverpoint op7_SPA                                 100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin SPA                                             8          1    Covered              
    Coverpoint op7_CLA2                                100.0%        100    Covered              
        covered/total bins:                                 1          1                      
        missing/total bins:                                 0          1                      
        % Hit:                                         100.0%        100                      
        bin CLA2                                            5          1    Covered              

TOTAL COVERGROUP COVERAGE: 100.0%  COVERGROUP TYPES: 2

DIRECTIVE COVERAGE:
---------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Count Status    
                                         Unit   UnitType                                      
---------------------------------------------------------------------------------------------
/top_level_tb/EXE/F1/C7                  exec_in_check Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(613)
                                                                                106 Covered   
/top_level_tb/EXE/F1/C8                  exec_in_check Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(630)
                                                                                 38 Covered   
/top_level_tb/EXE/F1/C11                 exec_in_check Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(648)
                                                                                 58 Covered   
/top_level_tb/EXE/F1/C12                 exec_in_check Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(666)
                                                                                 57 Covered   
/top_level_tb/EXE/F1/C13                 exec_in_check Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(682)
                                                                                 58 Covered   
/top_level_tb/EXE/F1/CC2                 exec_in_check Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(692)
                                                                                344 Covered   
/top_level_tb/CHEK/C2                    exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(88)
                                                                                544 Covered   
/top_level_tb/CHEK/C3                    exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(105)
                                                                                655 Covered   
/top_level_tb/CHEK/C4A                   exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(123)
                                                                                322 Covered   
/top_level_tb/CHEK/C4B                   exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(141)
                                                                                219 Covered   
/top_level_tb/CHEK/C10                   exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(176)
                                                                                105 Covered   
/top_level_tb/CHEK/C20A                  exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(203)
                                                                                 53 Covered   
/top_level_tb/CHEK/C20B                  exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(220)
                                                                                 58 Covered   
/top_level_tb/CHEK/C20C                  exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(236)
                                                                                108 Covered   
/top_level_tb/CHEK/C20D                  exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(253)
                                                                                108 Covered   
/top_level_tb/CHEK/C20E                  exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(269)
                                                                                109 Covered   
/top_level_tb/CHEK/C20F                  exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(287)
                                                                                108 Covered   
/top_level_tb/CHEK/C16                   exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(315)
                                                                                 53 Covered   
/top_level_tb/CHEK/C18                   exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(343)
                                                                                 16 Covered   
/top_level_tb/CHEK/CC1                   exe_checker Verilog  SVA  N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(490)
                                                                                 28 Covered   

TOTAL DIRECTIVE COVERAGE: 100.0%  COVERS: 20

ASSERTION RESULTS:
-------------------------------------------------------
Name                 File(Line)           Failure Pass 
                                          Count   Count 
-------------------------------------------------------
/top_level_tb/EXE/F1/assert__R13
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(678)       0     1
/top_level_tb/EXE/F1/assert__R12
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(662)       1     1
/top_level_tb/EXE/F1/assert__R11
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(644)       0     1
/top_level_tb/EXE/F1/assert__R8
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(626)      70     1
/top_level_tb/EXE/F1/assert__R7
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(609)       2     1
/top_level_tb/CHEK/assert__R18
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(339)       0     1
/top_level_tb/CHEK/assert__R16
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(311)       0     1
/top_level_tb/CHEK/assert__R20F
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(283)       0     1
/top_level_tb/CHEK/assert__R20E
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(265)       0     1
/top_level_tb/CHEK/assert__R20D
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(249)       0     1
/top_level_tb/CHEK/assert__R20C
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(232)       1     1
/top_level_tb/CHEK/assert__R20B
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(216)       0     1
/top_level_tb/CHEK/assert__R20A
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(199)       0     1
/top_level_tb/CHEK/assert__R10
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(172)       4     1
/top_level_tb/CHEK/assert__R4B
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(137)       0     1
/top_level_tb/CHEK/assert__R4A
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(119)       3     1
/top_level_tb/CHEK/assert__R3
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(101)       0     1
/top_level_tb/CHEK/assert__R2
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(84)       0     1
/top_level_tb/CHEK/#ublk#159877778#68/immed__69
                     N:/My Documents/Questa Sim/Project/Design Collaterals/Questa_Work/Unit level Test/EXEC/exe_checker.sv(69)       0     1

Total Coverage By File (code coverage only, filtered view): 96.1%

