{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638611332378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638611332392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 04 12:48:52 2021 " "Processing started: Sat Dec 04 12:48:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638611332392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611332392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task2 -c task2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611332392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638611333600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638611333601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/seven_segment_4_digits.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/seven_segment_4_digits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_4_digits " "Found entity 1: seven_segment_4_digits" {  } { { "source/seven_segment_4_digits.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/seven_segment_4_digits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611351106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611351106 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.sv(93) " "Verilog HDL Module Instantiation warning at top.sv(93): ignored dangling comma in List of Port Connections" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 93 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1638611351111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611351113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611351113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_fetcher.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_fetcher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_fetcher " "Found entity 1: sys_array_fetcher" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611351119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611351119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_cell " "Found entity 1: sys_array_cell" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611351134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611351134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sys_array_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/sys_array_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sys_array_basic " "Found entity 1: sys_array_basic" {  } { { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611351141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611351141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "source/shift_reg.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/shift_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611351155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611351155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/read_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/read_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Found entity 1: read_data" {  } { { "source/read_data.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/read_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611351171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611351171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/button_debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file source/button_debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/button_debouncer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611351188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611351188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638611351864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top.sv(103) " "Verilog HDL assignment warning at top.sv(103): truncated value with size 32 to match size of target (2)" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638611351885 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "buzzer top.sv(11) " "Output port \"buzzer\" at top.sv(11) has no driver" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638611351887 "|top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611351901 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_a " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_a\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611351901 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611351902 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611351902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data read_data:rd1 " "Elaborating entity \"read_data\" for hierarchy \"read_data:rd1\"" {  } { { "source/top.sv" "rd1" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611351933 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611351947 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611351947 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611351947 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611351947 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_rom_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_rom_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611351948 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611351948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:bd1 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:bd1\"" {  } { { "source/top.sv" "bd1" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611351952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 button_debouncer.sv(37) " "Verilog HDL assignment warning at button_debouncer.sv(37): truncated value with size 32 to match size of target (16)" {  } { { "source/button_debouncer.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/button_debouncer.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638611351964 "|top|button_debouncer:deb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_array_fetcher sys_array_fetcher:fetching_unit " "Elaborating entity \"sys_array_fetcher\" for hierarchy \"sys_array_fetcher:fetching_unit\"" {  } { { "source/top.sv" "fetching_unit" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611351969 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_wire_reads 0 sys_array_fetcher.sv(27) " "Net \"empty_wire_reads\" at sys_array_fetcher.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638611351984 "|top|sys_array_fetcher:fetching_unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "empty_wire_writes 0 sys_array_fetcher.sv(29) " "Net \"empty_wire_writes\" at sys_array_fetcher.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638611351984 "|top|sys_array_fetcher:fetching_unit"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352001 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352001 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352001 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "empty_wire2_reads " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"empty_wire2_reads\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352001 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "empty_wire_writes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"empty_wire_writes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352002 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "output_wire " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"output_wire\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352002 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_b " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_b\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352002 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "input_data_w " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"input_data_w\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352002 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "out_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"out_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg sys_array_fetcher:fetching_unit\|shift_reg:generate_reads_shift_reg\[0\].reads " "Elaborating entity \"shift_reg\" for hierarchy \"sys_array_fetcher:fetching_unit\|shift_reg:generate_reads_shift_reg\[0\].reads\"" {  } { { "source/sys_array_fetcher.sv" "generate_reads_shift_reg\[0\].reads" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611352018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg sys_array_fetcher:fetching_unit\|shift_reg:generate_writes_shift_reg\[0\].writes " "Elaborating entity \"shift_reg\" for hierarchy \"sys_array_fetcher:fetching_unit\|shift_reg:generate_writes_shift_reg\[0\].writes\"" {  } { { "source/sys_array_fetcher.sv" "generate_writes_shift_reg\[0\].writes" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611352039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_array_basic sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array " "Elaborating entity \"sys_array_basic\" for hierarchy \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\"" {  } { { "source/sys_array_fetcher.sv" "systolic_array" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611352064 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352076 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "temp_output_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"temp_output_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352076 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "propagate_module " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"propagate_module\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352076 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1638611352076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_array_cell sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[0\].cell_inst " "Elaborating entity \"sys_array_cell\" for hierarchy \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[0\].cell_inst\"" {  } { { "source/sys_array_basic.sv" "generate_array_proc\[0\].generate_array_proc2\[0\].cell_inst" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611352089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_4_digits seven_segment_4_digits:ds1 " "Elaborating entity \"seven_segment_4_digits\" for hierarchy \"seven_segment_4_digits:ds1\"" {  } { { "source/top.sv" "ds1" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611352111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_segment_4_digits.sv(56) " "Verilog HDL assignment warning at seven_segment_4_digits.sv(56): truncated value with size 32 to match size of target (2)" {  } { { "source/seven_segment_4_digits.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/seven_segment_4_digits.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638611352122 "|top|seven_segment_4_digits:ds1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611353195 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611353195 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611353195 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611353195 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611353195 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611353195 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|Mult0\"" {  } { { "source/sys_array_cell.sv" "Mult0" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611353195 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638611353195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611353416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353416 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638611353416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611353552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611353552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611353605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611353605 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638611353605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611353740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611353793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611353883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/add_sub_jbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611354014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611354014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354044 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbh " "Found entity 1: add_sub_kbh" {  } { { "db/add_sub_kbh.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/add_sub_kbh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611354219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611354219 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 5 " "Parameter \"LPM_WIDTHP\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 5 " "Parameter \"LPM_WIDTHR\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354301 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638611354301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354314 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ibh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ibh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ibh " "Found entity 1: add_sub_ibh" {  } { { "db/add_sub_ibh.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/add_sub_ibh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638611354434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611354434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354491 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[3\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354491 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354491 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638611354491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[0\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 2 " "Parameter \"LPM_WIDTHB\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 5 " "Parameter \"LPM_WIDTHP\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 5 " "Parameter \"LPM_WIDTHR\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354613 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638611354613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[2\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 7 " "Parameter \"LPM_WIDTHP\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 7 " "Parameter \"LPM_WIDTHR\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354664 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638611354664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638611354734 ""}  } { { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638611354734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 323 5 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 282 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[1\].cell_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611354813 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } } { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 81 0 0 } } { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 75 0 0 } } { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611354908 "|top|sys_array_fetcher:fetching_unit|sys_array_basic:systolic_array|sys_array_cell:generate_array_proc[1].generate_array_proc2[4].cell_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638611354908 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638611354908 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[5\] " "Synthesized away node \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } } { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 81 0 0 } } { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 75 0 0 } } { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611354910 "|top|sys_array_fetcher:fetching_unit|sys_array_basic:systolic_array|sys_array_cell:generate_array_proc[1].generate_array_proc2[4].cell_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le4a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[3\] " "Synthesized away node \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[3\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "D:/GitHub/systolic_array/task 2_full/db/mult_j8t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "source/sys_array_cell.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_cell.sv" 29 -1 0 } } { "source/sys_array_basic.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_basic.sv" 81 0 0 } } { "source/sys_array_fetcher.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/sys_array_fetcher.sv" 75 0 0 } } { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611354910 "|top|sys_array_fetcher:fetching_unit|sys_array_basic:systolic_array|sys_array_cell:generate_array_proc[1].generate_array_proc2[4].cell_inst|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[3]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1638611354910 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1638611354910 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638611355217 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "40 " "Ignored 40 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1638611355273 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1638611355273 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1638611355273 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer GND " "Pin \"buzzer\" is stuck at GND" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638611355481 "|top|buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[7\] VCC " "Pin \"segment\[7\]\" is stuck at VCC" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638611355481 "|top|segment[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638611355481 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638611355618 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~0 " "Logic cell \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611356514 ""} { "Info" "ISCL_SCL_CELL_NAME" "sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~4 " "Logic cell \"sys_array_fetcher:fetching_unit\|sys_array_basic:systolic_array\|sys_array_cell:generate_array_proc\[1\].generate_array_proc2\[4\].cell_inst\|lpm_mult:Mult0\|mult_j8t:auto_generated\|op_1~4\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611356514 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638611356514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638611356995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638611356995 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[3\] " "No output dependent on input pin \"key_sw\[3\]\"" {  } { { "source/top.sv" "" { Text "D:/GitHub/systolic_array/task 2_full/source/top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638611357343 "|top|key_sw[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638611357343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "693 " "Implemented 693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638611357345 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638611357345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "670 " "Implemented 670 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638611357345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638611357345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638611357379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 04 12:49:17 2021 " "Processing ended: Sat Dec 04 12:49:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638611357379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638611357379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638611357379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638611357379 ""}
