Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : vsdbabysoc
Version: T-2022.03-SP5-6
Date   : Tue Jun 18 13:05:41 2024
****************************************

Operating Conditions: ff_100C_1v65   Library: sky130_fd_sc_hd__ff_100C_1v65
Wire Load Model Mode: top

  Startpoint: core/CPU_is_addi_a3_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: core/CPU_Xreg_value_a4_reg[25][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vsdbabysoc         Small                 sky130_fd_sc_hd__ff_100C_1v65

  Point                                                                Incr       Path
  ---------------------------------------------------------------------------------------
  clock clk (rise edge)                                                0.00       0.00
  clock network delay (ideal)                                          3.00       3.00
  core/CPU_is_addi_a3_reg/CLK (sky130_fd_sc_hd__dfxtp_1)               0.00       3.00 r
  core/CPU_is_addi_a3_reg/Q (sky130_fd_sc_hd__dfxtp_1)                 0.34       3.34 f
  core/U4/Y (sky130_fd_sc_hd__inv_1)                                   0.35       3.69 r
  core/U100/Y (sky130_fd_sc_hd__nand2_1)                               0.25       3.94 f
  core/U11/Y (sky130_fd_sc_hd__inv_1)                                  0.34       4.28 r
  core/U109/X (sky130_fd_sc_hd__a21o_1)                                0.10       4.38 r
  core/U110/Y (sky130_fd_sc_hd__nand2_1)                               0.06       4.44 f
  core/U111/Y (sky130_fd_sc_hd__a21boi_1)                              0.12       4.56 f
  core/U112/Y (sky130_fd_sc_hd__nor2_1)                                0.10       4.66 r
  core/U113/Y (sky130_fd_sc_hd__a21oi_1)                               0.06       4.72 f
  core/U118/Y (sky130_fd_sc_hd__o21ai_1)                               0.16       4.88 r
  core/U124/Y (sky130_fd_sc_hd__a21oi_1)                               0.10       4.98 f
  core/U130/Y (sky130_fd_sc_hd__o21ai_1)                               0.16       5.14 r
  core/U132/Y (sky130_fd_sc_hd__a21oi_1)                               0.10       5.24 f
  core/U137/Y (sky130_fd_sc_hd__o21ai_1)                               0.16       5.40 r
  core/U142/Y (sky130_fd_sc_hd__a21oi_1)                               0.10       5.50 f
  core/U148/Y (sky130_fd_sc_hd__o21ai_1)                               0.16       5.66 r
  core/U153/Y (sky130_fd_sc_hd__a21oi_1)                               0.10       5.76 f
  core/U159/Y (sky130_fd_sc_hd__o21ai_1)                               0.16       5.91 r
  core/U164/Y (sky130_fd_sc_hd__a21oi_1)                               0.10       6.01 f
  core/U170/Y (sky130_fd_sc_hd__o21ai_1)                               0.16       6.17 r
  core/U175/Y (sky130_fd_sc_hd__a21oi_1)                               0.10       6.27 f
  core/U181/Y (sky130_fd_sc_hd__o21ai_1)                               0.16       6.43 r
  core/U7/Y (sky130_fd_sc_hd__a21oi_1)                                 0.10       6.53 f
  core/U19/Y (sky130_fd_sc_hd__o21ai_1)                                0.16       6.69 r
  core/U6/Y (sky130_fd_sc_hd__a21oi_1)                                 0.10       6.79 f
  core/U17/Y (sky130_fd_sc_hd__o21ai_1)                                0.16       6.96 r
  core/U5/Y (sky130_fd_sc_hd__a21oi_1)                                 0.10       7.06 f
  core/U532/COUT (sky130_fd_sc_hd__fa_1)                               0.35       7.41 f
  core/U208/Y (sky130_fd_sc_hd__inv_1)                                 0.06       7.47 r
  core/U13/Y (sky130_fd_sc_hd__a21oi_1)                                0.08       7.55 f
  core/intadd_1/U6/COUT (sky130_fd_sc_hd__fa_1)                        0.29       7.84 f
  core/intadd_1/U5/COUT (sky130_fd_sc_hd__fa_1)                        0.28       8.12 f
  core/intadd_1/U4/COUT (sky130_fd_sc_hd__fa_1)                        0.28       8.40 f
  core/intadd_1/U3/COUT (sky130_fd_sc_hd__fa_1)                        0.28       8.68 f
  core/intadd_1/U2/COUT (sky130_fd_sc_hd__fa_1)                        0.30       8.98 f
  core/U221/Y (sky130_fd_sc_hd__inv_1)                                 0.06       9.03 r
  core/U12/Y (sky130_fd_sc_hd__a21oi_1)                                0.07       9.11 f
  core/intadd_2/U5/COUT (sky130_fd_sc_hd__fa_1)                        0.29       9.40 f
  core/intadd_2/U4/COUT (sky130_fd_sc_hd__fa_1)                        0.28       9.68 f
  core/intadd_2/U3/COUT (sky130_fd_sc_hd__fa_1)                        0.28       9.96 f
  core/intadd_2/U2/COUT (sky130_fd_sc_hd__fa_1)                        0.28      10.24 f
  core/U1328/Y (sky130_fd_sc_hd__xnor2_1)                              0.16      10.40 r
  core/U1329/Y (sky130_fd_sc_hd__xnor2_1)                              0.14      10.54 r
  core/U9/Y (sky130_fd_sc_hd__nand2b_1)                                0.32      10.86 r
  core/U1368/Y (sky130_fd_sc_hd__o22ai_1)                              0.07      10.93 f
  core/CPU_Xreg_value_a4_reg[25][31]/D (sky130_fd_sc_hd__dfxtp_1)      0.00      10.93 f
  data arrival time                                                              10.93

  clock clk (rise edge)                                               10.00      10.00
  clock network delay (ideal)                                          3.00      13.00
  clock uncertainty                                                   -0.50      12.50
  core/CPU_Xreg_value_a4_reg[25][31]/CLK (sky130_fd_sc_hd__dfxtp_1)
                                                                       0.00      12.50 r
  library setup time                                                  -0.12      12.38
  data required time                                                             12.38
  ---------------------------------------------------------------------------------------
  data required time                                                             12.38
  data arrival time                                                             -10.93
  ---------------------------------------------------------------------------------------
  slack (MET)                                                                     1.45


  Startpoint: dac/OUT (internal path startpoint)
  Endpoint: OUT (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  vsdbabysoc         Small                 sky130_fd_sc_hd__ff_100C_1v65

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  dac/OUT (avsddac)                        0.00       0.00 r
  OUT (out)                                0.87       0.87 r
  data arrival time                                   0.87

  max_delay                               10.00      10.00
  output external delay                    0.00      10.00
  data required time                                 10.00
  -----------------------------------------------------------
  data required time                                 10.00
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         9.13


1
