m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Eavalon_buffer_stimuli
Z0 w1556911368
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench
Z5 8C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\FPGA_Developments\Dumb_COM_Module\Development\Testbench\avalon_buffer_stimuli.vhd
Z6 FC:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\FPGA_Developments\Dumb_COM_Module\Development\Testbench\avalon_buffer_stimuli.vhd
l0
L5
VOiV:Vg`>[7hSJQCkc>WB41
!s100 ajDTbRz;?Mg4eUnNi1TkE3
Z7 OV;C;10.5b;63
32
Z8 !s110 1556911374
!i10b 1
Z9 !s108 1556911374.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\FPGA_Developments\Dumb_COM_Module\Development\Testbench\avalon_buffer_stimuli.vhd|
Z11 !s107 C:\Users\rfranca\Development\GitHub\IWF_SimuCam_Development\FPGA_Developments\Dumb_COM_Module\Development\Testbench\avalon_buffer_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 21 avalon_buffer_stimuli 0 22 OiV:Vg`>[7hSJQCkc>WB41
l62
L22
ViWI;KiWGB;6A7AJeWbI7>2
!s100 lUPIBPdNl:m[NXzT>m3C91
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Pavalon_mm_data_buffer_pkg
R1
R2
R3
Z15 w1556821657
R4
Z16 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd
Z17 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd
l0
L5
VX?c6S7RaI?DQAnQG2V=nn1
!s100 z>:1K3mmXj5bnM;^Z9I122
R7
32
Z18 !s110 1556910949
!i10b 1
Z19 !s108 1556910949.000000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd|
Z21 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_pkg.vhd|
!i113 1
R12
R13
Bbody
Z22 DPx4 work 25 avalon_mm_data_buffer_pkg 0 22 X?c6S7RaI?DQAnQG2V=nn1
R1
R2
R3
l0
L26
V^nQFOJN=@JQhPRzl`X7FH1
!s100 Lz04?4e1c3a9C]YVXLOC<0
R7
32
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
Eavalon_mm_data_buffer_write_ent
R15
R22
R1
R2
R3
R4
Z23 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd
Z24 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd
l0
L7
V3fmEg`lfHzRm79;BnlEZ;1
!s100 <6KkFRi?Q4BTQbc;24ZQ@1
R7
32
R18
!i10b 1
R19
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd|
Z26 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DATA_BUFFER/avalon_mm_data_buffer_write_ent.vhd|
!i113 1
R12
R13
Artl
R22
R1
R2
R3
Z27 DEx4 work 31 avalon_mm_data_buffer_write_ent 0 22 3fmEg`lfHzRm79;BnlEZ;1
l26
L22
V9F7c9oQBN0g]GN?L2[>@30
!s100 9=4ZVZT8J2HRfS6J78P983
R7
32
R18
!i10b 1
R19
R25
R26
!i113 1
R12
R13
Pavalon_mm_dcom_pkg
R1
R2
R3
R15
R4
Z28 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd
Z29 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd
l0
L5
V8@MaP3e_X3nRa<C6;Q0F12
!s100 `DPg9iARLzDho2;]SK3TQ3
R7
32
R18
!i10b 1
R19
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd|
Z31 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_pkg.vhd|
!i113 1
R12
R13
Bbody
Z32 DPx4 work 18 avalon_mm_dcom_pkg 0 22 8@MaP3e_X3nRa<C6;Q0F12
R1
R2
R3
l0
L35
VPPc_JhYX@f4=8]4]HEfCS1
!s100 m=X>GXBQO>fK_VZSHDVPX1
R7
32
R18
!i10b 1
R19
R30
R31
!i113 1
R12
R13
Eavalon_mm_dcom_read_ent
Z33 w1556910932
Z34 DPx4 work 28 avalon_mm_dcom_registers_pkg 0 22 aDaH8Qng[Fh_6>]g[6Ub;1
R32
R1
R2
R3
R4
Z35 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd
Z36 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd
l0
L8
Vn:^5X^Zm_[PV2o5zLbGZA0
!s100 9H:QW?3hMKO_z89l9jSAU0
R7
32
R18
!i10b 1
R19
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd|
Z38 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_read_ent.vhd|
!i113 1
R12
R13
Artl
R34
R32
R1
R2
R3
Z39 DEx4 work 23 avalon_mm_dcom_read_ent 0 22 n:^5X^Zm_[PV2o5zLbGZA0
l21
L19
V5Jf1WAXJ]g8eWB2[O[T]=2
!s100 :;E?zOSzPjOS@l`j>Hl[H3
R7
32
R18
!i10b 1
R19
R37
R38
!i113 1
R12
R13
Pavalon_mm_dcom_registers_pkg
R1
R2
R3
Z40 w1556910900
R4
Z41 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd
Z42 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd
l0
L5
VaDaH8Qng[Fh_6>]g[6Ub;1
!s100 BGF46>zIAm0=MkS<i<;6H1
R7
32
R18
!i10b 1
R19
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd|
Z44 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/REGISTERS/avalon_mm_dcom_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R34
R1
R2
R3
l0
L117
V@a@ICZle>kUC^^H<_6J=[2
!s100 Gl]ZAl4fcBlI7e1UjhJ6O3
R7
32
R18
!i10b 1
R19
R43
R44
!i113 1
R12
R13
Eavalon_mm_dcom_write_ent
R15
R34
R32
R1
R2
R3
R4
Z45 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd
Z46 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd
l0
L8
VcnNL@7m]lkJ=PPXkGCIf]3
!s100 iEDRL;QDjZ?^BY;`[BgEd0
R7
32
R18
!i10b 1
R19
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd|
Z48 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/AVALON_DCOM_REGISTERS/avalon_mm_dcom_write_ent.vhd|
!i113 1
R12
R13
Artl
R34
R32
R1
R2
R3
Z49 DEx4 work 24 avalon_mm_dcom_write_ent 0 22 cnNL@7m]lkJ=PPXkGCIf]3
l22
L18
Vb3CT?lI@0mYaQH_cWejSi3
!s100 79PgPe>VN]Tj05X1]M3:f2
R7
32
R18
!i10b 1
R19
R47
R48
!i113 1
R12
R13
Eavs_byteen_buffer_sc_fifo
R15
R2
R3
R4
Z50 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd
Z51 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd
l0
L43
Vg6Cl9^3l7d[^30e`bf_5T3
!s100 ]c=nzP[CU[HPjF:n^;TOk2
R7
32
R18
!i10b 1
R19
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd|
Z53 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_byteen_buffer_sc_fifo/avs_byteen_buffer_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z54 DEx4 work 25 avs_byteen_buffer_sc_fifo 0 22 g6Cl9^3l7d[^30e`bf_5T3
l96
L60
VO>9OBg51HJ?Xg7VV?Q2:@2
!s100 JU6Jf=?e0^Q19PLE^AjV>3
R7
32
R18
!i10b 1
R19
R52
R53
!i113 1
R12
R13
Eavs_data_buffer_sc_fifo
R15
R2
R3
R4
Z55 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd
Z56 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd
l0
L43
VJOkKTM1YTj`jka_aJUC=73
!s100 <f:a2_]c]m:_V36e;WlMM0
R7
32
R18
!i10b 1
R19
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd|
Z58 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/avs_data_buffer_sc_fifo/avs_data_buffer_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z59 DEx4 work 23 avs_data_buffer_sc_fifo 0 22 JOkKTM1YTj`jka_aJUC=73
l96
L60
VNf4l_N@RO?BzVMg429XXM2
!s100 U<W9gfWUoa05U5XzTKb?13
R7
32
R18
!i10b 1
R19
R57
R58
!i113 1
R12
R13
Econfig_avalon_stimuli
R15
R1
R2
R3
R4
Z60 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/config_avalon_stimuli.vhd
Z61 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/config_avalon_stimuli.vhd
l0
L5
VcZZk14[i070ASPiTnIdYa0
!s100 SDOQCH?n_?Gdmh1zM][U<2
R7
32
Z62 !s110 1556910951
!i10b 1
Z63 !s108 1556910951.000000
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/config_avalon_stimuli.vhd|
Z65 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/config_avalon_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z66 DEx4 work 21 config_avalon_stimuli 0 22 cZZk14[i070ASPiTnIdYa0
l26
L22
V[j]4PF6926EWckIa>:6b31
!s100 CM[Zz8k9bW_1aQ593O5]S3
R7
32
R62
!i10b 1
R63
R64
R65
!i113 1
R12
R13
Edata_buffer_ent
Z67 w1556910832
Z68 DPx4 work 15 data_buffer_pkg 0 22 0eA:C:QjS>U2d9b:?:VaL3
R1
R2
R3
R4
Z69 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd
Z70 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd
l0
L7
V67BMPj382]nQU`fMiNnzm2
!s100 BJblZG98ehUGhS[<UbkY90
R7
32
Z71 !s110 1556910950
!i10b 1
Z72 !s108 1556910950.000000
Z73 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd|
Z74 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_ent.vhd|
!i113 1
R12
R13
Artl
Z75 DEx4 work 25 dctrl_data_buffer_sc_fifo 0 22 =bQl[ieYF=hl2c0gPgI0>3
R54
R59
R68
R1
R2
R3
Z76 DEx4 work 15 data_buffer_ent 0 22 67BMPj382]nQU`fMiNnzm2
l60
L29
VdT:DjFCPCT_IfK]V63W6d3
!s100 ?aU[P5dh>@Zk2_Q_XU`o@2
R7
32
R71
!i10b 1
R72
R73
R74
!i113 1
R12
R13
Pdata_buffer_pkg
R1
R2
R3
Z77 w1556910944
R4
Z78 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd
Z79 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd
l0
L5
V0eA:C:QjS>U2d9b:?:VaL3
!s100 N::_X`[W<H7@ekCg^Gi7_0
R7
32
R18
!i10b 1
R19
Z80 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd|
Z81 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/data_buffer_pkg.vhd|
!i113 1
R12
R13
Bbody
R68
R1
R2
R3
l0
L55
Vj@nQm__DoRfGWOaW1nWFa0
!s100 3IH?W5J1zzgR:MhGa45Q73
R7
32
R18
!i10b 1
R19
R80
R81
!i113 1
R12
R13
Edata_controller_ent
R15
R1
R2
R3
R4
Z82 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd
Z83 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd
l0
L5
VcmHa7Z_Uhl^f95;3M<YHM3
!s100 NMjEkc[^1Yg6:eL2;XDGG3
R7
32
R71
!i10b 1
R72
Z84 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd|
Z85 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_CONTROLLER/data_controller_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z86 DEx4 work 19 data_controller_ent 0 22 cmHa7Z_Uhl^f95;3M<YHM3
l71
L31
VRJ95=Fl^Oj9O:BiJde7fz1
!s100 _gf>JQ6n4l2I?1A>lNK`V2
R7
32
R71
!i10b 1
R72
R84
R85
!i113 1
R12
R13
Edata_scheduler_ent
R15
R1
R2
R3
R4
Z87 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd
Z88 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd
l0
L5
VT;TGD0]2;:?QFHVc2aC?d0
!s100 <OT`<RC4[<9A1KhoT=i5R0
R7
32
R71
!i10b 1
R72
Z89 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd|
Z90 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_SCHEDULER/data_scheduler_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z91 DEx4 work 18 data_scheduler_ent 0 22 T;TGD0]2;:?QFHVc2aC?d0
l47
L29
VHmgla@KMnNf`1PaVM5`2?3
!s100 NA@4=<9<nGe4Y0UH3LR2L1
R7
32
R71
!i10b 1
R72
R89
R90
!i113 1
R12
R13
Edcom_v1_top
R15
Z92 DPx4 work 6 spwpkg 0 22 X0V^]0k6^b0BBTEk>VVP>0
Z93 DPx4 work 13 spw_codec_pkg 0 22 8cXa^iN6WLUHQT46aNPhO1
R68
R22
R34
R32
R1
R2
R3
R4
Z94 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd
Z95 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd
l0
L21
VEEZV2A?J4LZ9]BLPEnaEm2
!s100 01@K`_4b=IF49h6QbLfkm2
R7
32
R62
!i10b 1
R63
Z96 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd|
Z97 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/dcom_v1_top.vhd|
!i113 1
R12
R13
Artl
Z98 DEx4 work 13 spw_codec_ent 0 22 ][UJS<NXF5KjFA[JI5<bd2
Z99 DEx4 work 27 spw_clk_synchronization_ent 0 22 ?BG_W1GmBIJ`9NQE2b3WL1
R91
R86
R76
R27
R49
R39
R92
R93
R68
R22
R34
R32
R1
R2
R3
Z100 DEx4 work 11 dcom_v1_top 0 22 EEZV2A?J4LZ9]BLPEnaEm2
l126
L46
V[S8HU7:3enm`M2]UMN7cg1
!s100 cMDBEGJXKVkoXT`ZF8MFZ2
R7
32
R62
!i10b 1
R63
R96
R97
!i113 1
R12
R13
Edctrl_data_buffer_sc_fifo
R15
R2
R3
R4
Z101 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd
Z102 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd
l0
L43
V=bQl[ieYF=hl2c0gPgI0>3
!s100 9L1^L:cYBh=SP>95B0bg13
R7
32
R18
!i10b 1
R19
Z103 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd|
Z104 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/DATA_BUFFER/altera_ipcore/scfifo/dctrl_data_buffer_sc_fifo/dctrl_data_buffer_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R75
l96
L60
V4AZBfRJgVniKaHgU3hd6O2
!s100 H[;BAG_06Qa4cE@_^5?E>2
R7
32
R18
!i10b 1
R19
R103
R104
!i113 1
R12
R13
Espw_clk_synchronization_ent
R15
R92
R93
R1
R2
R3
R4
Z105 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Z106 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
l0
L7
V?BG_W1GmBIJ`9NQE2b3WL1
!s100 I7aTln>4TM^FcL8HK>BX[1
R7
32
R62
!i10b 1
R63
Z107 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
Z108 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
!i113 1
R12
R13
Artl
Z109 DEx4 work 20 spw_timecode_dc_fifo 0 22 cS1KYN8?Qh4CKPoY:@;Z<2
Z110 DEx4 work 16 spw_data_dc_fifo 0 22 Y[_5@oMi9TizDoJ^o43VQ0
R92
R93
R1
R2
R3
R99
l91
L33
VKXkEN@ZOi6RmfC6?41K?O2
!s100 hR4m^E5[?=Sd`Rln6O`m61
R7
32
R62
!i10b 1
R63
R107
R108
!i113 1
R12
R13
Espw_codec_ent
R15
R93
R92
R1
R2
R3
R4
Z111 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd
Z112 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd
l0
L8
V][UJS<NXF5KjFA[JI5<bd2
!s100 aD5^biCRN@?4_a0mScUOi2
R7
32
R62
!i10b 1
R63
Z113 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd|
Z114 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec.vhd|
!i113 1
R12
R13
Artl
Z115 DEx4 work 9 spwstream 0 22 QCaVQ_FYNZUeIUKT3GSc90
R93
R92
R1
R2
R3
R98
l28
L26
Vei>bCdd9EY>Z<NAP93a>O2
!s100 Bh?1i:AmId3dj0dK9fz=k2
R7
32
R62
!i10b 1
R63
R113
R114
!i113 1
R12
R13
Pspw_codec_pkg
R92
R1
R2
R3
R15
R4
8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd
FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd
l0
L7
V8cXa^iN6WLUHQT46aNPhO1
!s100 ]:kiVoGH?3nJ`9IaciU_Q1
R7
32
R62
!i10b 1
R63
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spw_codec_pkg.vhd|
!i113 1
R12
R13
Espw_data_dc_fifo
R15
R2
R3
R4
Z116 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Z117 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
l0
L43
VY[_5@oMi9TizDoJ^o43VQ0
!s100 BmJSC2oI9O]S3ScW<1d[X2
R7
32
R62
!i10b 1
R63
Z118 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
Z119 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R110
l103
L61
VA<CVc^[]QHC7nA2R?>k?=2
!s100 OI<X3<?P>lKeB_]9[Z7]I0
R7
32
R62
!i10b 1
R63
R118
R119
!i113 1
R12
R13
Espw_mux_ent
R15
R92
R93
R1
R2
R3
R4
Z120 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd
Z121 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd
l0
L7
VTlRIeCYCSdho3?;[gHo;73
!s100 _MHfT;LEK_8Fmo<ne>5RJ2
R7
32
R62
!i10b 1
R63
Z122 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd|
Z123 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_MUX/spw_mux_ent.vhd|
!i113 1
R12
R13
Artl
R92
R93
R1
R2
R3
DEx4 work 11 spw_mux_ent 0 22 TlRIeCYCSdho3?;[gHo;73
l76
L26
VE3jbcQ6ZIiCj>F]7ADoih3
!s100 Pzl3W>h<z]I:nBACRJJj:1
R7
32
R62
!i10b 1
R63
R122
R123
!i113 1
R12
R13
Espw_timecode_dc_fifo
R15
R2
R3
R4
Z124 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
Z125 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
l0
L43
VcS1KYN8?Qh4CKPoY:@;Z<2
!s100 ABz3TUl1G8GPM_kQHn15C0
R7
32
R62
!i10b 1
R63
Z126 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
Z127 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R109
l103
L61
VbjX^1h^lM;FDI9CK[l;2U0
!s100 B3C>a6BeXOO^Zm6C=O2Ii3
R7
32
R62
!i10b 1
R63
R126
R127
!i113 1
R12
R13
Espwlink
R15
R92
R1
R2
R3
R4
Z128 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Z129 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd
l0
L13
VDVV9f:bl>X1SaBYD^hBg01
!s100 AbCKSf6NUYHaeJ^N`>De13
R7
32
R71
!i10b 1
R72
Z130 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
Z131 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
!i113 1
R12
R13
Aspwlink_arch
R92
R1
R2
R3
DEx4 work 7 spwlink 0 22 DVV9f:bl>X1SaBYD^hBg01
l89
L51
VRDMUL1C;MaQif@oGQg5E<1
!s100 I2Rm4`I9^2o`hJ6T[blUR3
R7
32
R71
!i10b 1
R72
R130
R131
!i113 1
R12
R13
Pspwpkg
R2
R3
R15
R4
8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
l0
L8
VX0V^]0k6^b0BBTEk>VVP>0
!s100 _:]e>`=coA7N4KIDH^?jo1
R7
32
R71
!i10b 1
R72
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!i113 1
R12
R13
Espwram
R15
R1
R2
R3
R4
Z132 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd
Z133 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd
l0
L10
Vio9em64ZTWROlDce^iN>C2
!s100 EUQJ1>]QNWjIj6Zn>4WQh1
R7
32
R71
!i10b 1
R72
Z134 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd|
Z135 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwram.vhd|
!i113 1
R12
R13
Aspwram_arch
R1
R2
R3
DEx4 work 6 spwram 0 22 io9em64ZTWROlDce^iN>C2
l35
L28
V]Ea3=B_9;5YVZ>JM20JKS2
!s100 okl6iPF>3QaCh2Ldczd@T2
R7
32
R71
!i10b 1
R72
R134
R135
!i113 1
R12
R13
Espwrecv
R15
R92
R1
R2
R3
R4
Z136 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Z137 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
l0
L16
VnElH@Q?YVh1CAIm5BaGHT1
!s100 MI=YX3oiWafcI@TofD^@]1
R7
32
R71
!i10b 1
R72
Z138 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
Z139 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
!i113 1
R12
R13
Aspwrecv_arch
R92
R1
R2
R3
DEx4 work 7 spwrecv 0 22 nElH@Q?YVh1CAIm5BaGHT1
l101
L49
Vnl_6EJj_Mfe`jb1=8h]bU3
!s100 ^c3WTJ4Ao3z@Jg7kh6P:=2
R7
32
R71
!i10b 1
R72
R138
R139
!i113 1
R12
R13
Espwrecvfront_fast
R15
R92
R1
R2
R3
R4
Z140 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Z141 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
l0
L70
V_fDO<4<WND<?kUVcC0:ZY3
!s100 HVf=b37B5G;[TGUR<nXmQ2
R7
32
R71
!i10b 1
R72
Z142 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
Z143 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R92
R1
R2
R3
DEx4 work 17 spwrecvfront_fast 0 22 _fDO<4<WND<?kUVcC0:ZY3
l199
L110
V_^9R1b`C]Qm;l^c6fR=7S0
!s100 edW5LU7X:j>mGgNM1jo>Q1
R7
32
R71
!i10b 1
R72
R142
R143
!i113 1
R12
R13
Espwrecvfront_generic
R15
R1
R2
R3
R4
Z144 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Z145 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
l0
L16
VEl06nCMSZ=?6GcFiGIA;D3
!s100 cQd9MjILFQD4L=2ST@9`j1
R7
32
R71
!i10b 1
R72
Z146 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
Z147 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R1
R2
R3
DEx4 work 20 spwrecvfront_generic 0 22 El06nCMSZ=?6GcFiGIA;D3
l59
L44
VY?X;jNeQ`i00595];L?CD1
!s100 @Qjz2IQjaJ]eejN]K`WIM3
R7
32
R71
!i10b 1
R72
R146
R147
!i113 1
R12
R13
Espwstream
R15
R92
R1
R2
R3
R4
Z148 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Z149 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd
l0
L23
VQCaVQ_FYNZUeIUKT3GSc90
!s100 ZNia^zR_8XcEL]8RUbP3P1
R7
32
R71
!i10b 1
R72
Z150 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
Z151 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
!i113 1
R12
R13
Aspwstream_arch
R92
R1
R2
R3
R115
l275
L189
V:kZzohgV4>@<RW34`LdXf0
!s100 C5UHXeODgY=lfP]3QzVCJ3
R7
32
R71
!i10b 1
R72
R150
R151
!i113 1
R12
R13
Espwxmit
R15
R92
R1
R2
R3
R4
Z152 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Z153 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
l0
L13
V0[CGLQJbUNZ37OLkdh=Ea3
!s100 kd;DUhQR]86fMJ0WDD`c?2
R7
32
R71
!i10b 1
R72
Z154 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
Z155 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
!i113 1
R12
R13
Aspwxmit_arch
R92
R1
R2
R3
DEx4 work 7 spwxmit 0 22 0[CGLQJbUNZ37OLkdh=Ea3
l88
L43
V3lS20dBH09XK4;hj[Y0?;3
!s100 1KG5JXQKLP61KfiiYLWD61
R7
32
R71
!i10b 1
R72
R154
R155
!i113 1
R12
R13
Espwxmit_fast
R15
R92
R1
R2
R3
R4
Z156 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Z157 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
l0
L150
Vb02QZKFLXHS9b<dCnj];61
!s100 fJ>eURSKh1MkMPIPNFLfC1
R7
32
R71
!i10b 1
R72
Z158 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
Z159 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
!i113 1
R12
R13
Aspwxmit_fast_arch
R92
R1
R2
R3
DEx4 work 12 spwxmit_fast 0 22 b02QZKFLXHS9b<dCnj];61
l328
L188
VPo^4@PUXb_k0eKb:o=aD12
!s100 UhR1WOiM6e@gLz;aKC0A:0
R7
32
R71
!i10b 1
R72
R158
R159
!i113 1
R12
R13
Estreamtest
R15
R92
R1
R2
R3
R4
Z160 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Z161 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd
l0
L28
VKH2f^M0C?OfK6;?^fjkba2
!s100 oBz1R7fU=hnfCg^ak7HKm1
R7
32
R71
!i10b 1
R72
Z162 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
Z163 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
!i113 1
R12
R13
Astreamtest_arch
R92
R1
R2
R3
DEx4 work 10 streamtest 0 22 KH2f^M0C?OfK6;?^fjkba2
l209
L115
V=6_B@Moi;`V3[AGMhKYjb1
!s100 Pl=_Z[F6CNa?@_oz?^YI71
R7
32
R71
!i10b 1
R72
R162
R163
!i113 1
R12
R13
Esyncdff
R15
R2
R3
R4
Z164 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Z165 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd
l0
L16
VI]G>AQfHR4^`PCB7]6X^;3
!s100 jmnDgZK4I8fKM9T6giQB?2
R7
32
R62
!i10b 1
R72
Z166 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
Z167 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Dumb_Communications_Module/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
!i113 1
R12
R13
Asyncdff_arch
R2
R3
DEx4 work 7 syncdff 0 22 I]G>AQfHR4^`PCB7]6X^;3
l52
L31
VEVT_@k:Czz>^_@VAm4c5z1
!s100 ;P9@79nVHoRZ2GXS^7Ulh1
R7
32
R62
!i10b 1
R72
R166
R167
!i113 1
R12
R13
Etestbench_top
R15
R92
R1
R2
R3
R4
Z168 8C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/testbench_top.vhd
Z169 FC:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/testbench_top.vhd
l0
L7
VRJ5AC[:lD0K]`OKXJmEPF1
!s100 5>]]FMBPPS<i0Og4;nlF90
R7
32
R62
!i10b 1
R63
Z170 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/testbench_top.vhd|
Z171 !s107 C:/Users/rfranca/Development/GitHub/IWF_SimuCam_Development/FPGA_Developments/Dumb_COM_Module/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R115
R93
R68
R22
R34
R32
R100
R14
R66
R92
R1
R2
R3
DEx4 work 13 testbench_top 0 22 RJ5AC[:lD0K]`OKXJmEPF1
l81
L10
V?oTDZ0g_29og_Abe;WY<d2
!s100 7C2n>9To>8gJBM?P[lKd@0
R7
32
R62
!i10b 1
R63
R170
R171
!i113 1
R12
R13
