V3 62
FL "C:/Work/COMET project/trunk/FPGA/LIB/V_Counter.vhd" 2018/08/19.16:09:36 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd" 2018/08/19.16:04:04 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd" 2018/08/17.10:51:14 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/Parameters.vhd" 2018/08/19.15:38:12 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/lib/V_Counter.vhd" 2018/08/17.13:34:37 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd" 2018/08/19.16:11:06 P.20131013
FL "C:/Work/COMET project/trunk/FPGA/Pre-trigger_Xilinx/Parameters.vhd" 2018/05/01.22:41:14 P.20131013
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd 2018/08/21.11:08:35 P.20131013
EN work/Edge_Sensing 1535022260 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd \
      PB ieee/std_logic_1164 1381692176 PB work/parameters 1535022253
AR work/Edge_Sensing/Utility 1535022261 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd \
      EN work/Edge_Sensing 1535022260
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd 2018/08/23.14:03:34 P.20131013
EN work/Light_Pulser 1535022266 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/std_logic_arith 1381692177 PB ieee/MATH_REAL 1381692182 \
      PB work/parameters 1535022253
AR work/Light_Pulser/Utility 1535022267 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd \
      EN work/Light_Pulser 1535022266 CP work/V_Counter CP work/Edge_Sensing \
      CP work/SRFF
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd 2018/08/21.15:23:10 P.20131013
EN work/PhaseSW 1535022262 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/NUMERIC_STD 1381692181 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/PhaseSW/Behavioral 1535022263 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd \
      EN work/PhaseSW 1535022262 CP work/V_Counter
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd 2018/08/21.14:42:43 P.20131013
EN work/SRFF 1535022256 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/SRFF/Utility 1535022257 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd \
      EN work/SRFF 1535022256
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd 2018/08/21.11:08:35 P.20131013
EN work/V_Counter 1535022258 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB work/parameters 1535022253
AR work/V_Counter/Utility 1535022259 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd \
      EN work/V_Counter 1535022258
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/DLL.vhd 2018/08/22.14:02:11 P.20131013
EN work/DLL 1535022264 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/DLL.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/DLL/BEHAVIORAL 1535022265 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/DLL.vhd \
      EN work/DLL 1535022264 CP BUFG CP IBUFG CP DCM_ADV
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_ctrl_i.vhd 2018/08/23.16:56:35 P.20131013
EN work/adc_ctrl_i 1535022272 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_ctrl_i.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/adc_ctrl_i/Behavioral 1535022273 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/adc_ctrl_i.vhd \
      EN work/adc_ctrl_i 1535022272 CP work/ShiftReg
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd 2018/08/23.17:58:26 P.20131013
EN work/FindMaxAmp 1535022270 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 \
      PB ieee/std_logic_arith 1381692177 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1535022253
AR work/FindMaxAmp/Behavioral 1535022271 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/FindMaxAmp.vhd \
      EN work/FindMaxAmp 1535022270 CP work/SRFF
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd 2018/08/16.11:23:03 P.20131013
EN work/ISERDES_8bit 1535022268 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1535022253
AR work/ISERDES_8bit/Behavioral 1535022269 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ISERDES_8bit.vhd \
      EN work/ISERDES_8bit 1535022268 CP ISERDES
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/Parameters.vhd 2018/08/23.17:55:22 P.20131013
PH work/parameters 1535022252 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/Parameters.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/STD_LOGIC_UNSIGNED 1381692179 \
      PB ieee/std_logic_arith 1381692177 PB ieee/NUMERIC_STD 1381692181 \
      PB ieee/MATH_REAL 1381692182
PB work/parameters 1535022253 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/Parameters.vhd \
      PH work/parameters 1535022252
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ShiftReg.vhd 2018/08/23.18:01:19 P.20131013
EN work/ShiftReg 1535022254 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ShiftReg.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/ShiftReg/Behavioral 1535022255 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ShiftReg.vhd \
      EN work/ShiftReg 1535022254
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/V_Counter.vhd 2018/08/16.10:48:59 P.20131013
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd 2018/08/23.18:04:08 P.20131013
EN work/Main 1535022274 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/std_logic_arith 1381692177 \
      PB ieee/STD_LOGIC_UNSIGNED 1381692179 PB ieee/NUMERIC_STD 1381692181 \
      LB UNISIM PH unisim/VCOMPONENTS 1381692182 PB work/parameters 1535022253
AR work/Main/Behavioral 1535022275 \
      FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Main.vhd \
      EN work/Main 1535022274 CP IBUFG CP IBUFGDS CP work/PhaseSW CP work/DLL \
      CP work/Light_Pulser CP IBUFDS CP work/ISERDES_8bit CP work/FindMaxAmp \
      CP work/adc_ctrl_i CP work/V_Counter
FL D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/Parameters.vhd 2018/08/14.11:56:11 P.20131013
