

================================================================
== Synthesis Summary Report of 'VecAdd'
================================================================
+ General Information: 
    * Date:           Wed May  8 14:00:26 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        project
    * Solution:       VecAdd (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |  Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |  & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ VecAdd  |     -|  1.43|        0|   0.000|         -|        1|     -|        no|     -|   -|  316 (~0%)|  552 (~0%)|    -|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | a_1      | 0x10   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | a_2      | 0x14   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | b_1      | 0x1c   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | b_2      | 0x20   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | c_1      | 0x28   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | c_2      | 0x2c   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | n_1      | 0x34   | 32    | W      | Data signal of n                 |                                                                      |
| s_axi_control | n_2      | 0x38   | 32    | W      | Data signal of n                 |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------+
| Argument | Direction | Datatype          |
+----------+-----------+-------------------+
| a        | in        | long unsigned int |
| b        | in        | long unsigned int |
| c        | in        | long unsigned int |
| n        | in        | long unsigned int |
+----------+-----------+-------------------+

* SW-to-HW Mapping
+----------+---------------+----------+-------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                       |
+----------+---------------+----------+-------------------------------+
| a        | s_axi_control | register | name=a_1 offset=0x10 range=32 |
| a        | s_axi_control | register | name=a_2 offset=0x14 range=32 |
| b        | s_axi_control | register | name=b_1 offset=0x1c range=32 |
| b        | s_axi_control | register | name=b_2 offset=0x20 range=32 |
| c        | s_axi_control | register | name=c_1 offset=0x28 range=32 |
| c        | s_axi_control | register | name=c_2 offset=0x2c range=32 |
| n        | s_axi_control | register | name=n_1 offset=0x34 range=32 |
| n        | s_axi_control | register | name=n_2 offset=0x38 range=32 |
+----------+---------------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------+----------------------------------------------------------------------------------+
| Type      | Options                                  | Location                                                                         |
+-----------+------------------------------------------+----------------------------------------------------------------------------------+
| interface | s_axilite port = a bundle = control      | ../../home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/VecAdd.cpp:19 in vecadd |
| interface | s_axilite port = b bundle = control      | ../../home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/VecAdd.cpp:23 in vecadd |
| interface | s_axilite port = c bundle = control      | ../../home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/VecAdd.cpp:27 in vecadd |
| interface | s_axilite port = n bundle = control      | ../../home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/VecAdd.cpp:31 in vecadd |
| interface | s_axilite port = return bundle = control | ../../home/nehaprakriya/Documents/tapa/apps/vadd/run/cpp/VecAdd.cpp:35 in vecadd |
+-----------+------------------------------------------+----------------------------------------------------------------------------------+


