-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Fri Mar 29 23:06:33 2024
-- Host        : DESKTOP-AJ2V9VE running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/NEW/TYUT/FPGA/Code/3_Test/UART_RAM_TFT/UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM_1/RAM_sim_netlist.vhdl
-- Design      : RAM
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z015clg485-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_mux__parameterized0\ is
  port (
    \^doutb\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    clkb : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_2_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_2_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_2_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_2_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_2_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_3_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_3_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_3_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_3_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_3_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_3_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_4_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_4_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_4_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_4_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_4_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_4_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[15]_INST_0_i_4_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_2_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_2_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_2_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_2_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_2_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_3_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_3_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_3_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_3_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_3_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_3_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_3_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_3_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_4_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_4_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_4_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_4_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_4_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_4_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[14]_INST_0_i_4_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \doutb[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \doutb[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \RAM_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \RAM_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \doutb[1]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \doutb[2]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \doutb[3]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \doutb[4]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \doutb[5]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \doutb[6]_INST_0\ : label is "soft_lutpair0";
begin
\doutb[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \doutb[0]\(0),
      I1 => sel_pipe_d1(3),
      I2 => sel_pipe_d1(4),
      I3 => \doutb[0]_0\(0),
      I4 => sel_pipe_d1(5),
      I5 => \doutb[0]_1\(0),
      O => \^doutb\(0)
    );
\doutb[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_1_n_0\,
      I1 => \doutb[10]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[10]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[10]_INST_0_i_4_n_0\,
      O => \^doutb\(10)
    );
\doutb[10]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => p_2_out(3),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[10]_INST_0_i_1_n_0\
    );
\doutb[10]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_0\(3),
      I1 => \doutb[14]_INST_0_i_4_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_3\(3),
      O => \doutb[10]_INST_0_i_10_n_0\
    );
\doutb[10]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_5_n_0\,
      I1 => \doutb[10]_INST_0_i_6_n_0\,
      O => \doutb[10]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[10]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_7_n_0\,
      I1 => \doutb[10]_INST_0_i_8_n_0\,
      O => \doutb[10]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[10]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_9_n_0\,
      I1 => \doutb[10]_INST_0_i_10_n_0\,
      O => \doutb[10]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[10]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_2_3\(3),
      I1 => \doutb[14]_INST_0_i_2_4\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_5\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_6\(3),
      O => \doutb[10]_INST_0_i_5_n_0\
    );
\doutb[10]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \doutb[14]_INST_0_i_2_0\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_1\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_2\(3),
      O => \doutb[10]_INST_0_i_6_n_0\
    );
\doutb[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_4\(3),
      I1 => \doutb[14]_INST_0_i_3_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_7\(3),
      O => \doutb[10]_INST_0_i_7_n_0\
    );
\doutb[10]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_0\(3),
      I1 => \doutb[14]_INST_0_i_3_1\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_2\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_3\(3),
      O => \doutb[10]_INST_0_i_8_n_0\
    );
\doutb[10]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_4\(3),
      I1 => \doutb[14]_INST_0_i_4_5\(3),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_6\(3),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_7\(3),
      O => \doutb[10]_INST_0_i_9_n_0\
    );
\doutb[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_1_n_0\,
      I1 => \doutb[11]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[11]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[11]_INST_0_i_4_n_0\,
      O => \^doutb\(11)
    );
\doutb[11]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => p_2_out(4),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[11]_INST_0_i_1_n_0\
    );
\doutb[11]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_0\(4),
      I1 => \doutb[14]_INST_0_i_4_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_3\(4),
      O => \doutb[11]_INST_0_i_10_n_0\
    );
\doutb[11]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_5_n_0\,
      I1 => \doutb[11]_INST_0_i_6_n_0\,
      O => \doutb[11]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[11]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_7_n_0\,
      I1 => \doutb[11]_INST_0_i_8_n_0\,
      O => \doutb[11]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[11]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_9_n_0\,
      I1 => \doutb[11]_INST_0_i_10_n_0\,
      O => \doutb[11]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[11]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_2_3\(4),
      I1 => \doutb[14]_INST_0_i_2_4\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_5\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_6\(4),
      O => \doutb[11]_INST_0_i_5_n_0\
    );
\doutb[11]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \doutb[14]_INST_0_i_2_0\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_1\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_2\(4),
      O => \doutb[11]_INST_0_i_6_n_0\
    );
\doutb[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_4\(4),
      I1 => \doutb[14]_INST_0_i_3_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_7\(4),
      O => \doutb[11]_INST_0_i_7_n_0\
    );
\doutb[11]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_0\(4),
      I1 => \doutb[14]_INST_0_i_3_1\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_2\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_3\(4),
      O => \doutb[11]_INST_0_i_8_n_0\
    );
\doutb[11]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_4\(4),
      I1 => \doutb[14]_INST_0_i_4_5\(4),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_6\(4),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_7\(4),
      O => \doutb[11]_INST_0_i_9_n_0\
    );
\doutb[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[12]_INST_0_i_1_n_0\,
      I1 => \doutb[12]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[12]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[12]_INST_0_i_4_n_0\,
      O => \^doutb\(12)
    );
\doutb[12]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => p_2_out(5),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[12]_INST_0_i_1_n_0\
    );
\doutb[12]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_0\(5),
      I1 => \doutb[14]_INST_0_i_4_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_3\(5),
      O => \doutb[12]_INST_0_i_10_n_0\
    );
\doutb[12]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[12]_INST_0_i_5_n_0\,
      I1 => \doutb[12]_INST_0_i_6_n_0\,
      O => \doutb[12]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[12]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[12]_INST_0_i_7_n_0\,
      I1 => \doutb[12]_INST_0_i_8_n_0\,
      O => \doutb[12]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[12]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[12]_INST_0_i_9_n_0\,
      I1 => \doutb[12]_INST_0_i_10_n_0\,
      O => \doutb[12]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[12]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_2_3\(5),
      I1 => \doutb[14]_INST_0_i_2_4\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_5\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_6\(5),
      O => \doutb[12]_INST_0_i_5_n_0\
    );
\doutb[12]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \doutb[14]_INST_0_i_2_0\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_1\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_2\(5),
      O => \doutb[12]_INST_0_i_6_n_0\
    );
\doutb[12]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_4\(5),
      I1 => \doutb[14]_INST_0_i_3_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_7\(5),
      O => \doutb[12]_INST_0_i_7_n_0\
    );
\doutb[12]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_0\(5),
      I1 => \doutb[14]_INST_0_i_3_1\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_2\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_3\(5),
      O => \doutb[12]_INST_0_i_8_n_0\
    );
\doutb[12]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_4\(5),
      I1 => \doutb[14]_INST_0_i_4_5\(5),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_6\(5),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_7\(5),
      O => \doutb[12]_INST_0_i_9_n_0\
    );
\doutb[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[13]_INST_0_i_1_n_0\,
      I1 => \doutb[13]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[13]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[13]_INST_0_i_4_n_0\,
      O => \^doutb\(13)
    );
\doutb[13]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => p_2_out(6),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[13]_INST_0_i_1_n_0\
    );
\doutb[13]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_0\(6),
      I1 => \doutb[14]_INST_0_i_4_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_3\(6),
      O => \doutb[13]_INST_0_i_10_n_0\
    );
\doutb[13]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[13]_INST_0_i_5_n_0\,
      I1 => \doutb[13]_INST_0_i_6_n_0\,
      O => \doutb[13]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[13]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[13]_INST_0_i_7_n_0\,
      I1 => \doutb[13]_INST_0_i_8_n_0\,
      O => \doutb[13]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[13]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[13]_INST_0_i_9_n_0\,
      I1 => \doutb[13]_INST_0_i_10_n_0\,
      O => \doutb[13]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[13]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_2_3\(6),
      I1 => \doutb[14]_INST_0_i_2_4\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_5\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_6\(6),
      O => \doutb[13]_INST_0_i_5_n_0\
    );
\doutb[13]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \doutb[14]_INST_0_i_2_0\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_1\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_2\(6),
      O => \doutb[13]_INST_0_i_6_n_0\
    );
\doutb[13]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_4\(6),
      I1 => \doutb[14]_INST_0_i_3_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_7\(6),
      O => \doutb[13]_INST_0_i_7_n_0\
    );
\doutb[13]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_0\(6),
      I1 => \doutb[14]_INST_0_i_3_1\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_2\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_3\(6),
      O => \doutb[13]_INST_0_i_8_n_0\
    );
\doutb[13]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_4\(6),
      I1 => \doutb[14]_INST_0_i_4_5\(6),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_6\(6),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_7\(6),
      O => \doutb[13]_INST_0_i_9_n_0\
    );
\doutb[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_1_n_0\,
      I1 => \doutb[14]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[14]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[14]_INST_0_i_4_n_0\,
      O => \^doutb\(14)
    );
\doutb[14]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => p_2_out(7),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[14]_INST_0_i_1_n_0\
    );
\doutb[14]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_0\(7),
      I1 => \doutb[14]_INST_0_i_4_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_3\(7),
      O => \doutb[14]_INST_0_i_10_n_0\
    );
\doutb[14]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[14]_INST_0_i_5_n_0\,
      I1 => \doutb[14]_INST_0_i_6_n_0\,
      O => \doutb[14]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[14]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[14]_INST_0_i_7_n_0\,
      I1 => \doutb[14]_INST_0_i_8_n_0\,
      O => \doutb[14]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[14]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[14]_INST_0_i_9_n_0\,
      I1 => \doutb[14]_INST_0_i_10_n_0\,
      O => \doutb[14]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[14]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_2_3\(7),
      I1 => \doutb[14]_INST_0_i_2_4\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_5\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_6\(7),
      O => \doutb[14]_INST_0_i_5_n_0\
    );
\doutb[14]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \doutb[14]_INST_0_i_2_0\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_1\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_2\(7),
      O => \doutb[14]_INST_0_i_6_n_0\
    );
\doutb[14]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_4\(7),
      I1 => \doutb[14]_INST_0_i_3_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_7\(7),
      O => \doutb[14]_INST_0_i_7_n_0\
    );
\doutb[14]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_0\(7),
      I1 => \doutb[14]_INST_0_i_3_1\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_2\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_3\(7),
      O => \doutb[14]_INST_0_i_8_n_0\
    );
\doutb[14]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_4\(7),
      I1 => \doutb[14]_INST_0_i_4_5\(7),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_6\(7),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_7\(7),
      O => \doutb[14]_INST_0_i_9_n_0\
    );
\doutb[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[15]_INST_0_i_1_n_0\,
      I1 => \doutb[15]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[15]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[15]_INST_0_i_4_n_0\,
      O => \^doutb\(15)
    );
\doutb[15]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => p_2_out(8),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[15]_INST_0_i_1_n_0\
    );
\doutb[15]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[15]_INST_0_i_4_0\(0),
      I1 => \doutb[15]_INST_0_i_4_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[15]_INST_0_i_4_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[15]_INST_0_i_4_3\(0),
      O => \doutb[15]_INST_0_i_10_n_0\
    );
\doutb[15]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[15]_INST_0_i_5_n_0\,
      I1 => \doutb[15]_INST_0_i_6_n_0\,
      O => \doutb[15]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[15]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[15]_INST_0_i_7_n_0\,
      I1 => \doutb[15]_INST_0_i_8_n_0\,
      O => \doutb[15]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[15]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[15]_INST_0_i_9_n_0\,
      I1 => \doutb[15]_INST_0_i_10_n_0\,
      O => \doutb[15]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[15]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[15]_INST_0_i_2_3\(0),
      I1 => \doutb[15]_INST_0_i_2_4\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[15]_INST_0_i_2_5\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[15]_INST_0_i_2_6\(0),
      O => \doutb[15]_INST_0_i_5_n_0\
    );
\doutb[15]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \doutb[15]_INST_0_i_2_0\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[15]_INST_0_i_2_1\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[15]_INST_0_i_2_2\(0),
      O => \doutb[15]_INST_0_i_6_n_0\
    );
\doutb[15]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[15]_INST_0_i_3_4\(0),
      I1 => \doutb[15]_INST_0_i_3_5\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[15]_INST_0_i_3_6\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[15]_INST_0_i_3_7\(0),
      O => \doutb[15]_INST_0_i_7_n_0\
    );
\doutb[15]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[15]_INST_0_i_3_0\(0),
      I1 => \doutb[15]_INST_0_i_3_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[15]_INST_0_i_3_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[15]_INST_0_i_3_3\(0),
      O => \doutb[15]_INST_0_i_8_n_0\
    );
\doutb[15]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[15]_INST_0_i_4_4\(0),
      I1 => \doutb[15]_INST_0_i_4_5\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[15]_INST_0_i_4_6\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[15]_INST_0_i_4_7\(0),
      O => \doutb[15]_INST_0_i_9_n_0\
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_1_n_0\,
      I1 => sel_pipe_d1(5),
      I2 => \doutb[1]\(0),
      O => \^doutb\(1)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => \doutb[2]_0\(0),
      I2 => sel_pipe_d1(3),
      I3 => sel_pipe_d1(4),
      I4 => \doutb[1]_0\(0),
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_1_n_0\,
      I1 => sel_pipe_d1(5),
      I2 => \doutb[2]\(0),
      O => \^doutb\(2)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => \doutb[2]_0\(1),
      I2 => sel_pipe_d1(3),
      I3 => sel_pipe_d1(4),
      I4 => \doutb[2]_1\(0),
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_1_n_0\,
      I1 => sel_pipe_d1(5),
      I2 => \doutb[3]\(0),
      O => \^doutb\(3)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => \doutb[6]\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(3),
      I4 => sel_pipe_d1(4),
      I5 => \doutb[3]_0\(0),
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_1_n_0\,
      I1 => sel_pipe_d1(5),
      I2 => \doutb[4]\(0),
      O => \^doutb\(4)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => \doutb[6]\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(3),
      I4 => sel_pipe_d1(4),
      I5 => \doutb[4]_0\(0),
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_1_n_0\,
      I1 => sel_pipe_d1(5),
      I2 => \doutb[5]\(0),
      O => \^doutb\(5)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => \doutb[6]\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(3),
      I4 => sel_pipe_d1(4),
      I5 => \doutb[5]_0\(0),
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_1_n_0\,
      I1 => sel_pipe_d1(5),
      I2 => DOUTB(0),
      O => \^doutb\(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => \doutb[6]\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(3),
      I4 => sel_pipe_d1(4),
      I5 => \doutb[6]_0\(0),
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_1_n_0\,
      I1 => \doutb[7]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[7]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[7]_INST_0_i_4_n_0\,
      O => \^doutb\(7)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => p_2_out(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_0\(0),
      I1 => \doutb[14]_INST_0_i_4_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_3\(0),
      O => \doutb[7]_INST_0_i_10_n_0\
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_5_n_0\,
      I1 => \doutb[7]_INST_0_i_6_n_0\,
      O => \doutb[7]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_7_n_0\,
      I1 => \doutb[7]_INST_0_i_8_n_0\,
      O => \doutb[7]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_9_n_0\,
      I1 => \doutb[7]_INST_0_i_10_n_0\,
      O => \doutb[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_2_3\(0),
      I1 => \doutb[14]_INST_0_i_2_4\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_5\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_6\(0),
      O => \doutb[7]_INST_0_i_5_n_0\
    );
\doutb[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \doutb[14]_INST_0_i_2_0\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_1\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_2\(0),
      O => \doutb[7]_INST_0_i_6_n_0\
    );
\doutb[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_4\(0),
      I1 => \doutb[14]_INST_0_i_3_5\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_6\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_7\(0),
      O => \doutb[7]_INST_0_i_7_n_0\
    );
\doutb[7]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_0\(0),
      I1 => \doutb[14]_INST_0_i_3_1\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_2\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_3\(0),
      O => \doutb[7]_INST_0_i_8_n_0\
    );
\doutb[7]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_4\(0),
      I1 => \doutb[14]_INST_0_i_4_5\(0),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_6\(0),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_7\(0),
      O => \doutb[7]_INST_0_i_9_n_0\
    );
\doutb[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => \doutb[8]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[8]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[8]_INST_0_i_4_n_0\,
      O => \^doutb\(8)
    );
\doutb[8]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => p_2_out(1),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[8]_INST_0_i_1_n_0\
    );
\doutb[8]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_0\(1),
      I1 => \doutb[14]_INST_0_i_4_1\(1),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_2\(1),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_3\(1),
      O => \doutb[8]_INST_0_i_10_n_0\
    );
\doutb[8]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_5_n_0\,
      I1 => \doutb[8]_INST_0_i_6_n_0\,
      O => \doutb[8]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_7_n_0\,
      I1 => \doutb[8]_INST_0_i_8_n_0\,
      O => \doutb[8]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_9_n_0\,
      I1 => \doutb[8]_INST_0_i_10_n_0\,
      O => \doutb[8]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_2_3\(1),
      I1 => \doutb[14]_INST_0_i_2_4\(1),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_5\(1),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_6\(1),
      O => \doutb[8]_INST_0_i_5_n_0\
    );
\doutb[8]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \doutb[14]_INST_0_i_2_0\(1),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_1\(1),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_2\(1),
      O => \doutb[8]_INST_0_i_6_n_0\
    );
\doutb[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_4\(1),
      I1 => \doutb[14]_INST_0_i_3_5\(1),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_6\(1),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_7\(1),
      O => \doutb[8]_INST_0_i_7_n_0\
    );
\doutb[8]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_0\(1),
      I1 => \doutb[14]_INST_0_i_3_1\(1),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_2\(1),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_3\(1),
      O => \doutb[8]_INST_0_i_8_n_0\
    );
\doutb[8]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_4\(1),
      I1 => \doutb[14]_INST_0_i_4_5\(1),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_6\(1),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_7\(1),
      O => \doutb[8]_INST_0_i_9_n_0\
    );
\doutb[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[9]_INST_0_i_1_n_0\,
      I1 => \doutb[9]_INST_0_i_2_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[9]_INST_0_i_3_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[9]_INST_0_i_4_n_0\,
      O => \^doutb\(9)
    );
\doutb[9]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe_d1(2),
      I1 => sel_pipe_d1(0),
      I2 => p_2_out(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(3),
      O => \doutb[9]_INST_0_i_1_n_0\
    );
\doutb[9]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_0\(2),
      I1 => \doutb[14]_INST_0_i_4_1\(2),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_2\(2),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_3\(2),
      O => \doutb[9]_INST_0_i_10_n_0\
    );
\doutb[9]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_5_n_0\,
      I1 => \doutb[9]_INST_0_i_6_n_0\,
      O => \doutb[9]_INST_0_i_2_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[9]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_7_n_0\,
      I1 => \doutb[9]_INST_0_i_8_n_0\,
      O => \doutb[9]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[9]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_9_n_0\,
      I1 => \doutb[9]_INST_0_i_10_n_0\,
      O => \doutb[9]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[9]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_2_3\(2),
      I1 => \doutb[14]_INST_0_i_2_4\(2),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_5\(2),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_6\(2),
      O => \doutb[9]_INST_0_i_5_n_0\
    );
\doutb[9]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \doutb[14]_INST_0_i_2_0\(2),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_2_1\(2),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_2_2\(2),
      O => \doutb[9]_INST_0_i_6_n_0\
    );
\doutb[9]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_4\(2),
      I1 => \doutb[14]_INST_0_i_3_5\(2),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_6\(2),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_7\(2),
      O => \doutb[9]_INST_0_i_7_n_0\
    );
\doutb[9]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_3_0\(2),
      I1 => \doutb[14]_INST_0_i_3_1\(2),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_3_2\(2),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_3_3\(2),
      O => \doutb[9]_INST_0_i_8_n_0\
    );
\doutb[9]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_4_4\(2),
      I1 => \doutb[14]_INST_0_i_4_5\(2),
      I2 => sel_pipe_d1(2),
      I3 => \doutb[14]_INST_0_i_4_6\(2),
      I4 => sel_pipe_d1(1),
      I5 => \doutb[14]_INST_0_i_4_7\(2),
      O => \doutb[9]_INST_0_i_9_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => sel_pipe(5),
      Q => sel_pipe_d1(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => addrb(5),
      Q => sel_pipe(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end RAM_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of RAM_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF07FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF03FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E0FE47FFFFFFFFDFFFFFFFFFFFFFF",
      INIT_04 => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1607CE4FFFFFFFFE3FFFFFFFFFFFFF",
      INIT_05 => X"FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA4EF8056103FFFFFDFFFFFFFFFFFFF",
      INIT_06 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6400000340D8FFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF50B73E1FFC50A63FFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFDD8A41DFFC27C37C3FFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF105DF8C783B271923FFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFD1D87E0E00D0CE3C53FFFFFFFFFFFFF",
      INIT_0B => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFCED8CF007F0764983CD0FFFFFFFFFFFF",
      INIT_0C => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF4286303FFFF01F00A17FFFFFFFFFFF",
      INIT_0D => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFBF5D78F00FFF9801FB67FFFFFFFFFF",
      INIT_0E => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF8026B99CC3001D8FF33E1FFFFFFFFF",
      INIT_0F => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFD022D835120F9FD81FF11BFFFFFFFF",
      INIT_10 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFD4A4C16E0B3F15B83F7C61FFFFFFF",
      INIT_11 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF70B61F1D5C8D7F670F1FB27FFFFFF",
      INIT_12 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFC3E19FC26A8AC4FC8C3C02341FFFFF",
      INIT_13 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF517B6F2B5FBB04E33C10041AFFFFF",
      INIT_14 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFD24EA995346939C4E70600F94FFFF",
      INIT_15 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE4A4CF012B5D3E33F9C0C00F5BFFF",
      INIT_16 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFBBB9A4DFE0D31B23E783C2FF73FF",
      INIT_17 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFB576101ADFC5F815E0FE3F3F52FF",
      INIT_18 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF901FCF1FB6DDBE27563FCFFFF5C3",
      INIT_19 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF8F945A138DDC4FFCF5B7FFFFF572",
      INIT_1A => X"73FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFE61AB480CF3DA8F0151473FFFE19",
      INIT_1B => X"C07FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF88C5DC1C7000ADE922B00037FB0",
      INIT_1C => X"E53FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFC2A0AC878EE112B8CE48038000C",
      INIT_1D => X"711FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF6FFE6018044CD8AFE3D7FFC8BE",
      INIT_1E => X"83A0FEFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFD901CDE41CB0BB47E827F3FFFA",
      INIT_1F => X"C088BFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF2B9DE865E8EA55E37C5289FF3",
      INIT_20 => X"E04B07FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF8FE203008D63BE774AB3503E7B0",
      INIT_21 => X"3C74147BFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFCB582046A69E4B4F30D8FC6FC",
      INIT_22 => X"671B4283FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF73C68477EB97CD300C0CF429",
      INIT_23 => X"56C40E5CFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF057FAA45D54A0EA3F2E4FBC",
      INIT_24 => X"731319298FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF8067D06080EEFE2ABA6D31EE",
      INIT_25 => X"44808CDA13FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEE5128D60BE4BFE883CAAD98",
      INIT_26 => X"55518C4189FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF5B5D4B8981AB89AADF211B1",
      INIT_27 => X"974B126232FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE7EE67BFFFE02B1F7677E6D",
      INIT_28 => X"C34428930FAFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFE0DBE4C30B8DCC0A26B13ED",
      INIT_29 => X"99DD3964C063FFFFFFFFF7FFFFFFFFFFFFFFFFFFFF04C3728DD01ABCE83C0CC2",
      INIT_2A => X"E6A1AB3138027FFFFFFFFDFFFFFFFFFFFFFFFFFFFC9395E4F7C002D028D7D0EA",
      INIT_2B => X"C74E1B005E2ACFFFFFFFFF7FFFFFFFFFFFFFFFFFFF172F7D4E29DCC8009F952C",
      INIT_2C => X"228171201900EFFFFFFFFFDFFFFFFFFFFFFFFFFFFFCD458E0B64FFD5F570BF97",
      INIT_2D => X"941A34CA59BC8D7FFFFFFFF7FFFFFFFFFFFFFFFFFFF00D296408C017EFFD7751",
      INIT_2E => X"2FAC488FF2C27CDFFFFFFFFDFFFFFFFFFFFFFFFFFF01FBCE98ECC406ABFF30E0",
      INIT_2F => X"596AEA9E3F7A9633FFFFFFFF7FFFFFFFFFFFFFFFFF662849AAD300017E2E1544",
      INIT_30 => X"5B54ACB3C861A11AFFFFFFFFDFFFFFFFFFFFFFFFFFF063D1646D80003DA392FC",
      INIT_31 => X"FC38FD88F60540417FFFFFFFF7FFFFFFFFFFFFFFF7C601CD70B3403F8154EF1F",
      INIT_32 => X"3EF66E42BD7E2C1137FFFFFFFDFFFFFFFFFFFFFFFFE57D1F195122FFF04AF285",
      INIT_33 => X"33FEBC617ABBC104F6FFFFFFFF7FFFFFFFFFFFFFFF94509A069ECBBFFF5C9C38",
      INIT_34 => X"B5FEA19A57F3830733FFFFFFFFDFFFFFFFFFFFFFFFE02FAEADBAA2FFFFF63974",
      INIT_35 => X"3C27CF8C2A9462CDDF57FFFFFFF7FFFFFFFFFFFFFFFC942A9AA219B7FFDCBD42",
      INIT_36 => X"E410F72D8CAB761F46D5FFFFFFFDFFFFFFFFFFFFFFFF700E8CAC866FFFF088D1",
      INIT_37 => X"1588E44D5FD465FD13527FFFFFFF7FFFFFFFFFFFFFFFC007B92A6B13FFFC7279",
      INIT_38 => X"F33F1A5697817A03429F2FFFFFFFDFFFFFFFFFFFFFFFEE4333EA84CCFFFC4C0A",
      INIT_39 => X"71E37D82F5860E2096B7BB7FFFFFF7FFFFFFFFFFFFFFFB9080FA9D0F3FFE29F1",
      INIT_3A => X"2BFEC0F640B8CE77B13D3A3FFFFFFDFFFFFFFFFFFFFFFD91C6B7A7E3CFFF75C4",
      INIT_3B => X"F6BFC5CA2CC0FB9582E0619BFFFFFF7FFFFFFFFFFFFFFFDEE29F68B0E1FFB3C5",
      INIT_3C => X"9D0ED2864CE8F362C9AE0862FFFFFFDFFFFFFFFFFFFFFFC91272DD893C3FCD07",
      INIT_3D => X"1CDE899AF78A785F44F0F64CBFFFFFF7FFFFFFFFFFFFFFCD24B12738AF03E2AD",
      INIT_3E => X"63DD1CCC0CB2171CE79D5C1C2FFFFFFDFFFFFFFFFFFFFFFB8D175600D260F681",
      INIT_3F => X"BE00723D6B2100071783ED11CBFFFFFF7FFFFFFFFFFFFFF466FB8847E98C062A",
      INIT_40 => X"B0C75D294500CEBD702B9ECC9FFFFFFFDFFFFFFFFFFFFFFCE7F912E7E1B8FD2D",
      INIT_41 => X"9E1F0C13DB73CD3FABF073B73FD7EFFFF7FFFFFFFFFFFFFF9FF896B25D33AF28",
      INIT_42 => X"FFF9E592E8A4D70FAF4D5245C675FBFFFDFFFFFFFFFFFFFFFFFEEBB458B1344A",
      INIT_43 => X"C03E7E942688120AFAB28ADD219D7EFFFF7FFFFFFFFFFFFFF1FF059CC738433B",
      INIT_44 => X"40CD9A1BAEC2485BECAF5242C427DFBFFFDFFFFFFFFFFFFFFE97E6C7BF3FA702",
      INIT_45 => X"FB2C66D47585F12351BDA7D22BC9F7EFFFF7FFFFFFFFFFFFFFE02A45EE9FF8F0",
      INIT_46 => X"F17E9F8F54152D13C5504272CB7379FBFFFDFFFFFFFFFFFFFFB60F7DFD018239",
      INIT_47 => X"617A8C18BE4805CBBCB4FCF4D75CDE7EFFFF7FFFFFFFFFFFFFF2660C9F944C00",
      INIT_48 => X"F429B98275633146291AB91B9C5737DFBFFFDFFFFFFFFFFFFFFB42BFEFF778A3",
      INIT_49 => X"5C2ABF72FAD8909D51EF22257445CDF7EFFFF7FFFFFFFFFFFFFDB7E18BFE8543",
      INIT_4A => X"D873C8FF4E993439CDB47667C67A937DFBFFFDFFFFFFFFFFFFFF1B6914FFC404",
      INIT_4B => X"82948F060378358C0D66023A61EAA0DF7EFFFF7FFFFFFFFFFFFFEFC1C33FF9D9",
      INIT_4C => X"51BA69E740CA8C92C7A670B17A76E437DFBFFFDFFFFFFFFFFFFFF44FA64FF805",
      INIT_4D => X"03F8B8F1AF9E1D01A6C30ECAC2BB7949F7EFFFF7FFFFFFFFFFFFFC8353A3F800",
      INIT_4E => X"00272844A9CF8A0E6D403075254C76667DFBFFFDFFFFFFFFFFFFFEAE161CFE33",
      INIT_4F => X"C00F9AD34994FCCD98E45D053E1347D9FFFFFFFF7FFFFFFFFFFFFFF3ABE41D0D",
      INIT_50 => X"F801E2ACC0E0A212062B3FF099015EEF93FFFFFFDFFFFFFFFFFFFFE97FB64443",
      INIT_51 => X"3F0074F73BF07407E387C7FC34DE27DBE0FFFFFFF7FFFFFFFFFFFFFA4EC05000",
      INIT_52 => X"0FF1B8FBDFFEB601A3E5E7FFE66C8AAEBB3FFFFFFDFFFFFFFFFFFFFED35E7400",
      INIT_53 => X"07FEF941F4059DC43E617BCC7992CAB3C4CFFFFFFF7FFFFFFFFFFFFFB3709D00",
      INIT_54 => X"03FFBC4BBD05F92F07FD46E13F65928E713FFFFFFFDFFFFFFFFFFFFFF9FFE960",
      INIT_55 => X"00FFE9097FC2D67FC79A4FF04FD8CC23CECFFFFFFFF7FFFFFFFFFFFFFFBC0398",
      INIT_56 => X"C01FFA71273B98E97E0375F01DF2A6C8F53D7FFFFFFDFFFFFFFFFFFFFF72730C",
      INIT_57 => X"7007DE91FDFC0C26CFC4D579077CA9321D4F4FFFFFFF7FFFFFFFFFFFFFD8F1CF",
      INIT_58 => X"4C01F384DD61B70A51F1151B006F6A5A90C303FFFFFFDFFFFFFFFFFFFFF94657",
      INIT_59 => X"538038E90F5A1D822C2C478E801BDAB625B0C4FFFFFFF7FFFFFFFFFFFFFEBE95",
      INIT_5A => X"16200EF803F79D41878F11EBF40076ADD56CE47FFFFFFDFFFFFFFFFFFFFFD8B0",
      INIT_5B => X"A90C83BF1308EA004061E4D2BD001CAE6551259FFFFFFF7FFFFFFFFFFFFFD7AE",
      INIT_5C => X"6AC1A027E59C1B70740079276340072BC0064327FFFFFFDFFFFFFFFFFFFFF817",
      INIT_5D => X"5AC0E4036B9B0187F9600E05E0D00BD2B082FCE1FFFFFFF7FFFFFFFFFFFFFEE5",
      INIT_5E => X"629EBFC033E9B060B35A034D3D3003F4A6509672FFFFFFFDFFFFFFFFFFFFFF95",
      INIT_5F => X"98B9FFF02C1C26303AC4E0370A0F71BD4855A56DBFFFFFFF7FFFFFFFFFFFFFFD",
      INIT_60 => X"8A2F23FF430548CB277AF01CB0093FC7477AB4575FFFFFFFDFFFFFFFFFFFFFF9",
      INIT_61 => X"3E8968FFE0E44E3F1D70941E2D7A6FF988F6ED532FFFFFFFF7FFFFFFFFFFFFFF",
      INIT_62 => X"D1228B1FFC311F8CDF7FDE0FFC5E9FFFD83C979E07FFFFFFFDFFFFFFFFFFFFFF",
      INIT_63 => X"F35390F7FF0C662443AC1AC6771E07FFED5A54ABA6FFFFFFFF7FFFFFFFFFFFFF",
      INIT_64 => X"FE27E69DFFC3103E34BB13F397F336F9FA8576E9D33FFFFFFFDFFFFFFFFFFFFF",
      INIT_65 => X"FF09F88F7FF0C4371CD3B3F8765ADFCFDDA1EB38A62FFFFFFFF7FFFFFFFFFFFF",
      INIT_66 => X"FFBF7EFD5EFE734967F8EF3E33F28F74F32B77A8141BFFFFFFFDFFFFFFFFFFFF",
      INIT_67 => X"FFFBBCEED04FDCC081C0339F264C5BAE8EEAB1791F01FFFFFFFF7FFFFFFFFFFF",
      INIT_68 => X"FFFEF2C77E11FF11E00274FF09A6DCD727248F13648E7FFFFFFFDFFFFFFFFFFF",
      INIT_69 => X"FFFF49A056800FCCD3C3FD1F026B874FED6EDA3CC6419FFFFFFFF7FFFFFFFFFF",
      INIT_6A => X"FFFF9FE8CE3001D2E758E003001607FB9D272878324CAFFFFFFFFDFFFFFFFFFF",
      INIT_6B => X"FFFFF1B6065E4044B8C6603800D9A4DF69A9EBDB848DA3FFFFFFFF7FFFFFFFFF",
      INIT_6C => X"FFFFFFBCBDDA5C012F799E2F00F0699762B2FB87655A3CFFFFFFFFDFFFFFFFFF",
      INIT_6D => X"FFFFFFCD81D4F3807ACAB798E03CC7FEC3CE58F5DDAF287FFFFFFFF7FFFFFFFF",
      INIT_6E => X"FFFFFFF21EF8D3780E1C2FC1F9005E8ADB349032FF6A0F3FFFFFFFFDFFFFFFFF",
      INIT_6F => X"FFFFFFFFC6FECFBC000369507EF0BB52466F50C4FFED97A7FFFFFFFF7FFFFFFF",
      INIT_70 => X"FFFFFFFFE3FFDE1F8000DCCC70706FB627CF7F400FB057C1FFFFFFFFDFFFFFFF",
      INIT_71 => X"FFFFFFFFFFCFEF90700032DFB433B829886D5E100AC81A37FFFFFFFFF7FFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFF921C0200DC7418C7C0FFEA837FFD9C5080FFFFFFFFFDFFFFFF",
      INIT_73 => X"FFFFFFFFFFFF3F9803B7F00662EE0B2747F9187BC08D65FEBFFFFFFFFF7FFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFD5EE7FFFE2AC4FB87D300F3730F01B2AAC9F7FFFFFFFDFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFA5B9FFFFE564203085801EC4B5FF82C0357DFFFFFFFF7FFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFAE69FFFF8D00C6B13B37FEB23C021BDD5BF7FFFFFFFDFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFD8AEFFDFF0DAF0AC46FF7FB6DB00BACB09FCFFFFFFFF7FFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFBA227F1FC8B9DBB5F87C0039469F9757BFF7FFFFFFFDFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFE0FD1FC01BA01A85FC0000078B47BB8A35FDFFFFFFFF7FF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFF947E3F0624C784A7F8000008C20326894DF7FFFFFFFDFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFE54EC7C00C61F030FE000180DC7A7A8E5AFFFFFFFFFF7F",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFF65A5C000DE730003FC0202003FF9307E08FFFFFFFFFDF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFDE889C00071E3FF04FFFD08003FEE83F377FFFFFFFFF7",
      INIT_7E => X"7FFFFFFFFFFFFFFFFFFF3CA50F0010019EE01FFFE018FFF03B374A7FFFFFFFFD",
      INIT_7F => X"DFFFFFFFFFFFFFFFFFFFFDB941800000769F0FFFFC003FC189AC7B3FFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F7FFFFFFFFFFFFFFFFFFFFD899BF800001FFFFFFFF003FB3A6E17AEFFFFFFFFF",
      INIT_01 => X"FDFFFFFFFFFFFFFFFFFFFFD2ED707FBD40000FFFFF007FF8D48CBFDBFFFFFFFF",
      INIT_02 => X"FF7FFFFFFFFFFFFFFFFFFFF630B7C5FF600003FFFC003FFD6CFFC98EFBFFFFFF",
      INIT_03 => X"FFDFFFFFFFFFFFFFFFFFFFFDF2D1FE1FF000003CC3001FFE6BF3E46F3FFFFFFF",
      INIT_04 => X"FFF7FFFFFFFFFFFFFFFFFFFF37BB31F03F800000000007FF94087B2CEFFFFFFF",
      INIT_05 => X"FFFDFFFFFFFFFFFFFFFFFFFFC2D0900E03FFFC3000000FE3ED5BDDDA5BFFFFFF",
      INIT_06 => X"FFFF7FFFFFFFFFFFFFFFFFFFF8F084C0F1FFFFFFFFFE3FC033C02845CAFFFFFF",
      INIT_07 => X"FFFFDFFFFFFFFFFFFFFFFFFFFE0E80F31FFFFFFFFFFEFFC001430A310BDFFFFF",
      INIT_08 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFC390C6F085E7FFFFFFFFD07D9D839F718FFFFF",
      INIT_09 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFC78D20F103BFFFFFFFFE039DB9327F967FFFF",
      INIT_0A => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFF1F85737F403C00177F701876AE2DF417FFFF",
      INIT_0B => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFC7F0D6D1FE00000000003C650E917FD5FFFF",
      INIT_0C => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFBF8D3B0E20FFC00000000FE66878C8FD3FFFF",
      INIT_0D => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFCE25367FC0FFF0E003FF036685502F4FFFF",
      INIT_0E => X"FFFFFFFF7FFFFFFFFFFFFFFFC7F7F9F8B94DC0F83FFFFFF801F345DE1811BFFF",
      INIT_0F => X"FFFFFFFFDFFFFFFFFFFFFFFF7CFF7C79832B26870003FF001FE0A37E17875FFF",
      INIT_10 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFBFFFFACB92A8DF0C0007000FFC9C4BDBCF1FFF",
      INIT_11 => X"FFFFFFFFFDFFFFFFFFFFFFFFFF8FDB5D27CCDD6FE3FFF03FFE0046F897FABFFF",
      INIT_12 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFF9CEF0E8B891AFFFE000000CFFDF8F19FF6FFF",
      INIT_13 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFCFFF0B250C4C65F07FF9EEC409D09407BBCFF",
      INIT_14 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFF09E7B2382626DE3DE3803C1E8FF53BFF77F",
      INIT_15 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFF016B4C8E39C1377FFFF3FE19140E72FFA7F",
      INIT_16 => X"FFFFFFFFFFFF7FFFFFFFFFFFFF7FBEB9A5C21FC76008C4F803C3B2D0EDBBFE6F",
      INIT_17 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFCA021CD293EAE009E63DC1F19D5F847FECF",
      INIT_18 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFEA605DF11F8F6CFFFEFB80FC3EAFD1B7F7F",
      INIT_19 => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFF9F8B188CCC2A828FFC9E01FFFA99572277",
      INIT_1A => X"1FFFFFFFFFFFFF7FFFFFFFFFFFFFFFE9C03FDCEDADDAE1FF54FFF81EE61D3DE5",
      INIT_1B => X"BFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE2642389E8CBF25C0F221EFFBFF68FE8B6",
      INIT_1C => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF6978B13D460C9ACCE638000004043CD2B",
      INIT_1D => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFB3BE870703C391469EF87F0000290FF44",
      INIT_1E => X"3FFEFFFFFFFFFFFF7FFFFFFFFFFFFF1E447B7CCB0FFBF8767E4A3C3C09A23DD2",
      INIT_1F => X"7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFC7E01CCF3BA1EE5C0E4F3A60C003250895",
      INIT_20 => X"BFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF3988333E6787FE701DE7053D47C2C422C",
      INIT_21 => X"9FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFE30C0FCEE1DFCC02899B67AC1270885",
      INIT_22 => X"AFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBF9E380773840F3D46F464E77BDF1202",
      INIT_23 => X"29FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFD878F087BC000C36CB6B90C5FFFF504",
      INIT_24 => X"40FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF50F3E006F00018FF193F39BDFFF020",
      INIT_25 => X"14BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF13CF8007C000303BE97CF6BFFFCB0",
      INIT_26 => X"9DFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEED3F01070030F07E9F90D55FFFBA",
      INIT_27 => X"D85BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE7C0FC007200E3F8D52C035CFFFDE",
      INIT_28 => X"881FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC1A1E038280FC1C15E07F97AFFE2",
      INIT_29 => X"1186DFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF5187816021FF83C6AF3FBA5EFF9",
      INIT_2A => X"DE07E7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFED02000878FFF03CC8C8F7EDBFF",
      INIT_2B => X"FD46D3FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF2286000DA1FFF87339AE21BBFF",
      INIT_2C => X"FFF52CFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFDBC3B2000A60FFFF0E7A9AB7BF7F",
      INIT_2D => X"FFDD39FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFFC3000FF1FFFFC0C2EC1D7FFF",
      INIT_2E => X"FFBC3FCFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE3C3CFC8F37E63FFF83C57B4FFFF",
      INIT_2F => X"FFFFE81BFFFFFFFFFFFFFFFFDFFFFFFFFFFFF9F6FB06005379FF7C07E6F7FFFF",
      INIT_30 => X"FFFFF927FFFFFFFFFFFFFFFFF7FFFFFFFFFFFE7DF3DA5F59B63FDFC0DA83FFFF",
      INIT_31 => X"FFFFFC13FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFE3D73F815DD03F7E03E277FFF",
      INIT_32 => X"FFFFFFCE9FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFEDD0F5F9EC8003F001333FFF",
      INIT_33 => X"FFFFFFE03FBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEF53077EB6CE80FE004F3BFF",
      INIT_34 => X"FFFFFFF7FF7FFFFFFFFFFFFFFFF7FFFFFFFFFFF7F197F49FEA47F033F009A3FF",
      INIT_35 => X"FFFFFFFFF19FFFFFFFFFFFFFFFFDFFFFFFFFFFFCFCF2FF1E53B7FE007E0D76FF",
      INIT_36 => X"FFFFFFFFFFDDFFFFFFFFFFFFFFFF7FFFFFFFFFFF3F78FF2FF1E7FFE01FE7545F",
      INIT_37 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFCFFC5FFF83CEFFFC00FD57F9",
      INIT_38 => X"6FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF7FF97A7FFFFFFFF803C7495",
      INIT_39 => X"63FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF9BC1FFFFFFFFF0078D70",
      INIT_3A => X"1AFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD2E07FFFFFFFFC03F33E",
      INIT_3B => X"55BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEA7A0FFFFFFFFF007E23",
      INIT_3C => X"0F57FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD687FFFFFFFFFC01F8F",
      INIT_3D => X"2B78FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFE873E7FFFFFFFFE03FA",
      INIT_3E => X"42883FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDBAF8FFFFFFFFF00FC",
      INIT_3F => X"E70F9EFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEE7F3FFFFFFFFE03F",
      INIT_40 => X"E3099F3F7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFBEE7FFFFFFFFFFFF803",
      INIT_41 => X"186206CFDFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFEFC9FFFFFFFFFFFFE00",
      INIT_42 => X"021932F3F7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFBC4FFFFFFFFFFFFF80",
      INIT_43 => X"000669AD7DFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFC7F7FFFFFFFFFFFFF0",
      INIT_44 => X"F001FD63FE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF1AFFFFFFFFFFFFFFE",
      INIT_45 => X"FC00FD3A7F9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFC7CFFFFFFFFFFFFFF",
      INIT_46 => X"FF003DFF9FE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF7C7FFFFFFFFFFFFF",
      INIT_47 => X"FFC019BD4FF9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDE6EFFFFFFFFFFFF",
      INIT_48 => X"FFF0066E91FE7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFB3FBFFFFFFFFFFF",
      INIT_49 => X"FFFE03DDB6BF9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE3CFFFFFFFFFFF",
      INIT_4A => X"FFF8A0E3751FC7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF7B3FFFFFFFFFF",
      INIT_4B => X"FFFC0039CF4FF1FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF4CCFFFFFFFFFF",
      INIT_4C => X"FFFF000C73B3FC7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFD33FFFFFFFFFF",
      INIT_4D => X"3FFF80030C8B3F1FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE28FFFFFFFFFC",
      INIT_4E => X"0EFFD001C226A7CFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF8FFF823FFFFFFFFE",
      INIT_4F => X"C07F900030A685FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFCC8FFFFFFFFF",
      INIT_50 => X"8017CC007C4D817FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF90BFFFFFFFF",
      INIT_51 => X"C00CE0007F12101FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE46FFC3DFFF",
      INIT_52 => X"00010000FFC48B07FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF90BFC001FF",
      INIT_53 => X"000000001FFB0FC1FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE43FC08000",
      INIT_54 => X"000F80007FFFC707FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF07F907800000",
      INIT_55 => X"000FF000FFFFF1F0BFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFC03FE11800FE0",
      INIT_56 => X"E07FFF3EFFFDFC642FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFE0078C4403FC",
      INIT_57 => X"FFFFFFFFFBFE1C322BFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF07EB17FFFE",
      INIT_58 => X"FFFFFDFFFFFE04091FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFDA8FFFF",
      INIT_59 => X"1F0C001CF3F000186E3FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFEDE3FCF",
      INIT_5A => X"000000000000001C0BAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF096FE3",
      INIT_5B => X"00000000000000078C0EFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFD61A70",
      INIT_5C => X"0000000000000003E4099FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFC0302C9C",
      INIT_5D => X"0000601DC000003CCC60E7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFBB38F1CE0",
      INIT_5E => X"0403FFFFFA809E9F319D7DFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF1AC8C2CD0",
      INIT_5F => X"23A37FFFFFFEFFE02C840FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC5EA01A80",
      INIT_60 => X"FFFFFFFFFFFFFFBFF2298FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF4B5DA15E",
      INIT_61 => X"30381C03FDFFFC010261ACFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFCE7200B0",
      INIT_62 => X"EE80000000008E001FE9187FC1FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFE8DD150C",
      INIT_63 => X"7F51A800003000001F933A76F03FFFFFFFFFFFFFFFFFFFFFFFDFFFFFF16BD4E2",
      INIT_64 => X"E0FFEFFFF0FE000007C7B35DBF0FFFFFFFFFFFFFFFFFFFFFFFF7FFFFF8D94D07",
      INIT_65 => X"4CE0FFE1FFFDFFFF7DF3CA177FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFE1A0040",
      INIT_66 => X"BB3FEEF0000003FFFF7F83EFF6FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFB0D132",
      INIT_67 => X"3364B6403100300001FFE110A3FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF77C01",
      INIT_68 => X"20F25BD73FFFF7F00F1FDFC04DF3FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF75CA",
      INIT_69 => X"FE315726038000FFFFE0020F3078BFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDB9D",
      INIT_6A => X"789C94D39FFDFF0000FC2120DA53F7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFE9D",
      INIT_6B => X"7BAF223CC1A1001FE0001CE9552CF47FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFE4",
      INIT_6C => X"CF96688E0413FFF81FFC375D1557D6AFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFE",
      INIT_6D => X"7FE98F445A3E44038003F1E77D50CBBFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_6E => X"3EF9BB90B986E81F80FF8D78DEB7E78C7FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFC",
      INIT_6F => X"FFFA8E868F24837530BC3407383BF66FBBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF",
      INIT_70 => X"FFFE41C381F635BCCC688836100365D12FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_71 => X"FFFF06DDA0434D7FFA727310E3E2037408FFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_72 => X"FFFFD316D11E897EFFFF801E3F0D95D664BFFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_73 => X"FFFFFE2327F2B75FFFFFFF6D01C675DB1A3BFFFFFFFFFFFFFFFFFFFFFFDFFFFF",
      INIT_74 => X"FFFFFF1EEA8559EF7FFFFFE50019DBC1EEA6FFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INIT_75 => X"FFFFFFFFF541DAFFFBFFFFFB43FC0D9F0A5BFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFE01FC07D9C36BFFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFE627F1FF3F0BFFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE93FE6FFFE3FFFFFFFFFFFFFFFFFFFFFFFFF7FF",
      INIT_79 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFF30E39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_7A => X"FFFFFFFFFFFFF9FFFFFFFFFFFFFE0180F07FFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFC3E3FFF3FFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF1FCFFF8FFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => addrb(13 downto 0),
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 1),
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2_n_0\,
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ena,
      I1 => addra(15),
      I2 => addra(16),
      I3 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => enb,
      I1 => addrb(15),
      I2 => addrb(16),
      I3 => addrb(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFCFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FF0FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FE003FFFE7FFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83E1F060FFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF387C003FFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F280FFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B03FFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFCFB1FFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFE3FFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF7F000007FFFF81FFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFC03FFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFE00000007FFF803FFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFE00FFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF800000000FFFC00FFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FF801FFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF80000000001FFF807FFFFFFFF",
      INIT_1C => X"1BFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFF00FFFFFFFF",
      INIT_1D => X"80FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE000000000001FFF03FFFFFFF",
      INIT_1E => X"000FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF0000000000003FFF1FFFFFFF",
      INIT_1F => X"0001FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFDFFFFC",
      INIT_20 => X"00007FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFF",
      INIT_21 => X"C0001FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFE000000000000007FFFFF9FF",
      INIT_22 => X"F80007FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF0000001FC000000FFFFF81F",
      INIT_23 => X"0F0001FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF80000007FE000000FFFFC01",
      INIT_24 => X"00E000FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFC0000019FFC000000FFFF00",
      INIT_25 => X"001C003FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF000000EFFF80007007FFE0",
      INIT_26 => X"E003003FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF80004003FFF0001E00FFFE",
      INIT_27 => X"FC00C01FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFC0001801FFFE000FC01FFF",
      INIT_28 => X"FFC0700FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF0001F00FFFF8007FC00FF",
      INIT_29 => X"FFFC1C03FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF8000FC0FFFFF001FFC01F",
      INIT_2A => X"1FFFFE00FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFC003FF801",
      INIT_2B => X"01FFFF803FDFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFF800FFF80",
      INIT_2C => X"801FFFC007FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFE003FFF8",
      INIT_2D => X"F801FFF000437FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE0007FFFFFFFF800FFFF",
      INIT_2E => X"FF003FF0000183FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFE001FFF",
      INIT_2F => X"FFF003E00000E87FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFC000FFFFFFFFF8007FF",
      INIT_30 => X"FFFF000007807E17FFFFFFFFDFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFE001FF",
      INIT_31 => X"FFFFF80001F80F83FFFFFFFFF7FFFFFFFFFFFFFFFFFFFF0001FFFFFFFFF8007F",
      INIT_32 => X"FFFFFF0003FF03E0BFFFFFFFFDFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFC001F",
      INIT_33 => X"FFFFFFC001FFE3F80FFFFFFFFF7FFFFFFFFFFFFFFFFFFFE0003FFFFFFFFF000F",
      INIT_34 => X"FFFFFFE0003FF87805FFFFFFFFDFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFC00F",
      INIT_35 => X"FFFFFFF00000FC02007FFFFFFFF7FFFFFFFFFFFFFFFFFFFC0003FFFFFFFFE003",
      INIT_36 => X"7FFFFFFE00000F00800FFFFFFFFDFFFFFFFFFFFFFFFFFFFF0800FFFFFFFFF000",
      INIT_37 => X"3FFFFFFE000000E02003FFFFFFFF7FFFFFFFFFFFFFFFFFFFC6001FFFFFFFFC00",
      INIT_38 => X"0FFFFFF80000007C04007FFFFFFFDFFFFFFFFFFFFFFFFFFFE38007FFFFFFFE00",
      INIT_39 => X"07FFFFFC0000003F01001FFFFFFFF7FFFFFFFFFFFFFFFFFFF8E001FFFFFFFF00",
      INIT_3A => X"01FFFFFC00000003E00007FFFFFFFDFFFFFFFFFFFFFFFFFFFC78007FFFFFFF80",
      INIT_3B => X"007FFFFE000000007C0C00FFFFFFFF7FFFFFFFFFFFFFFFFFFF1E000FFFFFFFC0",
      INIT_3C => X"003FFFFF0000000007C3003FFFFFFFDFFFFFFFFFFFFFFFFFFF8F8003FFFFFFE0",
      INIT_3D => X"000FFFFFC000000001F9800FFFFFFFF7FFFFFFFFFFFFFFFFDFC3E000FFFFFFF0",
      INIT_3E => X"0003FFFFE0000000003EE003FFFFFFFDFFFFFFFFFFFFFFFFF7F0FC003FFFFFF8",
      INIT_3F => X"00001FFFF0000000000710007FFFFFFF7FFFFFFFFFFFFFFFFFFC7F8003FFFFF8",
      INIT_40 => X"0000007FFC000000000060001FFFFFFFDFFFFFFFFFFFFFFFFFFE1FE0003FFFF8",
      INIT_41 => X"00003E07FE00000000000C0007FFFFFFF7FFFFFFFFFFFFFFFFFF8FFC0001FFF0",
      INIT_42 => X"00000FE0FF000001C000018001FFFFFFFDFFFFFFFFFFFFFFFFFFC3FF00000380",
      INIT_43 => X"000003FF1FC0000870000020007FFFFFFF7FFFFFFFFFFFFFFFFFF0FFE0000000",
      INIT_44 => X"0000001FE1E000020800000D001FFFFFFFDFFFFFFFFFFFFFFFFFF87FFC000000",
      INIT_45 => X"00000001FC78006003000001C003FFFFFFF7FFFFFFFFFFFFFFFFFE1FFF800000",
      INIT_46 => X"000000001F88003801F800003000FFFFFFFDFFFFFFFFFFFFFFFFFF87FFF80000",
      INIT_47 => X"0000000001F0001E00FF000008003FFFFFFF7FFFFFFFFFFFFFFFFFC3FFFF0000",
      INIT_48 => X"00000000003C0007C03FE00001800FFFFFFFDFFFFFFFFFFFFFFFFFE0FFFFF000",
      INIT_49 => X"0000000000078003F80FFC00002003FFFFFFF7FFFFFFFFFFFFFFF8F83FFFFF00",
      INIT_4A => X"800000000000E000FE03FF80000400FFFFFFFDFFFFFFFFFFFFFFFC3C1FFFFFF0",
      INIT_4B => X"FF000000000018007FE1FFF00001003FFFFFFF7FFFFFFFFFFFFFFE1E07FFFFFF",
      INIT_4C => X"FFFF0000000000001FF8FFFE0000000FFFFFFFDFFFFFFFFFFFFFFF8781FFFFFF",
      INIT_4D => X"FFFFC000000000000FFC7FFF80000003FFFFFFF7FFFFFFFFFFFFFFE1C07FFFFF",
      INIT_4E => X"FFFFF0000000000003FFFFFFF0000000FFFFFFFDFFFFFFFFFFFFFFF0E03FFFFF",
      INIT_4F => X"FFFFF8000000000000FFFFFFFC0000003FFFFFFF7FFFFFFFFFFFFFFC380FFFFF",
      INIT_50 => X"FFFFFE0000000000003FFFFFFF8000100FFFFFFFDFFFFFFFFFFFFFFE0C03FFFF",
      INIT_51 => X"FFFFFF0000000000000FFFFFFFE0000407FFFFFFF7FFFFFFFFFFFFFF8300FFFF",
      INIT_52 => X"FFFFFFC0000000000003FFFFFFF8000101FFFFFFFDFFFFFFFFFFFFFFE0803FFF",
      INIT_53 => X"FFFFFFE0000000000000FFFFFFFF0000007FFFFFFF7FFFFFFFFFFFFFF8000FFF",
      INIT_54 => X"FFFFFFF00000000000003FFFFFFFC000001FFFFFFFDFFFFFFFFFFFFFFE0007FF",
      INIT_55 => X"FFFFFFFC0000000000000FFFFFFFF0000007FFFFFFF7FFFFFFFFFFFFFF8001FF",
      INIT_56 => X"FFFFFFFE00000000000003FFFFFFFC000001FFFFFFFDFFFFFFFFFFFFFFE0007F",
      INIT_57 => X"FFFFFFFF80000000000000FFFFFFFF8000007FFFFFFF7FFFFFFFFFFFFFFC001F",
      INIT_58 => X"FFFFFFFFE00000000000007FFFFFFFE000003FFFFFFFDFFFFFFFFFFFFFFF8007",
      INIT_59 => X"7FFFFFFFF00000000000003FFFFFFFF800000FFFFFFFF7FFFFFFFFFFFFFFE001",
      INIT_5A => X"1FFFFFFFFC0000000000000FFFFFFFFE000003FFFFFFFDFFFFFFFFFFFFFFF800",
      INIT_5B => X"07FFFFFFFF00000000000003FFFFFFFF800000FFFFFFFF7FFFFFFFFFFFFFFE00",
      INIT_5C => X"01FFFFFFFFC0000000000000FFFFFFFFE000003FFFFFFFDFFFFFFFFFFFFFFF80",
      INIT_5D => X"003FFFFFFFF00000000000001FFFFFFFF800001FFFFFFFF7FFFFFFFFFFFFFFC0",
      INIT_5E => X"000FFFFFFFFC00000000000007FFFFFFFC000007FFFFFFFDFFFFFFFFFFFFFFF0",
      INIT_5F => X"0003FFFFFFFF00000000000001FFFFFFFF000001FFFFFFFF7FFFFFFFFFFFFFFC",
      INIT_60 => X"8000FFFFFFFF800000000000003FFFFFFFC000007FFFFFFFDFFFFFFFFFFFFFFE",
      INIT_61 => X"E0003FFFFFFFF000000000000007FFFFFFE000003FFFFFFFF7FFFFFFFFFFFFFF",
      INIT_62 => X"F80007FFFFFFFC00000000000001FFFFFFF800000FFFFFFFFDFFFFFFFFFFFFFF",
      INIT_63 => X"FE0001FFFFFFFF000000000000007FFFFFFE000003FFFFFFFF7FFFFFFFFFFFFF",
      INIT_64 => X"FF80007FFFFFFFC00000000000000FFFFFFF800001FFFFFFFFDFFFFFFFFFFFFF",
      INIT_65 => X"FFE0001FFFFFFFF800000000000001FFFFFFC000007FFFFFFFF7FFFFFFFFFFFF",
      INIT_66 => X"FFF00003FFFFFFFE000000000018003FFFFFE000001FFFFFFFFDFFFFFFFFFFFF",
      INIT_67 => X"FFFC0001FFFFFFFF8000000000070007FFFFF000000FFFFFFFFF7FFFFFFFFFFF",
      INIT_68 => X"FFFF00013FFFFFFFE00000000003C000FFFFF8000003FFFFFFFFDFFFFFFFFFFF",
      INIT_69 => X"FFFFE000EFFFFFFFF80000000001F8001FFFFC000001FFFFFFFFF7FFFFFFFFFF",
      INIT_6A => X"FFFFF8007BFFFFFFFE0000000000FF0003FFFE0000007FFFFFFFFDFFFFFFFFFF",
      INIT_6B => X"FFFFFE003FFFFFFFFFC0000000003FE0001FFC0000001FFFFFFFFF7FFFFFFFFF",
      INIT_6C => X"FFFFFFC00FFFFFFFFFF0000000001FFC0000000000000FFFFFFFFFDFFFFFFFFF",
      INIT_6D => X"FFFFFFF80FFFFFFFFFFC0000000007FF80000000000003FFFFFFFFF7FFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFEFFFFFFFFC000000003FFF0000000000001FFFFFFFFFDFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFBFFFFFFFF000000000FFFE0000000000007FFFFFFFFF7FFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFE7FFFFFFFE000000007FFFC000000000003FFFFFFFFFDFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFDFFFFFFFFC00000003FFFF800000000000FFFFFFFFFF7FFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFF80000001FFFFF000000000007FFFFFFFFFDFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFEFFFFFFFFF8000000FFFFFF00000000001FFFFFFFFFF7FFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFE0000000000FFFFFFFFFFDFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFE0000000003FFFFFFFFFF7FFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFE000000001FFFFFFFFFFDFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFF000060007FFFFFFFFFF7FFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFF7FFFFFFFFFFF87FFFFFFFFFF800F0001FFFFFFFFFFDFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFC0007FFFFFFFFFF7FF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFDFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFF7F",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFDF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20001FFFFFFFFFF7",
      INIT_7E => X"7FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFFFFD",
      INIT_7F => X"DFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFC40000FFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFF",
      INIT_01 => X"FDFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFF",
      INIT_02 => X"FF7FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFF",
      INIT_03 => X"FFDFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFF",
      INIT_04 => X"FFF7FFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFF",
      INIT_05 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF8000001FFFFFFF",
      INIT_06 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFC000000FFFFFFF",
      INIT_07 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFF",
      INIT_08 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFF8000001FFFFFF",
      INIT_09 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFC000000FFFFFF",
      INIT_0A => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFF0000003FFFFF",
      INIT_0B => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF8000001FFFFF",
      INIT_0C => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFC000000FFFFF",
      INIT_0D => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFC0000003FFFF",
      INIT_0E => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFE0000001FFFF",
      INIT_0F => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFF0000000FFFF",
      INIT_10 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFF00000003FFF",
      INIT_11 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFF80000001FFF",
      INIT_12 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7F3FFFE01FFFFFFFFFFFFFF00000000FFF",
      INIT_13 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFF801FFFF000FFFFFFFFFFFFF000000007FF",
      INIT_14 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF007FFFC0007FFFFFFFFFFF000000003FF",
      INIT_15 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF03FFFFE0003FFFFFFFFFE000000001FF",
      INIT_16 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFE07FFFFC00003FFFFC3FC000000000FF",
      INIT_17 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFC1FFFFFC000001C0000E0000000007F",
      INIT_18 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF83FFFFF800000007FFFFE00000003F",
      INIT_19 => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF3FFFFFF0000000FFFFFFE0000001F",
      INIT_1A => X"FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFA000000F",
      INIT_1B => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFC8000007",
      INIT_1C => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFA000007",
      INIT_1D => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFD800007",
      INIT_1E => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFC0000060000F",
      INIT_1F => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003F80000078000F",
      INIT_20 => X"FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FE00000FE000F",
      INIT_21 => X"FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD007F8001FFF8003",
      INIT_22 => X"3FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FF000FFFE000",
      INIT_23 => X"0FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FF007FFF800",
      INIT_24 => X"03FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFE01FFE03FFFE00",
      INIT_25 => X"00FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FF80FFFF80",
      INIT_26 => X"003FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFE07FFFE0",
      INIT_27 => X"000FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FF81FFFF8",
      INIT_28 => X"C003FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFE0FFFFE",
      INIT_29 => X"F000FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FC03FFFF",
      INIT_2A => X"FC003FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F081FFFF",
      INIT_2B => X"FF800FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04003FFFF",
      INIT_2C => X"FFE003FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFF",
      INIT_2D => X"FFFC00FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFF",
      INIT_2E => X"FFFF807FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFF",
      INIT_2F => X"FFFFF03FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF",
      INIT_30 => X"FFFFFE1FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFFFFEFFFFFFFFFFF7FFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFCFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFBFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFEFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFDFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFF7F",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFC1FFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFE0001FF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFE00000F",
      INIT_62 => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF000001",
      INIT_63 => X"03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF800000",
      INIT_64 => X"007FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFC00000",
      INIT_65 => X"000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF00000",
      INIT_66 => X"0001FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFC0000",
      INIT_67 => X"00003FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF0000",
      INIT_68 => X"000007FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF000",
      INIT_69 => X"000000FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFE00",
      INIT_6A => X"E000000FFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF0",
      INIT_6B => X"FE0000007FFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_6C => X"FFC0000003FFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_6D => X"FFF000000003FFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_6E => X"FFFC000000000FFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_6F => X"FFFF8000000007FFFFFFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF",
      INIT_70 => X"FFFFF000000003FFFFFFE000000000001FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_71 => X"FFFFFE00000003FFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_72 => X"FFFFFFE000000FFFFFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_73 => X"FFFFFFFF80003FFFFFFFFFC000000000007FFFFFFFFFFFFFFFFFFFFFFFDFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFF800000000003FFFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFF000000F8003FFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFCFF1FFFFFF9FFFFFFFFFFFFFFFFF",
      INIT_01 => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCFF277800FFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FEF87CFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF457FFCD9B0FFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3BFC3C9E88D3FFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF07F8042C77037FFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF03C38064C798B387FFFFFFFFFFFFF",
      INIT_09 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF2BEDEFFFBF3F083F3FFFFFFFFFFFFF",
      INIT_0A => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF21F307C3F211FAD2F3FFFFFFFFFFFF",
      INIT_0B => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFD43E1FFF0F7E43191CFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF803CA7FFF8B35E09C9FFFFFFFFFFFF",
      INIT_0D => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF8576B583300873ECC49FFFFFFFFFFF",
      INIT_0E => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFDF6A0619F9401857D1EC3FFFFFFFFFF",
      INIT_0F => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF5F15A80E064D5904C387F37FCFFFFFF",
      INIT_10 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE7309647224144F0135E07339EFFFFFF",
      INIT_11 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9FB5B807C82C7F4127F95053F3FFFFF",
      INIT_12 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFCCE33F001A2FE25DCC7FD732F13FFFF",
      INIT_13 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDE5CA2150827A99E98FF70535CFFFF",
      INIT_14 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE7F85C569D5D1C54A33FD40CEFFFFF",
      INIT_15 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFDBC3E2080149CAD70CFF808047FFF",
      INIT_16 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFD9FD9D7698342E90833FC06BEDFFF",
      INIT_17 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF43F3814EABA9D8807838000FDF3",
      INIT_18 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF1D96A227F24DC64C500030025B7",
      INIT_19 => X"FBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFCC00092F00FFC00A96017480AD0",
      INIT_1A => X"FBFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFC3801F78C3E916E13341FE300FA",
      INIT_1B => X"5FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFE679BE2244340127F48EFFCC34D",
      INIT_1C => X"99FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF3C279CA379380F611F7FBFBFF2",
      INIT_1D => X"F4DBFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFE22BE252BBCFF3FF567C3FFF8A",
      INIT_1E => X"981BDE7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFC9E9B2907DB55EF7CD70FFF0F",
      INIT_1F => X"E8CB1CCFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFCF7B08B0AF3650FDBB63118CB",
      INIT_20 => X"766C9F9FFFFFFFFFDFFFFFFFFFFFFFFFFFFFEFF193C63B063FF3A95710713ADE",
      INIT_21 => X"ECA407F7FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF63DE89D7F7321E1F5B2D0D604",
      INIT_22 => X"373781E3FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF5787B795944E8C39201DC1AA",
      INIT_23 => X"0FCD813EFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE4B32F1EB00F0CBB70DA5BC23",
      INIT_24 => X"876D2385EFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF841CD116C531BEBCA7E0CB16",
      INIT_25 => X"3DAB05CAFBFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFD60568F7078D786F82B59A06",
      INIT_26 => X"D48E0440A3FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF30B8FFC5C0CA55F503834C6",
      INIT_27 => X"343B8CBE02FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFD7055D533FB006A3E02C6A3",
      INIT_28 => X"D6977F89006EBFFFFFFFDFFFFFFFFFFFFFFFFFFFFB2CD2220ABEFD98AF92C639",
      INIT_29 => X"9847462F19D93FFFFFFFF7FFFFFFFFFFFFFFFFFFFF0A09989A37D86D6362FB73",
      INIT_2A => X"9D3C79F3E8C777FFFFFFFDFFFFFFFFFFFFFFFFFFFFD7865A51AB0A63E4C76390",
      INIT_2B => X"9492F6330624EDFFFFFFFF7FFFFFFFFFFFFFFFFFFF6402C861723DF8A958796C",
      INIT_2C => X"37ED01BEB3282B7FFFFFFFDFFFFFFFFFFFFFFFFFFFF5509A916D60A48A8A8FA7",
      INIT_2D => X"CF915894E1A8A57FFFFFFFF7FFFFFFFFFFFFFFFFFFFD10492AD34F2009F92B30",
      INIT_2E => X"60060C7043263A6FFFFFFFFDFFFFFFFFFFFFFFFFFFFF03E18EE1DBEA465FAA0F",
      INIT_2F => X"CA9B2073EFFDF9BBFFFFFFFF7FFFFFFFFFFFFFFFFE9A5317B3BB7E06D7962D25",
      INIT_30 => X"72A9FCC36710E5DE3FFFFFFFDFFFFFFFFFFFFFFFFC234BDA5FD03A48C8DB9D50",
      INIT_31 => X"0825B709010A375C1FFFFFFFF7FFFFFFFFFFFFFFFE59C669F118E03F8889056D",
      INIT_32 => X"89D539E7C6A14EE63FFFFFFFFDFFFFFFFFFFFFFFFFE984365EE6DC5BFB49F8BC",
      INIT_33 => X"02BFC341400C8303CEFFFFFFFF7FFFFFFFFFFFFFFFFF9E3F7187C93ECFD30E77",
      INIT_34 => X"7D6A35A175C1F70ABFBFFFFFFFDFFFFFFFFFFFFFFFF60E1A9058CA4F83DC8048",
      INIT_35 => X"DA249C3A14A2DFC3627FFFFFFFF7FFFFFFFFFFFFFFFCC60797B5E597C0EDE7EC",
      INIT_36 => X"584332600456689C459FFFFFFFFDFFFFFFFFFFFFFFFD807F57F24241F033B007",
      INIT_37 => X"AD55447BFFD8922C51BAFFFFFFFF7FFFFFFFFFFFFF9E754392BB1980F81E1DBF",
      INIT_38 => X"C887F008807D2C4D48C1ADBFFFFFDFFFFFFFFFFFFFFFB02334D022B23C27A500",
      INIT_39 => X"D61B1900640F769AFD63CB7FFFFFF7FFFFFFFFFFFFFFFFF38539A79EDF01D9CB",
      INIT_3A => X"7E80385774F0947653128BEFFFFFFDFFFFFFFFFFFFFFDFB0D8B5F036BFC08AF2",
      INIT_3B => X"BFC2457614B010B009AAD4FBFFFFFF7FFFFFFFFFFFFF6ECF0939504A8FF3DDF9",
      INIT_3C => X"3C72AF6BFF084172338395DEFFFFFFDFFFFFFFFFFFFFDBE225E5A08557FDF783",
      INIT_3D => X"234314FAC9FA4B1683AC01DBBFFFFFF7FFFFFFFFFFFFFFEC29BB35F0DF03EC11",
      INIT_3E => X"9421A44674A772E86B8AAA31EBFFFFFDFFFFFFFFFFFFFFF04EC5D7AAE620F8B3",
      INIT_3F => X"281E4BC66D6045778CA1A3BF6AFFFFFF7FFFFFFFFFFFFFF5931EF207ADFF33F8",
      INIT_40 => X"15240317AA7E975B07DAD579F9FFFFFFDFFFFFFFFFFFFFFCCBCA5C28E916654C",
      INIT_41 => X"271CEC41BF42EB65044C1EBF6C7FFFFFF7FFFFFFFFFFFFFFB670BF19E9BC2B02",
      INIT_42 => X"AA1454E45876E6F89BC4D0DDD3FFFFFFFDFFFFFFFFFFFFFF604002CC072D4FD7",
      INIT_43 => X"35E3C00E3D7182C5BDE498F764DBFFFFFF7FFFFFFFFFFFFFDDC68101D9998DD5",
      INIT_44 => X"E5335C40442DFB316038D546037EFFFFFFDFFFFFFFFFFFFFFF4BD0204AF7E574",
      INIT_45 => X"40690CA53146BC87FFFFA823219BBFFFFFF7FFFFFFFFFFFFFBAF64919FF420A6",
      INIT_46 => X"656871F6B8B57C5B969662AAF0C65FFFFFFDFFFFFFFFFFFFFEED32CC53D7476C",
      INIT_47 => X"A561B1C7F608E2ED5229D9D0E02087FFFFFF7FFFFFFFFFFFFFE9ED64A3FE802E",
      INIT_48 => X"FAA4FB79AD69DD40E3AFB2AE336FE6FFFFFFDFFFFFFFFFFFFFFE85AB684F6138",
      INIT_49 => X"6DB5E0B2D9EBABDE90C8495B359E79BFFFFFF7FFFFFFFFFFFFFECDFE380E54CB",
      INIT_4A => X"B29E4DE9C745D3E60D48A1598B541E6FFFFFFDFFFFFFFFFFFFFF36F67302F04F",
      INIT_4B => X"4327447BFAF1737D3ACD40EA8CAB8DDBFFFFFF7FFFFFFFFFFFFFED6C609F5FB0",
      INIT_4C => X"79173BC60D0C99DE2F4265EB8A2CB97EFFFFFFDFFFFFFFFFFFFFF3A896E461F7",
      INIT_4D => X"869D9AE64CAD648DE52C7E04F2D0B4FFBFFFFFF7FFFFFFFFFFFFFE208F994AB8",
      INIT_4E => X"A7920B1F08B7D2D81199D89F47896D2DCFFFFFFDFFFFFFFFFFFFFF42858E12B1",
      INIT_4F => X"E91317EF8D0385023DF46A1819F92E617FFFFFFF7FFFFFFFFFFFFFE5637C50FF",
      INIT_50 => X"FAC044CFB8D0BB16172631B2863222A41BBFFFFFDFFFFFFFFFFFFFE1E71C173F",
      INIT_51 => X"FEF13D9BFD8CDD6D5C06800464777AAC17AFFFFFF7FFFFFFFFFFFFF80D7344FF",
      INIT_52 => X"FF5C6FD3C55CCF2714872CC0C7F0E3857D6BFFFFFDFFFFFFFFFFFFFE1B63A13F",
      INIT_53 => X"FFF71A7FEA78B9B64140D278BB0267AB444AFFFFFF7FFFFFFFFFFFFFDC95D02F",
      INIT_54 => X"3FFFFE8825A92343EC5C8A37CE82AAD513A3FFFFFFDFFFFFFFFFFFFFEA3EB068",
      INIT_55 => X"83FEFCB6DDF4A374D6C9361CF3A5D2B9822B7FFFFFF7FFFFFFFFFFFFFE84FEDA",
      INIT_56 => X"D03FCF6405B9035D57D7990F3E7BC72CA6C297FFFFFDFFFFFFFFFFFFFF609CC6",
      INIT_57 => X"950FF3FDB1730018EE77F182CF86E209A73365FFFFFF7FFFFFFFFFFFFFDF4DE1",
      INIT_58 => X"09C0FDE292077406322D45ECDFD13CB8BDB91AFFFFFFDFFFFFFFFFFFFFFC15DF",
      INIT_59 => X"22BC3E7075EC9DC0868B4293F3344F237FE20BBFFFFFF7FFFFFFFFFFFFFE5195",
      INIT_5A => X"7A73C018A394FC0035F32788F00F814DF39529EFFFFFFDFFFFFFFFFFFFFEDD9D",
      INIT_5B => X"5924F80E1AC9708037064B3E8403E013747F2E79FFFFFF7FFFFFFFFFFFFF91FB",
      INIT_5C => X"3FCB3F078946B9931CE8BD3F7100F904DE83C35E7FFFFFDFFFFFFFFFFFFFE120",
      INIT_5D => X"9A0AE3C187F7AD8CDD8D3F4B34D7F45D26C75E97DFFFFFF7FFFFFFFFFFFFFE0F",
      INIT_5E => X"4294647F6313C978E1244FF21B31F87F0A39ED67F7FFFFFDFFFFFFFFFFFFFFB6",
      INIT_5F => X"606C659FD8F90BCFBB1CF382A3647C1FDDDCB8A7FFFFFFFF7FFFFFFFFFFFFF26",
      INIT_60 => X"461689A3B43ECB0387939CE10ACAFE06DA9304F23FFFFFFFDFFFFFFFFFFFFFEE",
      INIT_61 => X"7680C7AC070B733E852A860155A5BF8905D6326E5FFFFFFFF7FFFFFFFFFFFFFD",
      INIT_62 => X"B2403A0981C2E0F970BC4E83AF6F77E2BF51A0C4E7FFFFFFFDFFFFFFFFFFFFFF",
      INIT_63 => X"E4705E3D302198A144388F27170CEEF8AB261E89F3FFFFFFFF7FFFFFFFFFFFFF",
      INIT_64 => X"FC4C3294AE0027E24EDD09DB885ED3E0781DC16A29FFFFFFFFDFFFFFFFFFFFFF",
      INIT_65 => X"FF2708DAE5E0CBFB303E4A5AC5107260353563FC1A5FFFFFFFF7FFFFFFFFFFFF",
      INIT_66 => X"FFD6C2DA44B81673A472B0F1F7EC5573FCA1BC3AE4FFFFFFFFFDFFFFFFFFFFFF",
      INIT_67 => X"FFE20BF6BAB7CF97406708FC4B8A8BAC3FF744A48E13FFFFFFFF7FFFFFFFFFFF",
      INIT_68 => X"FFF8D20BBC420FC6F07C666F0A78157267ECD8B0978B7FFFFFFFDFFFFFFFFFFF",
      INIT_69 => X"FFFE895FCB627071C222CF30F10999415D7AEA8F43BEFFFFFFFFF7FFFFFFFFFF",
      INIT_6A => X"FFFFE0E613A2DE0C9357441B1CD6FDC30422A5E7A1C31FFFFFFFFDFFFFFFFFFF",
      INIT_6B => X"FFFFF2343CAFD3F8364274FDB03A8F715ED3A61A56AE33FFFFFFFF7FFFFFFFFF",
      INIT_6C => X"FFFFFD2F9736423F1D0736C0C3DB7AE30AA4FB5F1D58BC7FFFFFFFDFFFFFFFFF",
      INIT_6D => X"FFFFFD15430D4ACFC7B40ACDE03DA686A56D8603440E83FFFFFFFFF7FFFFFFFF",
      INIT_6E => X"FFFFFFCEBCF8EE6CFF8B90CE08030B1FDD18D3248A6D756FFFFFFFFDFFFFFFFF",
      INIT_6F => X"FFFFFFFE0DEF7BAB8FE2AD40C707FDD2CDC6363532E16837FFFFFFFF7FFFFFFF",
      INIT_70 => X"FFFFFFFFDBF9447170388A68EF67CFC3BA53D02184F3F5EBFFFFFFFFDFFFFFFF",
      INIT_71 => X"FFFFFFFFC5CFEE19A3007496A81B8C26C628354C6789AE334FFFFFFFF7FFFFFF",
      INIT_72 => X"FFFFFFFFFFFF78A594F00C6E373D02D745DDD4A3FBE98627F7FFFFFFFDFFFFFF",
      INIT_73 => X"FFFFFFFFFFFF5F6EB2CE6004FF7C8366AFC5E2CDFF65B6F1FDFFFFFFFF7FFFFF",
      INIT_74 => X"FFFFFFFFFFCFFBF5A64C7FF60DD1DB3643E33E344FC1C3283E7FFFFFFFDFFFFF",
      INIT_75 => X"FFFFFFFFFE7FFFCF006B83FD7634E7D5BDF870D31C33F346179FFFFFFFF7FFFF",
      INIT_76 => X"FFFFFFFFFFFFFF9E2253A81C04212FC5ECF401D1CDFF258EE7F7FFFFFFFDFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFF758C89700310EC8E0E03C004CE9E35BD7C8CEFFFFFFFF7FFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFE4538A3E1EE602F76DC461051059090EC9F7FFFFFFFFDFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFD834D62FFFCCB5064F1FEC368AA797A5D0EFFFFFFFFF7FF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFA103AC1E0FC4A55CE07FF1CF1D03CE0B0BF7FFFFFFFDFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFE0662CF8003CD323C07EEC70F300CF6B8A7DFFFFFFFF7F",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFBA34133F7E67E0F01FEBF1F21C2554FA2FF7FFFFFFFDF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFDF585531FFD9F3C407FF841F01C2EDB9C77DFFFFFFFF7",
      INIT_7E => X"7FFFFFFFFFFFFFFFFFFFA1E05819FE01FFF838FC101E4FCBDBAFCCF3FFFFFFFD",
      INIT_7F => X"DFFFFFFFFFFFFFFFFFFFFFDFF2731FFFE6C98CFF001FD0DA5C9E85FDFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F7FFFFFFFFFFFFFFFFFFFFDC5A89181FBFF00000003F89F0A460126EBFFFFFFF",
      INIT_01 => X"FDFFFFFFFFFFFFFFFFFFFFC9B194B47C3FFE0000001F8466F82F7243AFFFFFFF",
      INIT_02 => X"FF7FFFFFFFFFFFFFFFFFFFF4E8DB50F3FFFF8000001FC3F3C01BBA9CEBFFFFFF",
      INIT_03 => X"FFDFFFFFFFFFFFFFFFFFFFFDE9C074CF201FFF00008FE3C2BAC85AE17FFFFFFF",
      INIT_04 => X"FFF7FFFFFFFFFFFFFFFFFFFF2C5A633638007FF0CF3FF1C1569F1980BEFFFFFF",
      INIT_05 => X"FFFDFFFFFFFFFFFFFFFFFFFFCB54CB3313F807FFFFFF8183AC454B7E9FBFFFFF",
      INIT_06 => X"FFFF7FFFFFFFFFFFFFFFFFFFFF94B030190BF000F30C039C3431E53811FFFFFF",
      INIT_07 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFE62308ADF8FFE300000718C50D36AEF3DFFFFF",
      INIT_08 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFBA6754CA1B03FF00E1E3C8D468BD003FFFFFF",
      INIT_09 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFD368EB379E0007F7F831DB126E0403FFFFFF",
      INIT_0A => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFF638F273183BFFC000F796981FD905AFFFFF",
      INIT_0B => X"FFFFFFDFFFFFFFFFFFFFFFFFFFEFFFEE616939BC001FCEA27529D099515FFFFF",
      INIT_0C => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFBFCAEDE28C8F83F30047ECD7A5C20F4137FFF",
      INIT_0D => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFEFEFD2C852670FE001DC3B24A078E6FEAEFFF",
      INIT_0E => X"FFFFFFFF7FFFFFFFFFFFFFFFA7BAFFFC38A3788C7F07FFF1CCB387FA80121BBF",
      INIT_0F => X"FFFFFFFFDFFFFFFFFFFFFFFFDCFFF9F511C475C43C1F00FC31AF8F872EF3FDDF",
      INIT_10 => X"FFFFFFFFF7FFFFFFFFFFFFFFF7FF9FF4F608CB07D4FF865F872939F138646DFF",
      INIT_11 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFDB46AC94E312E0C28FF003E1C3B2C186439BEF",
      INIT_12 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFD8C3189EC7EDF660CF8CCE04F22560ADF99BBB",
      INIT_13 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFEEE1FD4C3F1819613BFFFFC131BEC1F99ECEEF",
      INIT_14 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFE68CB7F203F0880B933F8C0701F3CCD83DB5F",
      INIT_15 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFDF9965A747F5D328F9001C9E054E48E3002DF",
      INIT_16 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFEDBE46A24AEB31206554F183C2D4F974480C1F",
      INIT_17 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFBFC3CCFA1E06140C0AB5A2C08DA78EB6EF6FF",
      INIT_18 => X"7FFFFFFFFFFFF7FFFFFFFFFFFFFFF6E314815858EBF60411F03E3C56B206BFB5",
      INIT_19 => X"9FFFFFFFFFFFFDFFFFFFFFFFFFFEFE80E33C047C60A6D02CA1F00FC66AF258C7",
      INIT_1A => X"AFFFFFFFFFFFFF7FFFFFFFFFFFFFBF747F3B5EC90BB17B0DEF00FC0F49A3669F",
      INIT_1B => X"A77FFFFFFFFFFFDFFFFFFFFFFFFFEDA93FEAFED9590DD21E5B63001CC68B8B14",
      INIT_1C => X"CFBFFFFFFFFFFFF7FFFFFFFFFFFFFBD12FC718CB699A994F66BFF383AF7BDCC3",
      INIT_1D => X"FDDFFFFFFFFFFFFDFFFFFFFFFFFFFEFC67FEA65F57563E4614F83FFE0B465A36",
      INIT_1E => X"737EFFFFFFFFFFFF7FFFFFFFFFFFFF7D021FFDFDE625F7AADA773C007EEC4CA5",
      INIT_1F => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF6C0B63F5BD87537E5A83CA4FE41AC1BF0",
      INIT_20 => X"3FFFFFFFFFFFFFFFF7FFFFFFFFFFFFF89848DFDD443C9274838E23CE673D079C",
      INIT_21 => X"7BFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF91103BFED10F92C6EC7DAD312D3CF045",
      INIT_22 => X"7EFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFEE460FFE12C01ACD3AEF69D24387E803",
      INIT_23 => X"57FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF801C1FFADA0234C3A635C1B0D00B918",
      INIT_24 => X"4FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD907E0FE323CE7D86B8E742D2BFFF87",
      INIT_25 => X"12FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF920FC3FAC9EFE29FBCF1F090F3FD2F",
      INIT_26 => X"185FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFB975F8FF65BB1F6F2AC4AE245E01E5",
      INIT_27 => X"CECE3FFFFFFFFFFFFFFFDFFFFFFFFFFFFBFD4FBF3F2EA2004686CD28897EFFFE",
      INIT_28 => X"D2397FFFFFFFFFFFFFFFF7FFFFFFFFFFFEFEDD9CCFFBEDC606FCA3F46B67FFEF",
      INIT_29 => X"2229FFFFFFFFFFFFFFFFFDFFFFFFFFFFFF9F82A033BAC7C7F846E726EC34FFF8",
      INIT_2A => X"D0FCB2FFFFFFFFFFFFFFFF7FFFFFFFFFFFE7C7BD0EFF2937CF8A58B203AD7FFF",
      INIT_2B => X"FCBE37FFFFFFFFFFFFFFFFDFFFFFFFFFFFF9E1A341B3AFFD80E358FDDFC331FF",
      INIT_2C => X"FF085BDFFFFFFFFFFFFFFFF7FFFFFFFFFFFE78034078F89EC0386AE25139967F",
      INIT_2D => X"FED676B7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFE0C03D81047400F1D4B785790DF",
      INIT_2E => X"FFBFE52DFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF99DAC986162800EFA50FFE0F9F",
      INIT_2F => X"FFFF993F7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFED8FE8E1A0EE2C39248AE79EFE",
      INIT_30 => X"FFFFD2AEFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFB77F7AF45DDC0663C155FBFFF",
      INIT_31 => X"FFFFFCA777FFFFFFFFFFFFFFFDFFFFFFFFFFFFFEF4CF682408FC019F24EFDFFF",
      INIT_32 => X"FFFFFFF18EFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDF35A5FFC9C0FC33EE7B6FFF",
      INIT_33 => X"FFFFFFF92DFFFFFFFFFFFFFFFFDFFFFFFFFFFFF9E7D785CF4AEE9F047C8D42FF",
      INIT_34 => X"FFFFF7F7F76FFFFFFFFFFFFFFFF7FFFFFFFFFFFE3CFECCB79E94D3CD8DFE2D3F",
      INIT_35 => X"FFFFFDFFF59FFFFFFFFFFFFFFFFDFFFFFFFFFFFF8FA35D10CC04021F9836479F",
      INIT_36 => X"FFFFFFEE73FDFFFFFFFFFFFFFFFF7FFFFFFFFFFFE37F90847F85FE70E307730F",
      INIT_37 => X"9CFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF8F8CFCDCEFBFFC41F40524C",
      INIT_38 => X"BFAFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF67CDC7C1FFFCC3C87DE7",
      INIT_39 => X"6BFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC3DFCFFFFFFF10F3992D",
      INIT_3A => X"1A5FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF9D2FFFFFFFFFE21EF025",
      INIT_3B => X"2537FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFECDBFBFFFFFFFCE7BEA7",
      INIT_3C => X"FF5FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF7F1F37FFFFFFFFF9871AE",
      INIT_3D => X"8062FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDFFAFFFFFFFFFFFF30C3B",
      INIT_3E => X"31F47FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFBE58DF9FFFFFFFFC4304",
      INIT_3F => X"3B1DCEFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFEDFE7FFFFFFFFFFF1861",
      INIT_40 => X"0FCE4FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFBEE3FFFFFFFFFFFE63C",
      INIT_41 => X"E111A45FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFEBEFFFFFFFFFFFFF8CF",
      INIT_42 => X"3C074657FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFCCC7FFFFFFFFFFFF31",
      INIT_43 => X"C7C0D597BFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF325FFFFFFFFFFFFC6",
      INIT_44 => X"30F17B6D5FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE8CFFFFFFFFFFFFF9",
      INIT_45 => X"C41CFA387FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE77FFFFFFFFFFFFE",
      INIT_46 => X"F0871EB099FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFEAFFFFFFFFFFFFFF",
      INIT_47 => X"FE31C08D0AFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFEB67FFFFFFFFFFFF",
      INIT_48 => X"FF0C38211ABFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFA6AFFFFFFFFFFFF",
      INIT_49 => X"FFCF060994F7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF9EBFFFFFFFFFFF",
      INIT_4A => X"FFE3E0C6E829FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFC54FFFFFFFFFBF",
      INIT_4B => X"FFF9F03193DE7FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF2F3FFFFFFFFC7",
      INIT_4C => X"000CEC77652D9FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF9C2FFFFFFFFE0",
      INIT_4D => X"C0003E3CD9A2BFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFC12BFFFFFFFC3",
      INIT_4E => X"F1001F1F747AEFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF3C6FFFFFFFE1",
      INIT_4F => X"F9F0F9CFF7ED2BFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF4B5BFFFFFFF0",
      INIT_50 => X"F83FF07FED3A9CFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF8289380703C1",
      INIT_51 => X"C00CE03F83C6C35FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFE0A2507C0007",
      INIT_52 => X"00F9007C00A02F77FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF3BD7FCFFFF",
      INIT_53 => X"00FF003C00890B45FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFCED6C00000",
      INIT_54 => X"81F073F000FE07F4FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF124003C00",
      INIT_55 => X"FBFE1DFC01FC00D1DBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFC19DFFFDF",
      INIT_56 => X"3FF083E300FC008EEEFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF0E387C3F",
      INIT_57 => X"063FFE003BE823F483FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFC0800003",
      INIT_58 => X"FFFFE8FFF3C037970EFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7F8F10A7E78",
      INIT_59 => X"0000008000043CCB913FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF7EF85D70F",
      INIT_5A => X"00001FF881F73ED30D4BFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF107835483C",
      INIT_5B => X"C3CF3FFE30FFFF31308EFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFCCDCFCA1FF",
      INIT_5C => X"0FFFFFF8FFFF081EDE339FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF9CF4AD0BE",
      INIT_5D => X"3800000000F0003CEB2A57FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFB9E60",
      INIT_5E => X"FE033C0770003FF801AFB7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFBFF3F6D557",
      INIT_5F => X"5CFFFFFC0EFFFE18221E87BFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFEFF7164ABA",
      INIT_60 => X"200000000318EE00F381C7E7FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFBF0BC0071",
      INIT_61 => X"C56FFFFC0700803F0046C9DBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFEFD3EF8D4",
      INIT_62 => X"0F8E00000013FFFF3FCD757BFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF9ADA3836",
      INIT_63 => X"2C8FFF2FFFF033BC3F83DCB6FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDA5E91C",
      INIT_64 => X"37FC10000F07C31078109E0FBFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFD2597B",
      INIT_65 => X"682CE3FC7FFD000381C7500F6BFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFDFB746F",
      INIT_66 => X"BAFB9400F8019F7307737B3B7BFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF65D01",
      INIT_67 => X"490258442CFF0F0078C003D6D7FF3FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFCB12F",
      INIT_68 => X"67C5E7D6D08F860FFFFC3646ED9FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFC67F",
      INIT_69 => X"95B42258F443C0FC1C03DFBE13E63FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFDDD00",
      INIT_6A => X"E36C436C98FF00C000FF6CA900B25CFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFBD60",
      INIT_6B => X"FFCCC1B90D53A0101FFFC70246C9157FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF85",
      INIT_6C => X"F0505828FEF6000C1F843BD644ED1EFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFD0",
      INIT_6D => X"7F9A2CCBE0BD80067FF806860B9F2223FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF8",
      INIT_6E => X"FF8DB473C940A98FC100EEEF99F2C785FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_6F => X"FFF80AE4033C8E54D7B4C0498CB711CF3FFFFFFFFFFFFFFFFFFFFFFFDFFFFFCF",
      INIT_70 => X"FFFF62C2BF14190D5A603846E1D696A1E2FFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_71 => X"FFFFEDF85986918FF16943DE278BE65531FFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_72 => X"FFFFDE37ED45098F7FFCE60346166FA5F866FFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_73 => X"FFFFFE0BD12E65DFBFFFFF35B1B8E02E55DDFFFFFFFFFFFFFFFFFFFFFFDFFFFF",
      INIT_74 => X"FFFFF71ADE46EA3FBFFFFFCAA6E029213057FFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INIT_75 => X"FFFFFFCFD4CE53DFF3FBFFF084B1EBF77EB3B7FFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_76 => X"FFFFFFDF3FB00FFFFFFFFFBEE4500B6D4BF97DFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFCB4F1123A41B3FFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFA4674BBF8C80FFFFFFFFFFFFFFFFFFFFFFFF7FF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFA03ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFE0BBFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_15_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal addra_15_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_15_sp_1 <= addra_15_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra_15_sn_1,
      ENBWREN => addrb_15_sn_1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(15),
      I1 => addra(16),
      I2 => ena,
      O => addra_15_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(16),
      I2 => enb,
      O => addrb_15_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \^enb\ : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^ena_1\ : STD_LOGIC;
  signal \^enb_1\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  ENA <= \^ena_1\;
  ENB <= \^enb_1\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9C03AFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86700C4BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC03C31FF3CFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF50000007FA8DFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF583C000790006FFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFC7600A9FFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF89FFF83FFDF000D9FFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFB83FE000FFFFC018BFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFE83CC7C007FFBE01D3FFFFFFFFFFFF",
      INIT_0D => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFDF7E298F0FFF8FE0CD3FFFFFFFFFFF",
      INIT_0E => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFED7F0900B3FE60FF1CDBFFFFFFFFFF",
      INIT_0F => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFBF42B80FD0624603C3FFF3BFFFFFFFF",
      INIT_10 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFB8800268478000F5FFFE3FFFFFFFF",
      INIT_11 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFE132F80DBF80811FFFFFAFFFFFFFF",
      INIT_12 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFEE7000019081A1C3FFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF392113993D260E87FFFFDD3FFFFF",
      INIT_14 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFA8296A7567A39FE0FFFFFF07FFFF",
      INIT_15 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF869AD082B57FCCD03FFFFFF4FFFF",
      INIT_16 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE9BD844D233AF3DC0FFFF9BC1FFF",
      INIT_17 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFCAE6FFEE94CF9EF518FFFFFFBB7F",
      INIT_18 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF3A4F3E1909E7FA784FFFCFFD9BF",
      INIT_19 => X"DFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF846E5164F0C33FC05BFE8B7F7EF",
      INIT_1A => X"9FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFC17977957D6C71FFA17E01CFF00",
      INIT_1B => X"EB7FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9DD9BC683402B1736810033C81",
      INIT_1C => X"047FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF42F1EF19BE3B6B121880004003",
      INIT_1D => X"07BFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF9A742C519F0550AF4DD000000B",
      INIT_1E => X"1F86FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE20B0268225B37567E800000F",
      INIT_1F => X"0F1FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFB7F77072A154F6DCF8F9B1000C",
      INIT_20 => X"878AB7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFEBAF383615F99C664D1C01F8DF",
      INIT_21 => X"80C75FFBFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFC63A40BAAFBD9169DAB00E907",
      INIT_22 => X"F827B6FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFDE8A0339FEA932C1D5411CA68",
      INIT_23 => X"570991FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFD1197745CABEC388666331D",
      INIT_24 => X"03FE181FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFB3071804727575357EFF0F0",
      INIT_25 => X"01FF8C355FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEE643B5173E93BA88777BBC9",
      INIT_26 => X"1C964C3F57FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF8C56E89631EDD6F1280927D",
      INIT_27 => X"8731EA4FFEFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFDDCD71783FC1D23C6DDEDCF",
      INIT_28 => X"BFABA6B7FF7DFFFFFFFFDFFFFFFFFFFFFFFFFFFFFE4BCF0F4E40FAC8F51AB797",
      INIT_29 => X"8FC62060E61FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFC8D4D3F6D7E1437C831560",
      INIT_2A => X"4C834B101703FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFDF7ED6C8600C4E7B1C7A3E",
      INIT_2B => X"288E074801D67FFFFFFFFF7FFFFFFFFFFFFFFFFFFFE5105ED1D8C18C5E9541D5",
      INIT_2C => X"48A39E223F103FFFFFFFFFDFFFFFFFFFFFFFFFFFFFF8EFEB65D8FF39773DF811",
      INIT_2D => X"76E5F71B8C66B3FFFFFFFFF7FFFFFFFFFFFFFFFFFFFC9B843BA80FC77C8417C1",
      INIT_2E => X"977682FFC2F5BEFFFFFFFFFDFFFFFFFFFFFFFFFFFFFC4D6C4910EFF1CF22AF4C",
      INIT_2F => X"D4E20C4C20A782DFFFFFFFFF7FFFFFFFFFFFFFFFF9DCEA7D0928FE071A78B1C1",
      INIT_30 => X"27CEBB1F10DEF90FFFFFFFFFDFFFFFFFFFFFFFFFFFF3B8050EE5FA00F38438AB",
      INIT_31 => X"EF39DAA8E8F07863FFFFFFFFF7FFFFFFFFFFFFFFFFFE06E4AE2E70000EC8062F",
      INIT_32 => X"7B3EDEEF9C7E5C0957FFFFFFFDFFFFFFFFFFFFFFFFFA063D0854BC04039BBA9F",
      INIT_33 => X"9E1B4B85CD5F34026DFFFFFFFF7FFFFFFFFFFFFFFFFE1F60244D990130E76E15",
      INIT_34 => X"9AC294DA44140BC2C6FFFFFFFFDFFFFFFFFFFFFFFFFC0FD1393496407C1927F8",
      INIT_35 => X"90E71617E41B40D9F9FFFFFFFFF7FFFFFFFFFFFFFFFE07F09DD737903F0EC21F",
      INIT_36 => X"759FF4F80710F57F7A07FFFFFFFDFFFFFFFFFFFFFFFFE3809778F0C00FC30A82",
      INIT_37 => X"9C6167BFFFD4AD6B1E43FFFFFFFF7FFFFFFFFFFFFFFFE78027EE15A007E05C92",
      INIT_38 => X"7D8089C57FF36DB66127BFFFFFFFDFFFFFFFFFFFFFFFE0C0F9EB6BA803D81BB2",
      INIT_39 => X"9A785A17FBFF7027951B3FFFFFFFF7FFFFFFFFFFFFFFF9E37521406A00FE17D2",
      INIT_3A => X"AA1E8FEDC7F064FEFD9C0FFFFFFFFDFFFFFFFFFFFFFFFCB8C315AC9A803F0FEB",
      INIT_3B => X"4E67FC60F7B01B1244A6047FFFFFFF7FFFFFFFFFFFFFFF690408BB9AA00C1EF5",
      INIT_3C => X"437BD8FC0F3074FDBE0F811FFFFFFFDFFFFFFFFFFFFFFF9A23EA8563FC020767",
      INIT_3D => X"D8AFE304E9C3930C2080B0C7FFFFFFF7FFFFFFFFFFFFFFDFA8D524AF1500009B",
      INIT_3E => X"D83B83B27CECE4E44D98543AFFFFFFFDFFFFFFFFFFFFFFF2AA2F7389DD6000F6",
      INIT_3F => X"8FC3ADF46B7E767F7E53E41CFFFFFFFF7FFFFFFFFFFFFFFDE3190D1C2EA0F071",
      INIT_40 => X"A638A33021FF9ADC503B5E01CFFFFFFFDFFFFFFFFFFFFFFF33D5E3AE975AE19C",
      INIT_41 => X"B7E0F561CDBC68B99EC77F0077FFFFFFF7FFFFFFFFFFFFFF8BF644D89B7967A6",
      INIT_42 => X"33E7AD5DE949127F3AEDC5801D7FFFFFFDFFFFFFFFFFFFFFFABDFF30C2A33C1A",
      INIT_43 => X"861DF4D2CAE668778936A920075FFFFFFF7FFFFFFFFFFFFFFC796D4E414BBC26",
      INIT_44 => X"46153771E77C0FE27AA50499839FFFFFFFDFFFFFFFFFFFFFFC1463539DAF6CF6",
      INIT_45 => X"839281203FAD801B62A44AB6C1E3FFFFFFF7FFFFFFFFFFFFFF684C846D0C1B9F",
      INIT_46 => X"FBAB0FF5B3C53B4E212D4BDDC0F97FFFFFFDFFFFFFFFFFFFFFEE3C1509E0C6E3",
      INIT_47 => X"9877CFC08B7A6E1260332840D03F5FFFFFFF7FFFFFFFFFFFFFE209886015FFE1",
      INIT_48 => X"F7BE877832F83CC9AE5AEF1C10A897FFFFFFDFFFFFFFFFFFFFFF0549983765BF",
      INIT_49 => X"DDD1B3821F9577BE96F964E0723C25FFFFFFF7FFFFFFFFFFFFFF0E1224000E97",
      INIT_4A => X"0377E3E63731BCEEF53B34AC6711E97FFFFFFDFFFFFFFFFFFFFFB7050502043D",
      INIT_4B => X"31DDFFB9FCD8083B78BF624325E6C21FFFFFFF7FFFFFFFFFFFFFD59AC7402177",
      INIT_4C => X"AF7468368184D40EC0E20AAE6743A88FFFFFFFDFFFFFFFFFFFFFF3C0DA93803B",
      INIT_4D => X"FCEC821FE333C23B9BC373D5F805BA83FFFFFFF7FFFFFFFFFFFFFFE3B654F38F",
      INIT_4E => X"3FDC92E025C0A340CFB81F14D869C680FFFFFFFDFFFFFFFFFFFFFFBEEFB17C81",
      INIT_4F => X"0F1BBE900498E9E10BAC58E2D1076B803FFFFFFF7FFFFFFFFFFFFFD39708CF00",
      INIT_50 => X"03C268402036D269929231BCD28415C386FFFFFFDFFFFFFFFFFFFFF4793130C0",
      INIT_51 => X"00F1B5B82A0405B1BCAD8007B52C7514F5FFFFFFF7FFFFFFFFFFFFFD1F45CC00",
      INIT_52 => X"009C4D0E0C92E2C877ABE000F5543E3754FFFFFFFDFFFFFFFFFFFFFF5F4E2300",
      INIT_53 => X"000713008DD67F785B2BF0003DA9889FD5BFFFFFFF7FFFFFFFFFFFFFDB59A0E0",
      INIT_54 => X"0003FCFBE6A7AD73FE66CA080F2A7015FFCFFFFFFFDFFFFFFFFFFFFFF2676E58",
      INIT_55 => X"8000FF24FD401FBB3955B20303CAB4012FF2FFFFFFF7FFFFFFFFFFFFFF18EA96",
      INIT_56 => X"30000FA0BD84FC8E90150D00C0729D804D7EFFFFFFFDFFFFFFFFFFFFFFA56E95",
      INIT_57 => X"CD0003E56F603FE7CE0542813004B6A0955D7FFFFFFF7FFFFFFFFFFFFFED7F29",
      INIT_58 => X"6BC001FF07840FFAA3E151202001A9A86786EFFFFFFFDFFFFFFFFFFFFFFC236D",
      INIT_59 => X"FA7C007F87E0B3FF45F856C00CC06A6AB960EFFFFFFFF7FFFFFFFFFFFFFFBF7B",
      INIT_5A => X"8ECFC01F779319FFC6BF32280FF00A9AB2551FFFFFFFFDFFFFFFFFFFFFFFD45E",
      INIT_5B => X"E293F80FCE88F4FFC3AFCE9483FC02A6A20D2B7FFFFFFF7FFFFFFFFFFFFFF4EF",
      INIT_5C => X"F936FF07F2567BACE06BFE9170FF01A9A981CC9FFFFFFFDFFFFFFFFFFFFFFE9B",
      INIT_5D => X"7B459FC1F9739F5F2200FFA54C3800766B875F5FFFFFFFF7FFFFFFFFFFFFFF59",
      INIT_5E => X"DEBB23FF7C2EC7D81DD63F844D0E00759811E49BFFFFFFFDFFFFFFFFFFFFFFFA",
      INIT_5F => X"97E0AC7FDF32B822C6CE8FE23123801D6BCAFA00FFFFFFFF7FFFFFFFFFFFFFEF",
      INIT_60 => X"C3F86B9FF7CC2705069383F99B6F8007722223643FFFFFFFDFFFFFFFFFFFFFFD",
      INIT_61 => X"EEFF6D63FFF348FF30B321FE10DB8009D6C15AEB8FFFFFFFF7FFFFFFFFFFFFFE",
      INIT_62 => X"C5FFD9587FFCCE077D7FE07C6A367002CBF294E24FFFFFFFFDFFFFFFFFFFFFFF",
      INIT_63 => X"F61FF46B0FFE1380CB43B7980D992E00B2D473BC5DFFFFFFFF7FFFFFFFFFFFFF",
      INIT_64 => X"FD67FCAE61FFC4E23FAE21E40EFAB9C07CA989A43EFFFFFFFFDFFFFFFFFFFFFF",
      INIT_65 => X"FF7DFB215C1F333B0F178865065EDEB03E56308D5F7FFFFFFFF7FFFFFFFFFFFF",
      INIT_66 => X"FF9D7E761387E867207CC0FE07774887FF360683EBBFFFFFFFFDFFFFFFFFFFFF",
      INIT_67 => X"FFF4D7D0EE703019407830FFB3D9D922FF1A9E51E0EBFFFFFFFF7FFFFFFFFFFF",
      INIT_68 => X"FFFD4A067EDE00079070787FFC7DA6D960094F94DB3BFFFFFFFFDFFFFFFFFFFF",
      INIT_69 => X"FFFF0FDC9755F001CE3CF03FFE3282255B0CB82A79F0FFFFFFFFF7FFFFFFFFFF",
      INIT_6A => X"FFFF8C66CB763E009ED8781CFF1B9E0E7E9CD4853C2E7FFFFFFFFDFFFFFFFFFF",
      INIT_6B => X"FFFFFF510E4ACFF836FC78FE0FCC0817F1B034CC99912FFFFFFFFF7FFFFFFFFF",
      INIT_6C => X"FFFFFF27F74A71FF1D6838FF00227FC9199C0C4DDE3E6FFFFFFFFFDFFFFFFFFF",
      INIT_6D => X"FFFFFFBDFBED763FC7F60CF00001344F32DC47FD8B9235FFFFFFFFF7FFFFFFFF",
      INIT_6E => X"FFFFFFF3FDFEB4E3FFFDF27000025973B3084FF90C05AAFFFFFFFFFDFFFFFFFF",
      INIT_6F => X"FFFFFFFFB9FED7187FFF1BBF0007ED3165BDEE063C62CEFBFFFFFFFF7FFFFFFF",
      INIT_70 => X"FFFFFFFFE7FFC2330FFFE09F1087E6A87DE64F5E34B3B87DFFFFFFFFDFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFD99360FFF820C7E3F7A237972CFC79F9FB6FFFFFFFFFF7FFFFFF",
      INIT_72 => X"FFFFFFFFFFFFF0114C0FFF1638C1FD7D3DE9CB60019CDD75FFFFFFFFFDFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFBF2869C19FF77F80FC5F9FF94333FF9DD382FFFFFFFFFF7FFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFF3FD3C000875E1E4094FFC2EF3B02AE5923FFFFFFFFFDFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFF387278000B8C8F80AF3FF82E063CBD354FFFFFFFFFFF7FFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFC57AE68000760C02CC7F7FC020002D15917FFFFFFFFFDFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFF8A958F0031EA701158FCFF883DE364FA1BFFFFFFFFFF7FFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFF0ED39FE1EF84C99DC3C7FF9DB2F31AC88BFFFFFFFFFDFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFED6131FFFFF0C4ADC0FFFFC70CC04AF60FFFFFFFFFFF7FF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFF9E8363FFFFF8433C1FFFFE0FE1FF0EB1E7FFFFFFFFFDFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFD46407FFFF3FE03FFFFF803C00E05453FFFFFFFFFF7F",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFCDB8CF0081F8000FFFFFFE001FF9C5803DFFFFFFFFFDF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFF8EF4CF0003E3C3BFFFFFFE001FC8280B1FFFFFFFFFF7",
      INIT_7E => X"7FFFFFFFFFFFFFFFFFFFFA2248F801FE0007F8FFFFE04FF36C84C1FFFFFFFFFD",
      INIT_7F => X"DFFFFFFFFFFFFFFFFFFFFCFF710F00000137FCFFFFE010E3EEB3FFBFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_1\,
      ENBWREN => \^enb_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F7FFFFFFFFFFFFFFFFFFFFAE93A8F800400FFFFFFFC009F3CC81763FFFFFFFFF",
      INIT_01 => X"FDFFFFFFFFFFFFFFFFFFFFF822F38BFC0001FFFFFFE00478CB90D27FFFFFFFFF",
      INIT_02 => X"FF7FFFFFFFFFFFFFFFFFFFFF3F4F300FE0007FFFFFE003FD553868FBFFFFFFFF",
      INIT_03 => X"FFDFFFFFFFFFFFFFFFFFFFFFBB25F3C0F00000FFFF7003FCEC48367C7FFFFFFF",
      INIT_04 => X"FFF7FFFFFFFFFFFFFFFFFFFFFEE57F0E0000000F30C001FE76548B91BFFFFFFF",
      INIT_05 => X"FFFDFFFFFFFFFFFFFFFFFFFFFF3F78F0F3F80000000001FC3274E6FF17FFFFFF",
      INIT_06 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFD85CCF06FFF000000003E03957F77ECFFFFFFF",
      INIT_07 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFBBFF07C07FFE3000007E0F9E8299F117FFFFF",
      INIT_08 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFF393243E04FFFF00E1FC0F1B68B4FF4FFFFFF",
      INIT_09 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFE64E8F0F81FFFFF7FFC1E3D0C7C3F9FFFFFF",
      INIT_0A => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFC0283F0F804003FFF07E713DE54FB1FFFFF",
      INIT_0B => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF06ED707FC0000000386B2556C2E7DFFFF",
      INIT_0C => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFCD9EC03807FF30047F0E737C744BABFFFF",
      INIT_0D => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFEFF0E7E1F001FFFFFC3C73A6BAE005FFFF",
      INIT_0E => X"FFFFFFFF7FFFFFFFFFFFFFFFDFF7FFFE3F3E8783FF000001F0C32771D806FFFF",
      INIT_0F => X"FFFFFFFFDFFFFFFFFFFFFFFFFFBF87FBC1F7043C03FF00FFC1CFDE0DFEF2FFFF",
      INIT_10 => X"FFFFFFFFF7FFFFFFFFFFFFFFFF7FFFF6F00ED0000C007FA007CE1B2317E72FFF",
      INIT_11 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFF9EA7D003EB50C17FF003FE0C3A9CFDB86FFF",
      INIT_12 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFBFC9D12738F0A27FC0733007FC35066B064BFF",
      INIT_13 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFE6691DBFE3E4DE07FFFFFE0E2BF91E8127FF",
      INIT_14 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFE8866DA03E306A4100073FB02A4236401AFF",
      INIT_15 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFF4C9F84C7C6E01DF80000FFF96F82D100BBF",
      INIT_16 => X"FFFFFFFFFFFF7FFFFFFFFFFFFF7FFBF8FE3007C2406CCFFE003FE4FE04B00F4B",
      INIT_17 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFABF0C2B0A7E68C098C3B3F8DC7F1D20F77F",
      INIT_18 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFD23E8A2E15CCD7E040FF001FFA6ABA97FAF",
      INIT_19 => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFF08FE3B8D393537D02C6FF000075EE9BB93",
      INIT_1A => X"DFFFFFFFFFFFFF7FFFFFFFFFFFFFFF467FD8D03A5E627F0DA70003F10DA4FB0B",
      INIT_1B => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFBFCABC26627263FE56E300E00D09D851",
      INIT_1C => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE94FCE16478ED4AE70EBBFF383CB826468",
      INIT_1D => X"7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFA67FF7518EB97346409FFC001F7083BFB",
      INIT_1E => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD9021FFE8A1839EC4C99F43FFFFF3F9ED1",
      INIT_1F => X"7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFD4087FF87A706B5C930753B004157E7A3",
      INIT_20 => X"FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF5040FFE603C0E3B9542FC4163C7779B5",
      INIT_21 => X"7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEB8103FF870F01CF73689D1C8C3DCDFCA",
      INIT_22 => X"3FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFA4060FFF4E3FE30E24B2761DB7AF73E0",
      INIT_23 => X"47FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBC1C1FFD39FFC70DCB41FE33DFFEDF8",
      INIT_24 => X"19FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFE807E0FF86FFF8E0A2D17FCF5FFF73E",
      INIT_25 => X"077FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF4A0FC3FD0BEFFCE25D4DFF1F5FFF9F",
      INIT_26 => X"057FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF8F7F8FE577B1F8C4B6BEFC677FF59",
      INIT_27 => X"64B7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFD1FFF3FBD5E00786AAAF8F10FFFE2",
      INIT_28 => X"5727FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7F4FCFE35BC00731E2DBDC56FFFD",
      INIT_29 => X"F068DFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF7D7F3FCC2C000774943E837EFFE",
      INIT_2A => X"F0181FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF81FEFFAA70300C6C587CE75BFF",
      INIT_2B => X"FE4517FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF38FFBFAA1C7F039C4894793FFF",
      INIT_2C => X"FF0EDBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEF3FFFF9863FC0733ECE2FFF7F",
      INIT_2D => X"FFF2B4FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF183BFE213FF01E716FB93FFF",
      INIT_2E => X"FFF9B5FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF2EF1FF899FFF0FC637C87FFF",
      INIT_2F => X"FFFFA96BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFEB99FFC3E7FFC1F8ED537FFF",
      INIT_30 => X"FFFFFBF7DFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEBE86F960BFFB83F31D97FFF",
      INIT_31 => X"FFFFFCEBBFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF3E967C775FFFE1FC5D7FFFF",
      INIT_32 => X"FFFFFFB0DFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBDABD0042740FFC3F0571FFF",
      INIT_33 => X"FFFFFFFEFFBFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE7E69CF40A01FF87F08E7FF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF0C170850B323FE0DC38BFF",
      INIT_35 => X"FFFFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFD9453F28C3FC1FE03F435F",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFEFAFF07617FF80FC074F07",
      INIT_37 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF8BFF40C7EFFF81F805F93",
      INIT_38 => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDF7BE3FFFFFFF03F07EB8",
      INIT_39 => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC7FFFFFFFFFFE0FC19F9",
      INIT_3A => X"E2FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBE77FFFFFFFFFC1F0036",
      INIT_3B => X"B8BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFD9DFFFFFFFFFF07C085",
      INIT_3C => X"2907FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF557FFFFFFFFFFE07E20",
      INIT_3D => X"7504FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFD16FFFFFFFFFFFC0FC8",
      INIT_3E => X"0DDEBFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF93FFFFFFFFFFFF83F8",
      INIT_3F => X"C43E4FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFC5FFFFFFFFFFFFE07E",
      INIT_40 => X"F00EAFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF79FFFFFFFFFFFFF83F",
      INIT_41 => X"FEE17AFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFD50FFFFFFFFFFFFF0F",
      INIT_42 => X"3FF8639FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFC5FFFFFFFFFFFFFC1",
      INIT_43 => X"07FF14F57FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE83FFFFFFFFFFFFF8",
      INIT_44 => X"C0FE84B9FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFD82FFFFFFFFFFFFFE",
      INIT_45 => X"F81F01AC7FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF23FFFFFFFFFFFFFF",
      INIT_46 => X"FF07E065CFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFAAFFFFFFFFFFFFF",
      INIT_47 => X"FFC1FF0797FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCABFFFFFFFFFFFF",
      INIT_48 => X"FFF03FC236FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF37FFFFFFFFFFFF",
      INIT_49 => X"FFF007F1EF6FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFEDFFFFFFFFFFFF",
      INIT_4A => X"FFFC00F8EF6FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF9FFFFFFFFFFFF",
      INIT_4B => X"FFFE003E19D3FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF5FFFFFFFFFFFF",
      INIT_4C => X"FFFF007F86AC7FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF923FFFFFFFFFF",
      INIT_4D => X"3FFFC03FE1F2FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF28FFFFFFFFFC",
      INIT_4E => X"0EFFE01FF874BFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF9ABFFFFFFFFE",
      INIT_4F => X"000F01CFF80ABBFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDFAFFFFFFFFF",
      INIT_50 => X"0000007FFE03EAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF8A8FFFFFFFE",
      INIT_51 => X"0000003FFF00DAFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE2A2F83FFF8",
      INIT_52 => X"00F8007FFFC0399FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF9988000000",
      INIT_53 => X"00FF003FFF710D6FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE640000000",
      INIT_54 => X"81FFF3FFFF0002BAFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF980003C00",
      INIT_55 => X"FBFFFDFFFE0000DA9FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE70DFFFDF",
      INIT_56 => X"FFFFFFFFFF0000B837FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF943FFFFF",
      INIT_57 => X"F9C001FFC40023F847FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE50FFFFF",
      INIT_58 => X"0000000000003FFDB4FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFAF58007",
      INIT_59 => X"0000008000043FF51EBFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF58A000",
      INIT_5A => X"00001FF881F73F3C56EFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF878BE03C",
      INIT_5B => X"C3CF3FFE30FFFFCE290FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFE3F959FF",
      INIT_5C => X"FFFFFFFFFFFFFFE11F58FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFBEC6FF",
      INIT_5D => X"C7FFFFFFFFFFFFC00E307FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE0C7F",
      INIT_5E => X"01FCC3F88FFFC00002901DFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF6F0EA8",
      INIT_5F => X"000000000000000003EACFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFAE72110",
      INIT_60 => X"1000000000000000F3F24BFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFA0152AD",
      INIT_61 => X"1DEFFFFC0700803FFFBA6FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF5C0A811",
      INIT_62 => X"4EFFFFFFFFFFFFFFC0012AFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFB202FD1",
      INIT_63 => X"9B0000D0000FFFFFC00091BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFD99F2FD",
      INIT_64 => X"F62C000000003CEF80103BDDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF33E18C",
      INIT_65 => X"991FE3FFFFFF000001C751CFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDB8785",
      INIT_66 => X"75000FFF07FE7F730773FC07F6FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFAAA01",
      INIT_67 => X"263BA840200000FFFFFFFCE7BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC263F",
      INIT_68 => X"03F3803730FF8E000003C882F3EFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF6308",
      INIT_69 => X"878572B8003C3FFC1C03C3ED8417FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFE55D",
      INIT_6A => X"EC6154C37FFF003FFFFF73D08E59FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF82",
      INIT_6B => X"CE0C8D804F0C7FF00000002548E8A6FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFD3",
      INIT_6C => X"F7306A98D5FE0003FF84379A58C8B27FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFE",
      INIT_6D => X"FFBE331A9101BBFE0007FB5535CF17AFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_6E => X"FFFA7846D57A15F03F00EFBA7D7C508FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_6F => X"FFFF91396A81CD256708FAAC83073718FBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF",
      INIT_70 => X"FFFF71136A5604BE6C48968C5FEF1D9AAFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_71 => X"FFFFEF97ED57F0FFFE7271DA9072FECCF6FFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_72 => X"FFFFFDD21E68BF7EFFFF8115DDF7249302BFFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_73 => X"FFFFFFD859DEED5FFFFFFE01E878F7DAF0FBFFFFFFFFFFFFFFFFFFFFFFDFFFFF",
      INIT_74 => X"FFFFFFFCAA8DADCE7FFFFFFCADE0386F0F9EFFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INIT_75 => X"FFFFFFFFE572303FFBFFFFFF0E700D527C3FFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_76 => X"FFFFFFFFFFCFFFFFFFFFFFFF23CCFCE69FA6FFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFE7F0F10C3BF8FFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFCA7FC57FF37FFFFFFFFFFFFFFFFFFFFFFFFF7FF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena_1\,
      ENBWREN => \^enb_1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ena\,
      I1 => addra(16),
      O => \^ena_1\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^enb\,
      I1 => addrb(16),
      O => \^enb_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFEEDEDEDDDDDDBDBDBDBDBDBDBDBDCDCDDDDEEEFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"CDDDDEDEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFEEEDDDCDCDCCCCCCDDDDDDCDCDCDCDCDBCBCBDCD",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"DDDDCDCCCCBCBCDDFEFFFFFFFFFFFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFEEEDDDDDDDDDDDDDDDDDDDDEDEDDDDDDDDDDDDDDDDD",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"EDEDEDEDDDDCCCCCCCABABEDFEFEDDCDDDDDDDCDCDDDEEFEFFFFFFFFFFFFFFFF",
      INIT_3B => X"EFFFFFEFFFFFFFFFFFFEEEDDDDDDDDDDDDDDDDDDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"EDEDEDEDEDECDCDCCCCCCCABABCCDDDDDDDDDDDDDDDDCDCDCDDDDDDEFEFFFFFF",
      INIT_43 => X"FFFFEFEFFFFFFFFFFFEEEEEDDDDDDDEDEDEDDCDCDCDCEDEDEDEDFDFDFDFDEDED",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"ECECECECECECECECECDCDCDCCCCBBBBBCCCCDCEDDDDDDDDDDDCDCDCDCCCDDDEE",
      INIT_4B => X"FFFFFFFFEFEFFFFFFFEFEEDDDDDDDCDCECECECECECDCDCDCECECECECECECECEC",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"CCBCCDDDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"DCDCDCECECECECECECECECECDCDCDCDCDCDCDCDCEDEDDDEDEDEDDDDDDDDDDDCD",
      INIT_53 => X"FFFFFFFFFFFFFFFFEFEFDEDEDDCDDDDCDCDCECECECDCECDCDCDCDCDCDCDCDCDC",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"DDDDDDCCCCCDDDDDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCECDCECECECDCDCDCDDDDDDEDDDED",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFEEDDCDDDDDDDEDDDECECECECECDCDCDCDCDCDCDCDCCC",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"EDEDDDDDDDDDDDCCCCCCCDDDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"BBBBCCCCCCCCCCCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCDCECDCDCDCDCDCECDCED",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFEEEDDDDDDDDDDDDDCDCDCECEDEDECDCCCCCCCBBBBBB",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"ECECECEDEDEDDDDDDCDCDDDDBCBCCDDDDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"9A9B9B9BABABBBBBBCBCCCCCCCCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCDCDCECEC",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFEFEEDDDCDCDCEDECDCECDCDCDCEDEDEDDCCCBBABAB9A",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"DCECECDCDCDCDCDCDDEDDDDCDCDCDDCDCCBCCDDDEEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"8A8A8A8A8A8A8A8A9A9BABABBCBCCCCCCCCCCCCCCCCCDCCCDCDCDCCCCCDCDCDC",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFDEDDDDDCCCDCECECDCDCDCDCEDEDEDEDDCCC9B9A",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"CCCCDCDCDCDCDDDDDDDDDCDCDCDCDCDCCCCCCCCCDCCCCCCCFEFFFFFFFFFFFFFF",
      INIT_7A => X"AB8A797979798A9A8A8A8A7A7A8AABBCCCCCCCCCCCCBCCDCDCDCDCDCCCCCCCCC",
      INIT_7B => X"FFFFFFFFFFEFFFFFFFFFFFFFFFCDCDDD9BABBBCCDCEDDCDCECEDEDEDEDEDEDED",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFDAFFFFFE0FFFFFFFFFFF",
      INIT_00 => X"FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"CCCCCCCCCCDCDCDCDDDCDDDCDCDCDCDCDCDCDCCCDCDCDCDCDCDCDCDDEEFFFFFF",
      INIT_02 => X"DDDDEDDDBCAB9A8A79698A8A8A6959599BDCCCDCDCDCDCDCDCDCDCDCDCCCCCCC",
      INIT_03 => X"FFFFFFFFFFFFFFFFEFEFFFFFFFDECDDDBC8B7AABCCEDEDDDEDEDEDEDEDEDEDED",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"CCCCCCCBCCCCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCDCDCDCDCDCDCCCBCBCCD",
      INIT_0A => X"EDDDDDDDDDDDDDDDDCCCCCBB8A8A796958588ADCDCDCDCCCDCDCDCDCDCDCCCCC",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEEBDAC9B8B8ABCDDEDEDDDDDEDFEEDEDEDED",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"BCBCBCDDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"DCCCCCCBBBBBCCCCCCCCDCDCCCCCDCDCDCDCDCDCDCDCCCCCDCDCDCDCDCDCDCCC",
      INIT_12 => X"CDCDCDCDCDCDDDDDDDDDDDEDDDDDEDDCCCCCCCCCECFDDCCCCCCCDCDCDCDCECDC",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFEFEFFFFFFFCEAC8B7A7A9BCCEDDDDDDDDDDDDDCDDDDD",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"CCDCDDCCBCBCCDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"DCDCCCCCCBBBBBCCCBCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCCCCCDCDCDCDCDCDC",
      INIT_1A => X"BCACACABACBCBCCCCCCDCDBCBCCDCDCCCDDDDCCCDCECDCCBCCCCBBCCDCDCDCDC",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCE9C6A598ABCDDEDDDCDCCCDDDCDBCAB",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"DCDCDCDCCCCCCCBCBCACCDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"DCDCCCBBBBBBBBBBBBDCCBCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCCCCCDCDCDCDC",
      INIT_22 => X"7A7969696969697A7A8A8A9A9BABBCBCCDCCBCDDEDDCDCECECCCDCCCCCCCDCDC",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFDEAD6A6A7AACCDDDEDEDCCBCBBAB9B8A",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"DCDCDCDCDCDCCCCCCCCCCCBCBCCCEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"DCDCDCCCCBAA8A8A9A9AABBBCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCDCCCCCDCDC",
      INIT_2A => X"6858586858584848474848486969697A8A8B9BABACCCDDCCCCDCDCDCDCDCDCDC",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAD7B5A7ABCEEEDBCABBB9A9A8969",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"DCDCDCDCDCDCCCDCDCDDDCDCCCCCBCBCBCCDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"DCDCDCDCCCCCBB8958586969798ACCCCCCCCCCCCDCDCDCDCDCDCDCDCDCDCCCCC",
      INIT_32 => X"8899AABABAA9BABAAAA9998978784736374858697A9BABABBCCCCCCCDCEDDCDD",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEBD8B6AACEDEDCCBBBBAA898988",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"DCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCDCCCABABBCDEFFFFEFFFFFFFEFFFFFFF",
      INIT_39 => X"DCDDDDDCDCDCDCDCBB7958798A6959698AABCCDCDCDCCCCCDCDCCCCCCCCCCCDC",
      INIT_3A => X"CADAEAEAEAEADAEAEAEADADADADADACAA999785747475869798A9B9BABBCCCCC",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDECDCDDDEEEDCCBBBB9A686889",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"CCCCDCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCDCCCBCACBCDDEFFFFFFFFFFFFF",
      INIT_41 => X"BCCCCCCCCCDCCCCCCCCCBB8A69798A8A7969598AABBBCCCCDCDCDCDCDCCCCCCC",
      INIT_42 => X"BAEBEAFAEAEAE9E9D9D9E9EAEAEAEAFAFAEAEBDACAA9785736165858698AABAC",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEDDEDEDEDDCBB9A898989",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"DCCCCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCDCDCDCCCDCDCCCABABBCCDFFFFFFFF",
      INIT_49 => X"7A8B9B9BBCBCCCCCCCCCCCDCCCAB7A59697A8A7A69798A9ABBCCDCDCDCDCDCDC",
      INIT_4A => X"BADBEBDBEAE9D9C8C8C8B8B7C8C8D8D9E9F9FAFAEAEAEADACAA9785715365869",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDECDDDFDEDCCBB997889",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"DCDCDCCCCCCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCDCDCDCDCCCCCBCBCBCACCDFF",
      INIT_51 => X"154769596A9B9BABBCBCCCCCCCDCDCDCAB694848697A796959698ABBCCCBDCDC",
      INIT_52 => X"CAEBEBDACAB9B8B7A796969696969696A7B7B8C8E9E9FAEAEAEAEAD9B9A87726",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDECDCDDDDCBB9978A9",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_57 => X"ABDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"DCDCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDCCCCCCCCCCCBCAB",
      INIT_59 => X"CA8836050648696A8A9BABABBCBCCCCCBCDCDCBB7A5948487A69695979ABCCCC",
      INIT_5A => X"A9DAEBEAC9A998978676756565756565656575768697B8C9EAEAFAFAEAD9C9C9",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDCDDDEDDCAA8988",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_5F => X"BBBBAB9BCCFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"BBDCDCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCBCBBBB",
      INIT_61 => X"FAEAB8D9A836E4052727696A8A9BABBBBCCCCCCCDDDDCC9B6A4959696959698A",
      INIT_62 => X"99CAFBDAB9A8A89776555545444444443434343444455555768797B8D9FAFAFA",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDECDDDDDBC9A79",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_67 => X"BBABBBBBAB8A9BCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"4879ABBBDCCCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCBCBCBCBCBBBCBBBB",
      INIT_69 => X"FAFAFAFAD9B8B9B957D3B3F51728597A8AABBBBCCCCCCCCCDDCCAC9B59695948",
      INIT_6A => X"6989CAFBCAC9A88766555445242424141413242324242434343545557697B8E9",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCEBDCDCDAB7A",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_6F => X"BBBBBBBBBBAA9A9A8A9BCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"694869ABCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCBCBCCCCCBCBCBBBBBBBB",
      INIT_71 => X"87B8E9FAFAFAFAE9C9B99846E492C4E51748698A9BBBBCCCDDCCCCDDDDCCBC9B",
      INIT_72 => X"8A7999DBEBDAB998766655443424141414040314142414141425252525254556",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEBDACBCBC",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_77 => X"BBABABAAAAAAAA9A9A7A7A7A8BEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"CCCCCCDCCCCCCCDCDCCCCBCBCCCCCCCBCCCCCCCCCCCCBCCCCCCCCCCCCBBBBBBB",
      INIT_79 => X"25355676A8E9FAFAFAE9D9C9B9A856D3728394D506489B7A8AABCCCCCCDDDDDD",
      INIT_7A => X"BB8978B9EBFAD9B887764524141414141403F31404F404F40415041525152525",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEEDDDDBC",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"BBBBBBABAAAAAAAA9A9A8A79695969BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFD007FFFFC0FFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFC0005FFFFF80FFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFE00FFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFC01FFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF80011FFFFFF001FFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFC0006FFFFFFE001FFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFF8003FFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFF0003FFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFC0600FFFFFFFC0003FF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF01C0FFFFFFFF80003F",
      INITP_0A => X"3FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF81FCFFFFFFFFF00003",
      INITP_0B => X"07FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFC0000",
      INITP_0C => X"007FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFF8000",
      INITP_0D => X"0007FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFF000",
      INITP_0E => X"00003FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE27FFFFFFFFFFFE00",
      INITP_0F => X"000007FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFE0",
      INIT_00 => X"DDDDDDDCCCCCBCBCCCCCCCCCCCCCCCBBBBBBBBBBBBCCCCCCBBBBBCBBBBCBCBCB",
      INIT_01 => X"05151525355687C8F9FAFAE9D9D9C9C9A846A373738393D528698B9B9BABBCCC",
      INIT_02 => X"CCBC7989A9DAFAE9B8977645140404040404F304F4D3D3E4F5E5F5F5F5051605",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDCC",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"BBBBBBBBABAAAAAA9A9A9A8A79696959488BFEFFEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"ABBCCCDDEDDDCCCCCCCCCCCCCCCCCCBCBBBBABABABABABBBBCBCBCCCCCBBBBBB",
      INIT_09 => X"17060616162625355697C9FAFAFAEAD9C9C9C99806838383728394E628598BAB",
      INIT_0A => X"CDCCAB8A5899CAEAD9B886664514F4F4F4E4E4E4C3D4B392A3B4C4E6F607F607",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"BBBBABABBBBBABAB9A9A9A9A8A8979697A69497ADDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"497A9BABACBCCDCDDDDDDDDCCCCCBCBBBBBBBCBCAB9B8A8A8A8A9A9BABBCCCBC",
      INIT_11 => X"08081808181827272636365698EAFAFAEAEAD9C9C8A858D5A49494735263A5E6",
      INIT_12 => X"FECCCCCC8A5889BAEADAB88766451404F4E4D3D3D4D4A3827273736273B5E718",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"ABABBBBBBBABABABABAB9A9A8A898989797A8A8A7A8ACCEEFFFFFFFFFFFFFFFF",
      INIT_18 => X"6384B507598A8B8BACBCCCCDDDDCCCCCCCBCBBABBCBC9B7A5959696969697A9A",
      INIT_19 => X"B7091A0909192A1928383737262667B9EAFAFAEAE9D9D9C99927B39394746443",
      INIT_1A => X"FFFEDDBCBB9A6968DBEBEAB887663524F3F4E4C3C4D4C4A38362736363846443",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"59697A8AABBBBBBBABABAB9B9A8A8A89898A8A8A9B9B9B8A9BBCDDFEFFFFFFFF",
      INIT_20 => X"655464636393D517497A9BACBCBCCCCCDCDCDCCCBCBCBCBC9B7A485859695959",
      INIT_21 => X"E832B71A3B2A2A3A3B2A3939393827264778CAEAEAD9E9E9D9D9B988E5A48464",
      INIT_22 => X"FFFFFFDDBCBC8A5869BBFBFAC987663514F3E3D3C4B4C5D5B47363637453B64B",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"595949595959799AABBBBBAB9A9A8A8A8A8A8A9A9AABABABAB9B9B9B9BBCEEFF",
      INIT_28 => X"846545455564737383A4E6285A8A9BABABBCCCDCCCDDDCCCBCBCAC8B69595969",
      INIT_29 => X"F88C0874094B5B5B5B5B5B4B4A4A4A4939383757A9EBEAD9D9D9D8D9C8A937C5",
      INIT_2A => X"FFFFFFFFEEBCAB9B6968AAFCFBE9A8664514F3D3C3C4B4D5D6C5845263736352",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"ACDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"595959595959494848699ABBBBBB8A8A8A8A7A8A9A9A9BABABABBBABABAB9B9B",
      INIT_30 => X"68D58565355655657474636374A518497A8B9BABBCBCCCDDDDCCCCCCBCAB7A69",
      INIT_31 => X"6352D6E774B66B7C6C6C6C5B6B5B4B4B3A4A4A49383789DAFBD9E9E9D8D8D8B8",
      INIT_32 => X"FFFFFFFFFFFFCDBCAB79589AECEBEAC8975524F4E3C3B3B4D5F7E79563536383",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"9BAB9B9BBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"BC9B6A483848495948595948699ABBBC9B8A7A8A8A9A9BABABABBBBBBBABABAB",
      INIT_38 => X"E8C87817B6654546456575747474645383D5386A7A8A9BABABCCDDDDCCCCCCCC",
      INIT_39 => X"737373734242B55A8C8C8C8C8C7C7C7C5C5C5C4B3A4A5A4879BAEAEAD9E9E8E8",
      INIT_3A => X"FFFFFFFFFFFFFFDDBCBB8A6899DBFCEBD9B7662404E3C3B3D5E6E7F7F8955363",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"ABABABABAB9B9BBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"CCBCBCCCBC8A5938282848483838599ABBAB8A7A797A8A9BABABABBBBBBBBBBB",
      INIT_40 => X"E8E8E8D88837D79656464655656574756464738394C517597A8B9BABBCBCCCDC",
      INIT_41 => X"54326373625273E76BCE9D9D9D9D9D8D8C7C6C6C6C5C4B5B5A5969BAEAEAE9E9",
      INIT_42 => X"FFFFFFFFFFFFFFFFDEBCBCAB8989BAEBFBEAC9975514E3C3B4C5D6E7E70819C7",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"BBBBBBABBBABABAB8BFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"ABBCCCDCCCCCCCBCAB8B59384838273769ABBBAB7A79698A9A9BABBBABBBBBBB",
      INIT_48 => X"D9E8E8E8F8D8985808C88746464655556565656474736383A5E6286A7B8B8B9B",
      INIT_49 => X"3A09A674537373A5088CBEADAEAD9D9D9D9D9D8D7D7D6D5C5C5B6B5A69AADAE9",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFEECDACBB8A89AAEBFBEBEAA8763504D3B3C5E6E7F8F819",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"BBBBBBABABABBBABABABEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"7A8B8B9BBBCCCCCCCCCCCDCDAC8A695959598ABCCCAB8A7A7A8A9A9BABABABAB",
      INIT_50 => X"DAD9D8D8E8E8E8D898583909B8664646464555555555647474646373B5F7495A",
      INIT_51 => X"19193B4B2A2AF8F8195BADCFAE8DAEAEAEAE9E9E9D9D8D7D7D6C5C5C6B6A79AA",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFDDBCBBAA8999CAFBFBEAD9975614D3C4C4D6F7E709",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_56 => X"ABABABABABABABABABABAB8BBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"C6F7396A7A8A8B9BABBCCCBCBCBCCCCCACAB9B9BBBCCBB9A8A8A8A9A9B9BABAB",
      INIT_58 => X"7ABADAD9D8D8D8D8E8D89867493AFA9857464646465656556564546464636484",
      INIT_59 => X"E8192A3A4B6C8D9D9DADBEBEBEAEAECFBEBEAEAEAEAE9E9D9D9D8D7D6C6C7C7B",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFDECCBCBB8A9AAACAFBFBEAC98745F4C3C4D6E7E8",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_5E => X"9BAB9BABABABABABABBBABBB9B8A9BBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"64646384C507396A7A8B9B9BABABABBCBCBCBCBCBCBBBBBBAB9A8A8A8A9BABAB",
      INIT_60 => X"7C7B8ABACAD9C8D8C8D8E8D89767596B3BEA8857363646464656665555657564",
      INIT_61 => X"F8E8092A4B5B6C8C9D9DAEBEBEBEAEBEBECECECEBEBEBEBEAEAEAD9D9D8D6D6C",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEECDBCABAA89AACADAEAFAE9B86625D3C4D5E7",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_66 => X"AB9B9A9A8A9A9A9AABABABABABAB9B9B8B8BDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"5554546463637394C507386A7A8A8A8AABBCBCABABABABABABAB9A8A9A9A9AAB",
      INIT_68 => X"7D7C7C7B9ABACAC9C8C8C8C8D8D8A867698C7D3CDB9957363636464646565655",
      INIT_69 => X"E7E8E8F92A3B5B7C8C9D9D9DADBEBECEDFEFDFBEDEDECECECECEBEBEBEAD9D8D",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDBCBC9B8989AACADAEAEAD9A85604D4D5",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_6E => X"9AABAB9B9A8A7A8A8A8A9A9B9BABBBAB9A9B9A8AACEEFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"565555656574747473637384C60749698A8A8A8A9BABABABABAB9B9A9A8A9A9A",
      INIT_70 => X"AD9D7D7D8C8B9ABACAC9C8C8D8D8D7D8A767689C9D6D4DEB9957474736364656",
      INIT_71 => X"D4F608E8F81A3B4B6C8D8D9DAEBEBECEDEDECECEDEEFDEDEDEDEDECECECECEBD",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEACACBC9A7899A9CAEAFAEAD8A746F4",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_76 => X"9A9AABABABAB9A8A6969698A8B8A9BBBBBAB9A9A9A8A8AACEEFFFFFFFFFFFFFF",
      INIT_77 => X"36464656564555756564646464535364B5F7396A7A7A8A9B8A9A9A9A8A8A8A8A",
      INIT_78 => X"CECEBE9D8D8D8C9CABBAC9C8D8D8D8D8D7E8A746489CAE9D6D5D2CCA78472716",
      INIT_79 => X"35E4E5F70809193A5B6C7C8D9DAEBEBECEDEDEDEDEDEDEDFDFDFDFDFDFDECECE",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFEEEEEDDDDACACCCAB8888A9B9DAEAEAE9D896",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"7A7A9AABABABABAB9A8A695959697A8ABBABABABBBAB9A8A798ACDFFFFFFFFFF",
      INIT_7F => X"5837373636364646455565656575645454646384C507496A7A798A8A8A8A8A8A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C000007FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFC",
      INITP_01 => X"F8000007FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFF",
      INITP_02 => X"FFC00000FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF",
      INITP_03 => X"FFFC000007FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFF",
      INITP_04 => X"FFFFC00000FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFE00001FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFF3FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF",
      INIT_00 => X"CEDECECEBE9E9D9D9CACABBAC9C8D8D8D8D8E7D7A767599CADAEAE9E7D2CDA99",
      INIT_01 => X"C88625E4E5F70809294A6B7C8D8D9EAEBECEDEDEDEDFDEDFDFEFDFDFEFDFDFDF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFEFEEEEEEDEDEDDDEDCCBCBDBC9A7898C9C9DADADAD9",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"7A7A8A8A9BABABABABABAB9A5848485969ABABABBBBBABAA9A9A8AAB69FEFFFF",
      INIT_07 => X"4D0CCA794827162636464656556565757474637373637394E628495969797979",
      INIT_08 => X"DFDFDFDFCECEBEAE9DADADBCBACAC9C8D8D8D8D8E8C78757599CADAECEBEAE7D",
      INIT_09 => X"D9D9C78614E4F608091A3A5B6B8C8D9EAEBECECEDFDFDFDFDFDFEFEFDFDFEFDF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFEDDDDDDDDDDDDDDDDDDABBCBDAB897798C9D9DADA",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"5969697A8A8B9BABABABABABABAB483848588A8AABABABABBBAAAA9A9A8A8A9B",
      INIT_0F => X"BEAE9E6E2CEBAA7948373636464646556575757474747474535373A5E6184959",
      INIT_10 => X"DFDFDFDFDFDFCECEBEAEAEADBCBCBAC9C8C8C7D7D7D8D8B8773759ACBDADBECE",
      INIT_11 => X"EAEADAD9C78604E50708092A3B5B7C8D9DAEAEBEDEDEDFDFEFEFEFEFEFEFEFDF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEEEDDDDDDDDDDDDDDDCCCBCCDAC9A896797D9D9",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"9B59EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"0718394949596A7B9BABABABABABABAB7A58488A8A9A9B9BABABBBBBAA9A9A79",
      INIT_17 => X"CEDEDECECEBF8E6D3D0CCA9867563636464646555565656554646454536394B5",
      INIT_18 => X"DFDFDFDFDFDFDFDFCEBEBEBEBEBDCCCBCAC9C8C8D7D7D7C8B89899898BACADAD",
      INIT_19 => X"C9D9E9EAEAE9C88604E51819092A4B5B8C9DAEAEBECFDFEEDFDFEFEFEFEFDFEF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEDDCDCDDDCDCCDCDCCCDCCCDCCC9B7A5846A8",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"9A798A6A9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"6373A5C6F72839495A7A9BABABABABABAB9BAB7969798AAB9B9BABABABBBAA9A",
      INIT_1F => X"9CBECEDEEEDEDECFBFAF9E7D4C0BD9A878675747463645454555556565646453",
      INIT_20 => X"EFEFDFDFDFDFDFDFDFDFCFCEBEBECECDCCCBC9C9D8C7C7C7C7B78788DBFEEEAD",
      INIT_21 => X"46C9C8D8E9EAEAE9C88604F518190A2B4B6C8D9DAEBEBECFEFEEEFEFEFEFEFEF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDECDCDCDDDDCDCCCDCCCDCCCDCBC8B5926",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"AAAA9A8A7A8A59EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"747373737383B5E6072849597A8A9B9B9B9B9B9BAB585858799A9B9BABABAAAB",
      INIT_27 => X"FFDEADBDCDDEEEEEDEDECFCFCECEAD7D4C2CFBDA998878575656565575857474",
      INIT_28 => X"EFEFEFEFDFEFEFEFDFDFDFDFCECECECECDDCCBCAC9C8C7C7C7C7B7A78799FDFF",
      INIT_29 => X"3737A9B8D8D8E9E9E9E9D88615F518291A2B4B7C8DADBEBECEDFEFEEEFEFEFEF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDECDCDCDDDDCDCDCCCCCCCDCDCDC9B7A",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"9AAAAAAA9A8A8A8A599BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"C5D5D5C5C5C49393A3B4E506273858697A8A9B9B9B9B4858686869798A9BAB9A",
      INIT_2F => X"FDFEFFFFCEADBDDEEEEEEEEFDFCEEEEECEAE8E7D4D2C0BFBDAC9B8A797A6B5C5",
      INIT_30 => X"EFEFEFEFEFEFEFEFEFDFDFDFDFDFCECECEDEDDDCCAB9C8C8C7C7C7B7A79788BB",
      INIT_31 => X"8A591778FC97D8E8E9E9F9F9D89715F628291A3B5C7D8DAEBEBECFDFEFEFEFEF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEECDCDCDDDCCCCCCCCCCCCCCDCDCCC",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"9B9A9A9AAA9A9A8A8A7A6A6AEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"798989898988888878573604F4F41516373748697A8A8B8A694858586858698A",
      INIT_37 => X"AADCFEFEFFFFEFDE9CBDDEDEDECECECECECECEBEAF9E8E7E7D6C5B4A39293959",
      INIT_38 => X"EFEFEFEFEFEFEFEFDFEFEFDFEFEFEFDFDFDEDEEDECCAB9B8B7D8C7B6C7B79687",
      INIT_39 => X"CCAB7A1738FDDAB8D8E8E8E9F9F9E8B8460618291A3B7D7C9DAEBEBFCFDFEFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEECDCDCCCCCCCCCCCCCCCCCCCCCC",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"597A9B9A9A9A9A9A9A9A8A7A7A6A9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"A9B9C9D9D9D9D9D9D9D9DAC9B9A8986745150516375859699BAB9A5937485848",
      INIT_3F => X"9698CBEDFEFEFFFFEFDEBDBDADBDCECECFCEBECFCFBEAEAEAEAEADAC9B8A8999",
      INIT_40 => X"EFEFEFEFEFEFEFEFEFEFDFEFEFEFEFEFEFEFDEEEFEEDDBB9B8C8C7D7C7B7B7A7",
      INIT_41 => X"DCDCBB9A59078BFEDA97D8D8E8E9F9F9E9C85616174A3A4B6C8DADAEBECFCFDF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDECDCDCDCCCCCCCCCCCCCCCC",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"384838598AABAB9A9A9A9A8A9B697A8A59FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"B9C9D9E9E9E9E9E9E9E9E9E9D9D9C9D9DAC9A88867361616379B9B9B9B8A6938",
      INIT_47 => X"A78697A9ECFEFFFEEEEFEFEFEFCEBDADBDBEBEBEAEBFCFBEBECECEBD9B9A9AA9",
      INIT_48 => X"CFDFEFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEEEEFEFDDBB9B8C8C7C7C7B6B7",
      INIT_49 => X"CCDCDCCC9B691817EEFFCA87C8D8D8E8E9F9E9D98826175A5B5B7C8DADBEBECF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEECDCCCCCCCCCCCCCCCBCB",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"7A59382738487A9AAB9A9AAA9A8A9A797A7A69DDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"B9C9D9E9F9F9F9E9E9E9E9E9E9E9E9E9EAD9D9D9DADAA99978477A9B9B9B9B9B",
      INIT_4F => X"B6B79776A8DBFDFFFFEEEEEEEEEFFFFFEFDECEBDADAEBEAEBEBECECDBC9A8999",
      INIT_50 => X"BECFCFDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFEEFEFEFDDBB9B8C8C7C7C6B6",
      INIT_51 => X"CBCBCCCCCCBC8A38F74AFFFEDB97C8D7D7D8E8E9E9E9B957375A6B6B7C9DADBE",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDBCCDCCCCDCCCCCCC",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_55 => X"9B9B9B7A59383827488AABAA9A9A9A8A9A8A7A7A799BFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"B9C9DAEAEAE9E9E9E9E9E9E9EAEAEADAEAEAEADADAC9CACAC9C9C95869698A8B",
      INIT_57 => X"B6B6A6A77677B9FDFEFFFFEEEEEEEEEFEEEFFFFFEEDEDEDEDEBDBDDDCCAA8988",
      INIT_58 => X"ADBEBEBFCFDFEFEFEFEFEFEFEFEFEFEFEFEFEFEEEEFEFEFEFDEBC9B8C8C7C7C6",
      INIT_59 => X"CCCCCCCCCCCCBC9B6A07F7ADFFFFEC98B7C7C7D7D8E9E9E9D99858596A7C8C9D",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEBCBCCDCCCCCCBB",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_5D => X"7A8A8B8B8B9B8B6A48171669ABBB9A8A9A9A8A8A7A797A6AFFFFFFFFFFFFFFFF",
      INIT_5E => X"88B9D9D9EAE9D9D9D9DAD9D9DADADADADADADAD9C9DADAEADADAEAD916163759",
      INIT_5F => X"C6C6C6A6A6867688DBFDFEFFFFEEEEEEEEEEEEEEEEFEFFFFFFEEEEEEEEEDCB89",
      INIT_60 => X"8C9CADBDBEBECFDFDFEFEFEFEFEFEFEFDFEFEFEFEFFEFEFEEEFDDBCAC9C8C7C6",
      INIT_61 => X"BCCCCBCCCCCCCCCCAB7A48D618EFFFFFFC98A7B7C7C7C8D8E9E9E9B989596A7B",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBDBCBCCDCCBC",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_65 => X"262758697A7A8A8B8B8B6A382769BBBB9A8A9A9A8A9A8A798A59DEFFFFFFFFFF",
      INIT_66 => X"CBA9B9EAE9F9E9E9EAEAEAEAEAEAEAEADAD9D9C9EAD9C9C9D9E9E9E9E9985736",
      INIT_67 => X"C7C6C6C6C6A6967677B9FCFDFEEFEEEEEEEEEEEEFEEEEEEEFEFEFEFEFEFEFEFD",
      INIT_68 => X"6A7B8C9CADADBEBEBFCFDFEFEFEFEFEFEFEFDFDFEFEFFFFFFEEECDCBA9B9B8C7",
      INIT_69 => X"CCBCBBCCCBCCCCCCCCBC8B5907E66BEFDFFFFDB9A7B6B7C7C7C8D8E9E9D9A979",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDEACBCBCBC",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_6D => X"B99957162748697A8A8B8B8B9B7A7A9BBBAB9A9A9A9A8A9A89798A69ACFFFFFF",
      INIT_6E => X"FDFCDBCAD9EAFAF9F9F9FAEADACAD9D9C9C9B9A8989887879898A8A8B8C8C9B9",
      INIT_6F => X"B7A6B6C6C6C6B6A6866677CBFDFDFEEEEEEEFEEEEEEEEEEEEEEEEEEEFEFEEEFE",
      INIT_70 => X"C9998A8A9BACBDBDBEBECECFDFDFEFEFEFEFEFEFDFDFDFEFFEFEFDDCAB99A8C8",
      INIT_71 => X"BCBCCCBCBBCCBBCCCCCCBCAC7A38E607BEEFCEFEFFEB86A6B6B7B7C8D8E9F9E9",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCEACCD",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_75 => X"FAE9C9A99878262637597A8A8A9B9B9B9BABAB9A9A9A9A9A9A8A8989797A6AEF",
      INIT_76 => X"DEFDECCAB9C9DAEAE9E9F9FAF9D9CACAC9B8A8886746362625252536465677FA",
      INIT_77 => X"B7B7B7B6C6C6B6A6A686656688CBDCDCDDEEFEFEFEFEFEFEEEDEDEDECEDEEEDE",
      INIT_78 => X"E8F9F9DAB9A9AAABCCCDCDCECECECEDEEEEEDEDEDFDFDFEFEFFEEDDCCBBAA9A8",
      INIT_79 => X"BCBCBCBCBCBCBBBBBCBCBCCCCC8B4907B56BDFDFEFFFFEFDB97696D7A6A6D8D8",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC",
      INIT_7B => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"49EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"E9E9E9D9D9D9B9A957362637597A8A8A8A8A8A9BAB9A9A9A9A8A9A898979698A",
      INIT_7E => X"DEDDEDEDDBCAC9D9EAD9E9E9F9F9E9EACAA9B96757251516E5E4E4E4E4F40404",
      INIT_7F => X"C8C8B7B7B6B6C6C6B6B696866646364758597A8BABCCEDFDEDEDEEDEEFDECECE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FE3FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8383D3FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF370000CDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48000001C3C7FFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE538FE1FFB6F91FFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFED3803FFFC3C0EBFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFE561F83FFC31F049FFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFE5607E01FF003E02CFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF53000000F80078034FFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFAB01C00000003F0094FFFFFFFFFFFF",
      INIT_0D => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFDB9CF0F000000801F95FFFFFFFFFFF",
      INIT_0E => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFEAC67DFFC0001B8FFF15FFFFFFFFFF",
      INIT_0F => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFEC1C384C1E0F9F381FF047FFFFFFFF",
      INIT_10 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF2EBFC18C4C3FFC783FFD5FFFFFFFF",
      INIT_11 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFB48600016F0D7F1F0FFF99FFFFFFF",
      INIT_12 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFC4A1FC190F8C4FC7C3FFE1BFFFFFF",
      INIT_13 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF91B340E41FA304E0FC1FFC39FFFFF",
      INIT_14 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEC7F318CF66E01C01F07FFFA3FFFF",
      INIT_15 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFBF900018DDC04E07C0FFFF17FFF",
      INIT_16 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFA4A64E3ABD3E2EC1F83FDFF6FFF",
      INIT_17 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFD5D1001B1ABDFF285FFE3FFF7D7F",
      INIT_18 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE4448FFFF8CBBFD381FFCFFFF47F",
      INIT_19 => X"1FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF5B31C1073E93FFA737FFFFFFDD1",
      INIT_1A => X"EFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFAE658FFC0FFDFF0CE2BFFFFFFFB",
      INIT_1B => X"3BFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFEFD29FE3CFF6A3E94C0FFFFFFCF",
      INIT_1C => X"E77FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF75A0B787E7DDA781997FC7FFF0",
      INIT_1D => X"7F4FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFA8239FFFFD8E4A603D88003740",
      INIT_1E => X"FC1FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF4E533E01F80665E11880C0000",
      INIT_1F => X"FF1B7FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFA12E1E400F81D564808270003",
      INIT_20 => X"FF8F7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF9793FEE3FDE01B11806000000",
      INIT_21 => X"3F8703FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF80BDFEC58DD87CFA01F00600",
      INIT_22 => X"07E3D97FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF5959FE0E02D6046C0C0F07E6",
      INIT_23 => X"30F80693FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF8E087B39DD8DC17206E07282",
      INIT_24 => X"811C071E7FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFA4C33156F893665AB1CC6A0",
      INIT_25 => X"B8A303C50FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFEE41A4F78066DE08A9991D7",
      INIT_26 => X"4214C3C07BFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF8268D3EF5E4C69B3551703D",
      INIT_27 => X"024F21E00FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFDC74263F1FFE8A19FB5A1CC",
      INIT_28 => X"BC270070007FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFCBD1647DF8F9C42272551C",
      INIT_29 => X"762A221C003FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF8BF4F6BD101F01085F2861",
      INIT_2A => X"BE80C5CF0019FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFCF593A38D403EF42DFE6B2",
      INIT_2B => X"8AFE1C7FC023BFFFFFFFFF7FFFFFFFFFFFFFFFFFFFEE5C40BA1000CC50AE8648",
      INIT_2C => X"4A20FE3FF80023FFFFFFFFDFFFFFFFFFFFFFFFFFFFF4FB16D9180011116A00E6",
      INIT_2D => X"E6B2CF0FE7BC88FFFFFFFFF7FFFFFFFFFFFFFFFFFFFC82CEAD87EFE456FB7B9E",
      INIT_2E => X"C8C79F0FFCDE7C3FFFFFFFFDFFFFFFFFFFFFFFFFFFFD3C338C63FFF845BEF270",
      INIT_2F => X"A18D2D1FFFB917AFFFFFFFFF7FFFFFFFFFFFFFFFFFB8F986D030FFFE05EE6CF8",
      INIT_30 => X"B318C6FC387F01EDFFFFFFFFDFFFFFFFFFFFFFFFFFE79CE0BE9C7FFFC15B8FBA",
      INIT_31 => X"F50304EB0E06F07D3FFFFFFFF7FFFFFFFFFFFFFFFFE402B908EF3FFFFE42E0EF",
      INIT_32 => X"7F587F917C00BC1E4FFFFFFFFDFFFFFFFFFFFFFFFFF27EA202971FFFFF9A703F",
      INIT_33 => X"EFF4CFBA5644340731FFFFFFFF7FFFFFFFFFFFFFFFFD6F7780D5C7FFFFEB5C25",
      INIT_34 => X"2C7F32DC9D407887CA3FFFFFFFDFFFFFFFFFFFFFFFFCB0578C3061FFFFFA2F23",
      INIT_35 => X"551FF35830531E3DE1CFFFFFFFF7FFFFFFFFFFFFFFFE58171240B87FFFFE46C2",
      INIT_36 => X"6FB1F819F0E9D0817833FFFFFFFDFFFFFFFFFFFFFFFFE4018A902E1FFFFF4D33",
      INIT_37 => X"43CA18659FD94B4D5C0EFFFFFFFF7FFFFFFFFFFFFFFFCB002DA5E30FFFFFAAC8",
      INIT_38 => X"C0FB787C9780B2F9EB15DFFFFFFFDFFFFFFFFFFFFFFFFC80DE097EC3FFFF8FB6",
      INIT_39 => X"FA1F82630A7E069FACC557FFFFFFF7FFFFFFFFFFFFFFF920744279A0FFFFCDDF",
      INIT_3A => X"E9813F7980F831EC56F105FFFFFFFDFFFFFFFFFFFFFFFED83ADD9E883FFF87D7",
      INIT_3B => X"F7A003ECCFC007EE83E263FFFFFFFF7FFFFFFFFFFFFFFFE81CC967F21FFFC2E9",
      INIT_3C => X"FD28027A90E70CF79810889FFFFFFFDFFFFFFFFFFFFFFF920F47DC7F83FFF1B5",
      INIT_3D => X"7CDE898400098000D6064633FFFFFFF7FFFFFFFFFFFFFFE9A3EFD70540FFFCE6",
      INIT_3E => X"7FFF7CCA6C01E7FC1EC11006FFFFFFFDFFFFFFFFFFFFFFF4E8EC64019E1FF8DE",
      INIT_3F => X"3E0129F16F00C6F80F18EE11FFFFFFFF7FFFFFFFFFFFFFFD78197D1BA5A3F867",
      INIT_40 => X"30C73CB8700068018FECDF0C77FFFFFFDFFFFFFFFFFFFFFFB8076F43AF520185",
      INIT_41 => X"1E011141D0823B94D80FD3C701FFFFFFF7FFFFFFFFFFFFFF880767C86CF69FBD",
      INIT_42 => X"FFFF11353D58A93630C33A79C07FFFFFFDFFFFFFFFFFFFFFFA01A4F99F8F0C73",
      INIT_43 => X"FFC01DE660A70E36B30E475E205FFFFFFF7FFFFFFFFFFFFFFE80ECFFE1F83F3C",
      INIT_44 => X"7F338A2807F186833130CAF28407FFFFFFDFFFFFFFFFFFFFFC203D1FC43FA0FC",
      INIT_45 => X"FBDC03D83CB503157ED619C233C5FFFFFFF7FFFFFFFFFFFFFFC81D33FB6FF800",
      INIT_46 => X"F0451F9FAF940C803C65603F4C707FFFFFFDFFFFFFFFFFFFFFC40628FE358201",
      INIT_47 => X"60650FFB5E8C87AD4046A86A179C1FFFFFFF7FFFFFFFFFFFFFE302A37FE48000",
      INIT_48 => X"FC3439FE0E8B31D485FCD588522307FFFFFFDFFFFFFFFFFFFFFB8195DFF82903",
      INIT_49 => X"BC32E77DF8699CF50CEFCAB30CD8C1FFFFFFF7FFFFFFFFFFFFFF477467FF6A03",
      INIT_4A => X"3F760FFFCE87273A958C7B54429BB07FFFFFFDFFFFFFFFFFFFFFC3CAABFFF87D",
      INIT_4B => X"A41A2FFE03FDC5CD02280348909EE81FFFFFFF7FFFFFFFFFFFFFC9EB62FFFE9C",
      INIT_4C => X"902E11F8C0FDA892780000DCA609FA07FFFFFFDFFFFFFFFFFFFFF67B713FFFF9",
      INIT_4D => X"FC03DCF2601DF7618614B01355863E81FFFFFFF7FFFFFFFFFFFFFD1EAADFFFFF",
      INIT_4E => X"FFC04F7CE7F7F9F0643E1F864DA13F807FFFFFFDFFFFFFFFFFFFFFC975D7FFFF",
      INIT_4F => X"FFF00F1F07877C3D1A1FDFF9D22819E03FFFFFFF7FFFFFFFFFFFFFE256E9FFFF",
      INIT_50 => X"FFFE0DCFC01AC20D4697FFFF126F046137FFFFFFDFFFFFFFFFFFFFF992333FFF",
      INIT_51 => X"FFFF84A7FBF1200053ADFFFFC69BE15849FFFFFFF7FFFFFFFFFFFFFE645D4FFF",
      INIT_52 => X"FFFE4513FFFE14000FEB7FFFF8B5FA1E107FFFFFFDFFFFFFFFFFFFFF994953FF",
      INIT_53 => X"FFFF0635FC06434403E2DFCC7E24568FE45FFFFFFF7FFFFFFFFFFFFFE4EA54FF",
      INIT_54 => X"FFFFC3BAFF06020F009CBFE13F893583F903FFFFFFDFFFFFFFFFFFFFFC35531F",
      INIT_55 => X"FFFFF0E1BFC3351BC6023FF04FE36DE0FEC4FFFFFFF7FFFFFFFFFFFFFD494C87",
      INIT_56 => X"3FFFFC314F7B78BD7E056BF01DFCCA783B3ABFFFFFFDFFFFFFFFFFFFFFBEA1C3",
      INIT_57 => X"0FFFFF0D27FCFC3BCFC152F8077F321E2ECEFFFFFFFF7FFFFFFFFFFFFFF35874",
      INIT_58 => X"43FFFFC339E10F0C31F074FB006F8C8585390FFFFFFFDFFFFFFFFFFFFFF95439",
      INIT_59 => X"907FFFF0DE7A3B83143C1FB6801BE321E0CFCBFFFFFFF7FFFFFFFFFFFFFFDB0E",
      INIT_5A => X"A41FFF3C71BF82C1CD8F07E5F00078C8703307FFFFFFFDFFFFFFFFFFFFFFD6C6",
      INIT_5B => X"61037FCF0F2FE5A072E1E1797C001F331C0EC57FFFFFFF7FFFFFFFFFFFFFF431",
      INIT_5C => X"18C05FF3C257F8987880785D1F0007CC8601B33FFFFFFFDFFFFFFFFFFFFFFD18",
      INIT_5D => X"86701BFCF00DFF29FE400E1F67C00BE3218260E7FFFFFFF7FFFFFFFFFFFFFFA6",
      INIT_5E => X"41A6003FCC093FDA8CD2034BD4F003F8CA409079FFFFFFFDFFFFFFFFFFFFFFFD",
      INIT_5F => X"9071800FF3C647F64E0AE03236BF71BE72D1A4FE7FFFFFFF7FFFFFFFFFFFFFE8",
      INIT_60 => X"6C1DE000BCF1D0FD0605701C86B77FC79988F61BFFFFFFFFDFFFFFFFFFFFFFFB",
      INIT_61 => X"E70748001F18643F9E7DDC1E01D9FFF9EF523D846FFFFFFFF7FFFFFFFFFFFFFF",
      INIT_62 => X"E9C19F0003CE190C3FFFEF0F8475FFFFE3D6A7E353FFFFFFFDFFFFFFFFFFFFFF",
      INIT_63 => X"F96076F000F387843FD022C7E71D0FFFF1E148BCDBFFFFFFFF7FFFFFFFFFFFFF",
      INIT_64 => X"FC781F7C003CE0660FC403F3F5F361F9FCF9702D2D7FFFFFFFDFFFFFFFFFFFFF",
      INIT_65 => X"FF9E07C7000F381103243FF87CEECC3FDE3E880B0B9FFFFFFFF7FFFFFFFFFFFF",
      INIT_66 => X"FFCA8157C0018C40E0000FFE3E0F8C83F3CC4C20E7F7FFFFFFFDFFFFFFFFFFFF",
      INIT_67 => X"FFF2C33870002303600003FF072D43907EF32D993BFBFFFFFFFF7FFFFFFFFFFF",
      INIT_68 => X"FFFCADFAEE0000E0F80270FF018E2AEA20F8C163D8FDFFFFFFFFDFFFFFFFFFFF",
      INIT_69 => X"FFFF9E7C2F8000300603FC1F006470914B10E900F77EFFFFFFFFF7FFFFFFFFFF",
      INIT_6A => X"FFFFFF1F90F0000CDD20E00300102704489FCD803ED39FFFFFFFFDFFFFFFFFFF",
      INIT_6B => X"FFFFFACF9F0E40033698603800C870C19B67F31387C8EFFFFFFFFF7FFFFFFFFF",
      INIT_6C => X"FFFFFE73B203DC00CC961E0F00F020043E71FC05E1D073FFFFFFFFDFFFFFFFFF",
      INIT_6D => X"FFFFFF85BA42D380023EC783E03CDE08C3C1C0F6FC2917FFFFFFFFF7FFFFFFFF",
      INIT_6E => X"FFFFFFF91DF31B7800010BC1F900757728378FC0FF05437FFFFFFFFDFFFFFFFF",
      INIT_6F => X"FFFFFFFF7DFF87BC00004A707EF0BA7DE50FB007FFE3401FFFFFFFFF7FFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFBD7F80001F8C707FF82FF951FF000FB0A01FFFFFFFFFDFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFF69FF00003F03C3C78F7FFBF1E1008F84143FFFFFFFFF7FFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFF29FC0200FD871F3E1BFFF2C3FFFFFC5D5DFFFFFFFFFDFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFF16FFB7F00A3CEFF57AC7FE407FFFFD6A807FFFFFFFFF7FFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFF0B1FFFFE3198FFFEF700FDB70FFEB3D13BFFFFFFFFFDFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFE2C7FFFFE65FC031D3801F1BB1FFCDCD48FFFFFFFFFF7FFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFF469FFFFF8E5500691F37FD39400012A83FFFFFFFFFFDFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFE931FFFFF0EC80693FFFFFC7040015F210FFFFFFFFFF7FFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFAAC7FFFFC0C11ED3FFFFFFC194FD5A9AC3FFFFFFFFFDFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFF868FFFFF83FE153FFFFFFF80C7F426C02FFFFFFFFFF7FF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFDDF1FFFFE0FFE39FFFFFFFF703FFDB31B3FFFFFFFFFDFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFE043FFFFC7FF00FFFFFFE7FE07A63D0377FFFFFFFFF7F",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFA483FFF3F8FFFFFFFFFFDFFC001FE8195FFFFFFFFFDF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFCA703FFFFE1FFFFFFFFFF7FFC00B140F0BFFFFFFFFF7",
      INIT_7E => X"7FFFFFFFFFFFFFFFFFFFF6D600FFFFFE7EFFFFFFFFFF0002E20F4CFFFFFFFFFD",
      INIT_7F => X"DFFFFFFFFFFFFFFFFFFFFE25C07FFFFF8E9FFFFFFFFFC001A8226A3FFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F7FFFFFFFFFFFFFFFFFFFFC951807FFFFFFFFFFFFFFFC0015340FC5FFFFFFFFF",
      INIT_01 => X"FDFFFFFFFFFFFFFFFFFFFFF98E700042BFFFFFFFFFFF8000F3D07FE7FFFFFFFF",
      INIT_02 => X"FF7FFFFFFFFFFFFFFFFFFFFF1187C0009FFFFFFFFFFFC001556839A9FFFFFFFF",
      INIT_03 => X"FFDFFFFFFFFFFFFFFFFFFFFFCAE5FE000FFFFFFFFFFFE00071381C69FFFFFFFF",
      INIT_04 => X"FFF7FFFFFFFFFFFFFFFFFFFFFE3D3FF0007FFFFFFFFFF800185D073DFFFFFFFF",
      INIT_05 => X"FFFDFFFFFFFFFFFFFFFFFFFFFF5007FE000003CFFFFFF0000DB683DF17FFFFFF",
      INIT_06 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFEF84FFF00000000001C00002BB83C7C5FFFFFF",
      INIT_07 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFD017CFF0000000001000001EAF8F1A27FFFFF",
      INIT_08 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFF8EF0F800000000000007DD2F23F71FFFFFF",
      INIT_09 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFF992F0D00000000000003FEF481FF91FFFFF",
      INIT_0A => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC52C1F4000000000001F844107F4AFFFFF",
      INIT_0B => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE0F20FFE00000000003F8658D7FF57FFFF",
      INIT_0C => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC3FA5FFFC00000000FF872C35FFD7FFFF",
      INIT_0D => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF5A39003FFFF0E003FFFC7BE98FFFBFFFF",
      INIT_0E => X"FFFFFFFF7FFFFFFFFFFFFFFFFFF8FFFABE720007FFFFFFFFFE0394AC67FDFFFF",
      INIT_0F => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFBFFA03CC0680FFFFFFFFE000C9A3087F3FFF",
      INIT_10 => X"FFFFFFFFF7FFFFFFFFFFFFFFFF7FFFFB3BE358FF03FFFFFFF000E970843F6FFF",
      INIT_11 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFC0EF1FF0C4EFE0000FC0000074BC200557FF",
      INIT_12 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFDCA4DEBF0063FFE000000CFFECED1000EBFF",
      INIT_13 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFB4FAE40F8013FFFFFFFFFFFE9F3C4007DFF",
      INIT_14 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFF8EBDF9C03821BFC21C7FFFE0D01F2801FFF",
      INIT_15 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFAF23047001000C80000C01E1D80EFA00BBF",
      INIT_16 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFA7914B7E1FB8007C00003C03CE0FBD803DF",
      INIT_17 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFD6037A4D83F300081E3E3FF1E19FED6013F",
      INIT_18 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFF20060D3380C70FFFE078003C167EBD00E7",
      INIT_19 => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFF1009CC5430CCF3FFFC71FFFFF5FFAE18FB",
      INIT_1A => X"FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFA800223101CE9CFFFF33FFF81F5BEB4207",
      INIT_1B => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFD404242500FC2B9FFF11FFFFBFB4F2EB4D",
      INIT_1C => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC6678BE5F07F3330F1E87FFFFF977CA8D4",
      INIT_1D => X"7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFF903E1FD9C3FC6578E1A780000001F2E3A",
      INIT_1E => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEC0787F640FFC0D7B833C3FC3FE9DC957",
      INIT_1F => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEA01C0FDF81EF80AF70C77F000318F5B9",
      INIT_20 => X"7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF880303F9787FF815E83F9C0DBD0D7D62",
      INIT_21 => X"7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFCA00C0FF9E1DFF02AD0BC78230914F50",
      INIT_22 => X"DFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF28038079F840FC05740F8F9583FC3F7",
      INIT_23 => X"77FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFA00F086BC000FC0AD93E0F43FFC1FD",
      INIT_24 => X"DFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF9803E006F0001F0152CFC1C9FFFF3F",
      INIT_25 => X"F3FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF700F8025C0003FC14FBF0707FFFCF",
      INIT_26 => X"FCFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFB603F01BF0000FF8A1EFF19FFFF53",
      INIT_27 => X"1B3FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF6C0FC023E0003F7122BFC64FFFF8",
      INIT_28 => X"30C7FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFB81E01DB80001FE78180187FFF9",
      INIT_29 => X"F631FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF17078077E00003F890803C1FFFE",
      INIT_2A => X"FFEC3FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFDEC2000D8800003F1B10F5FFFFF",
      INIT_2B => X"FCFA2FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFB98600176000007C0EBFC0FFFF",
      INIT_2C => X"FF5603FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFD72000CD000000F88FF57FFFF",
      INIT_2D => X"FFE7C1BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFEDF000E54000000FDB017FFFF",
      INIT_2E => X"FFF9307FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFC244F3951C00003FB615FFFF",
      INIT_2F => X"FFFF4F1FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF9E9900065C6008007F30FFFFF",
      INIT_30 => X"FFFFE6CFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFE7DD9C07371C02000FCB9FFFF",
      INIT_31 => X"FFFFFD43FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF944B8196CFC08003FD7FFFF",
      INIT_32 => X"FFFFFF81FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF9E87E3FC3C7FFC0001F95FFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FB0B00153FFF00007E97FF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF8EE07FD8BFFFCC000FEBFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEF7AEE46CFFFFF8001F3FF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7EC7F09FFFFFE000775F",
      INIT_37 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF8EF0FFFFDFFFFFF009FC3",
      INIT_38 => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFEFFDFFFFFFFFFFFC007AC",
      INIT_39 => X"9BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF9FFFFFFFFFFFFFF801F6",
      INIT_3A => X"61FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFCF7FFFFFFFFFFFFC003D",
      INIT_3B => X"507FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF77DFFFFFFFFFFFF8003",
      INIT_3C => X"CC37FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFD5FFFFFFFFFFFFFE000",
      INIT_3D => X"F385FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFE06FFFFFFFFFFFFFC09",
      INIT_3E => X"3C33FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFE9DFFFFFFFFFFFFF00",
      INIT_3F => X"181C3FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFDAFFFFFFFFFFFFFFC0",
      INIT_40 => X"1C056BFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFEE7FFFFFFFFFFFFFFC",
      INIT_41 => X"E7813BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFABFFFFFFFFFFFFFFF",
      INIT_42 => X"FDE0CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFF",
      INIT_43 => X"FFF816EFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFA7FFFFFFFFFFFFFF",
      INIT_44 => X"FFFE03B1FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFDDFFFFFFFFFFFFFF",
      INIT_45 => X"FFFF02AC7FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFEEFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFC02B3FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFBFBFFFFFFFFFFFFF",
      INIT_47 => X"FFFFE604EFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFEF7FFFFFFFFFFFFF",
      INIT_48 => X"FFFFF9807BFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF8FFFFFFFFFFFFF",
      INIT_49 => X"FFFFFC201E7FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFCFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFF1C0F0FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFEBFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFC603CFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF7DFFFFFFFFFFF",
      INIT_4C => X"FFFFFFF380B2FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFEF7FFFFFFFFFF",
      INIT_4D => X"FFFFFFFCF04ABFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF39FFFFFFFFFF",
      INIT_4E => X"FFFFFFFE3C12EFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFA67FFFFFFFFF",
      INIT_4F => X"FFFFFFFFCF219FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE59FFFFFFFFF",
      INIT_50 => X"FFFFFFFF838C47FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFA7FFFFFFFFF",
      INIT_51 => X"FFFFFFFF80E271FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE9BFFFFFFFF",
      INIT_52 => X"FFFFFFFF0038977FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFA7FFFFFFFF",
      INIT_53 => X"FFFFFFFFE00400DFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE9FFFF7FFF",
      INIT_54 => X"FFF07FFF80000027FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFA77FFFFFF",
      INIT_55 => X"FFF00FFF00000039BFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE8DFFF01F",
      INIT_56 => X"1F8000C10000000E6FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFAB7BFC03",
      INIT_57 => X"0000000004000009BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE2D80001",
      INIT_58 => X"00000000000000077BFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF070000",
      INIT_59 => X"0000000000000019FE3FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFED5C000",
      INIT_5A => X"000000000000001C7FDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF811000",
      INIT_5B => X"000000000000000793FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFE74400",
      INIT_5C => X"0000000000000003E0F3FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFCEBB00",
      INIT_5D => X"0000601DC000003CFCDD7FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFC380CA00",
      INIT_5E => X"0403FFFFFA809E9F3F32FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFCAF82640",
      INIT_5F => X"23A37FFFFFFEFFE00F925FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF943EB550",
      INIT_60 => X"7FFFFFFFFFFFFFFFF3E017FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF999062B2",
      INIT_61 => X"B1FFFFFFFFFFFFFFFF98ABFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFE17BC005",
      INIT_62 => X"B2FFFFFFFFFFFFFFE007BB7FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF461F21E",
      INIT_63 => X"17EE57FFFFCFFFFFE000D7BFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFD33EC61",
      INIT_64 => X"1AD010000F01FFFFF80047DFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF2F31F",
      INIT_65 => X"83B0000000000000820032CFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF4FFC7",
      INIT_66 => X"F8FFE0000000000000807D4FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF11FF3",
      INIT_67 => X"331FEE403100300000001EB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDC001",
      INIT_68 => X"20F18C37FFFFFFF00F00005FF20FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFC032",
      INIT_69 => X"243F2461FC7FFFFFFFE0022563887FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFEB5C",
      INIT_6A => X"591F70A7800000FFFFFC3ECAD7CAAFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF86",
      INIT_6B => X"7B0FDE0EBFA100001FFFE0F5BF1FF4FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF2",
      INIT_6C => X"F6F67783DDFFFFF80003C791A040391FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_6D => X"FFD58CC0657C3BFF80000148EBB0F88BFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_6E => X"FFF503F03F7DF0E07FFF8EA73FB7E7ACFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_6F => X"FFFF3F3E8FDF3D863F00F940C7C3F07A1FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF",
      INIT_70 => X"FFFF363001FFFEC0F070D6A600007C1F5FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_71 => X"FFFFED9C7F8055FFFF839B70E3E00307A5FFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_72 => X"FFFFFD73CFE151FFFFFFFB7E3FFC09C86D7FFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_73 => X"FFFFFFC9780E5AFFFFFFFFEA01FE25D7C27FFFFFFFFFFFFFFFFFFFFFFFDFFFFF",
      INIT_74 => X"FFFFFFFF4CFCCBFFFFFFFFC4EFE03C300E3FFFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INIT_75 => X"FFFFFFFFFA7FC7FFFFFFFFFBFFFFFF940FBFFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFF7403FF4EFC2FFFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFF5780FAFC007FFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF23FE27FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF83FFFFFFFC007FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFF",
      INITP_01 => X"FFFFFE0FFFFFF80F3FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INITP_02 => X"FFFFFFF1FFFFFC01EFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFF3FFFFFFFFFF",
      INITP_03 => X"FFFFFFFF3FFFFE08307FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFDFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFE7FFFF820807FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFE7FFFFFFFFF",
      INITP_05 => X"FFFFFFFFFCFFFFE003C0FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF9FFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFDFFFF801F01FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFC7FFFFFFFF",
      INITP_07 => X"FFFFFFFFFFF7FFFE00FE03FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF3FFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFC03F107FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF8FFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFF80FE00FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFE3FFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFE03FE03FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF0FFFFFFF",
      INITP_0B => X"FFE7FFFFFFFFFFFFFFE1FF907FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFC7FFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFF87FF40FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFE1FFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFC3FFF03FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF07FFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFC1FFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFE41FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFE07FFFF",
      INIT_00 => X"D7B7E8E8E9E9D9C9BAAAABBBBCCDDDEEEEFEFEFFFFFFFFEEDEEECDCCCBCACAC9",
      INIT_01 => X"DEACBCBCBCBCBBBBBBBBBCBCBCBCAC6A28E6F78CDFDFEFFFFEFEDA8775A6A6B7",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"797959CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"F58798B8C9D9D9D9D9D9D98756162648597A8B8A8A9A9A9A8A9A8A8A8A7A7A79",
      INIT_06 => X"EEDECDDEDDCCBAB9C9E9E9E9E9E9E9D9D9CA99673605E4D4D4F5F6E5E5E5E5F5",
      INIT_07 => X"C8C8B7B7B7B6A6A6A69695857545251505F6F6F7F7F707386A9BCCEDEEEEEEEE",
      INIT_08 => X"A6B6B6B6D7C8C8D8C9C9B9A9A9AABBCBCCDCDCEDEDEDEDEDEDEDDCDCCBCAC9B9",
      INIT_09 => X"FFFFBDACBCBCABABABBBBBBBBCCCBCAC8B4907D65ABDDFDFDFEFEFFEFD996686",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"7A79797959CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"F6F61535566687A8C8D8D9D9D9B89836163748597A8A8A8A9A9A9A9A8A8A8A7A",
      INIT_0E => X"EDDDEEEECDDDCCBAA9B9D9E9E9E9D9EAEAC9B99946F5A393829393B407180706",
      INIT_0F => X"C8C8C7C7B7B6A6A6A6A6A6969686663514365859392808F7E7E6D6F7498BCDED",
      INIT_10 => X"887686A6B6B6B6B7B7C8C8C9C9B9B9B9BABABABABABABBBBBBCBCBCADADAD9D9",
      INIT_11 => X"FFFFFFDEACACBCACABABABABBBBBBCCCCC9B7A28E6E69CCEDFDFDFDFDFFFFFDC",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"7A7A7A79796959ABFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"080807F404151425457697B8C8D8D9D9C977261627486A7A8A8A8A8A8A8A8A8A",
      INIT_16 => X"8ADCFDEDFDEECDCCBBB9A9C9D9E9E9F9E9EACAA98947E4A3836283836273A508",
      INIT_17 => X"D8D8D7C7C7C7B6A69696969686756555240415487A7A4A393A291908E7E6F717",
      INIT_18 => X"CEFEDC675596B6B5A6A6B7B7C7C8C8D8C8C9C9C9C9C9CACABABACACADAD9E9E9",
      INIT_19 => X"FFFFFFFFFFCD9CACBCBBABABABABABBBBCCCBC8B5917D607CEDEDFDFDFDFDFDF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"8A7A7A7A7A797969598AFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"42E81919F5F5F5F4F40414456686A7B8C8C9C9B967261637596A8A8A7A8A8A8A",
      INIT_1E => X"F7E6178ADCFDFDEDCCBBA9B9B9C9E9E9F9F9E9DA997948F6A382837319D66363",
      INIT_1F => X"D8D8C7C7C7B6B6A6A6968686867676655545253658796A5A5A6B5B4A3A3A2919",
      INIT_20 => X"DFCFCFEFDDAA776584A5A5A6B6B6B6C6C7D7C7D8D8D8D9D9D9D9C9C9CAD9D9D9",
      INIT_21 => X"FFFFFFFFFFFFFFBD9CACBCABABABABABABBBCCBCAC6A28E6D639CECEDFDFDFDF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"8A7A7A7A7A7A797979695969FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"646332A619F7F6E6E5E5E4F4F41435557697B8B8B9C9A967361638597A7A7A8A",
      INIT_26 => X"3A2908E7E6278ADCEDDCBBAAA8C8C9D9E9E9F9F9E9B9684838C58283637429D7",
      INIT_27 => X"C8C7B7B7B7B6A696868686968797A8B8B9B9B9B9787889794938495A6B6B5B4A",
      INIT_28 => X"DFDFDFCFEFCECEEDCB77658595A5B6B6B6C6C6C6C6C7C7C7C7B8B8B8B8B8B8C8",
      INIT_29 => X"FFFFFFFFFFFFFFFFDEAC9BACBBABABABABAAABCCCCAB8B4907D6D67BBECEDFEF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"7A8A7A7A7A7A7A79797969695949FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"84634253646418080707F6F6F5E4E4F40424456686A8B8C9C9A977151738697A",
      INIT_2E => X"7B6B5A4A4A29F7F648BBECDCAA88B8C8C8D9E9F9F9F9EAA9483929B562836273",
      INIT_2F => X"A7A7A7A7B7B796969686768697A8C9DAEAFBEBEBEBEBECDBBBAB9A7A4928496A",
      INIT_30 => X"DFEFEFEFEFCFCFBECEEEEDCB8855758595A5B6B6B6C5B5C6C6B6B6A7A7A7B7A7",
      INIT_31 => X"FFFFFFFFFFFFFFEFFFFFCD9CABABABABABAB9A9ABBCCBC9B6A28F7C5D69CBEBE",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"48697A7A7A7A7A7A7979797969695938FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"736373635353531919090808F7F6F6F5E5E4F40424456597A7B8C9C9A8461627",
      INIT_36 => X"894827596B5B3A4A3907F658BBCA9987B8D8D8D8D8E9F9E9B978494A29A55273",
      INIT_37 => X"A6A6A6A6A69696968676656686A8C9EAEBFBFBFBFBFBEBEBEBDBDBDBDCCBBBAA",
      INIT_38 => X"BEBEDEEFFFFFEFEFCFCFCFCEDEEDDCCA556565758595A5A5A5A5B5B6A6A6A6A6",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFEFBDAC9B9BABABABABAAABCCDCAB7A4918C5B5299D",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"151638696A6A6A6A7A7A7979796969695938FFFFFFFFFFEFFFFFFFFFFFFFFFFF",
      INIT_3D => X"53838383736384741A2A1919190908F7F7F6E5E5E4E40424457687B8C9C9C988",
      INIT_3E => X"DBDBBABA8948385A5B3A4A18F627789998A7C7D8D8D8D8E9E9D98879494A5BC7",
      INIT_3F => X"95A6A6B6A6A69696866565556687C9FAFAEAEBFBEBFBEBEBFBEBFCFCFCFCFCEC",
      INIT_40 => X"299DBEBEDEEFFFFFFFEFDFDFCFCECEDEDEDCEBA946345575858595A5A5959595",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEEBC9B9B9BABABAB9AABBBCCCC9B6A38F7A5B5",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"D9B957051759596A7A49696A7948696979595938FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"5B0984538393725273742A3A3A2A1909F8F8F707F6E5E4E4F404145586A7B8D9",
      INIT_46 => X"FCFCFBFBFBEBBA794838394A5A4A1806366797B7C7D7D8D8D8D8C9A9687A4A3A",
      INIT_47 => X"9595959585959585858675655576B8DAFAFBFBFBFBEBFBFBFCFBFBFBFBFCFCFC",
      INIT_48 => X"95D74A9DBEBEDFEFFFFFFFFFEFDFCFCFCFCFCFCECDDCBB794625355565758585",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEAC8B9B9B9A9A9A9AABCCCCAB7A4907C6",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"B8C8D8B878261648596A6A5969696938696969595938FFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"4A3B3B5B09636273938363A54A3B3B2A1A1909F9F8F7E7E6E5E4F4F414356697",
      INIT_4E => X"FCFCFCFBFBFBFBEADADB9A4828394A6A4916256697B7C7C7D7D8D8C8A888795A",
      INIT_4F => X"344455657575767575655544455587C8FAFBFAEAFBFCFBEBFBFCFCFCFCFCEBFC",
      INIT_50 => X"E7A595F86C9DBEBEDFEFEFFFFFFFEEEFDFCFCFCFBFBEBECEDECDAB7957562534",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE9B8A9B9A9A9A8A8AABCCBC8A4928",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_54 => X"4576A7C8C8B8A846162759595A6A6A694827485969595938FFFFFFFFFFFFFFFF",
      INIT_55 => X"7A4A5B4B4B7C6CF77442525252D75B4B4B3B2A2A1A0909F8F7F7F6E5E4F40414",
      INIT_56 => X"ECFCFCFCFCFBFBFBEBEBFBEBDBAA6927386A69262566A7B7C7C7D7D8D8C89879",
      INIT_57 => X"79683615152514142514142414033476D9E9FAFBFBFBFBFBFBEBEBFCFCFCFCFC",
      INIT_58 => X"2807C695A6197C9DBECEDFDFEFEFEFEFEFEFEFEFDFCFBFAECFBEADBDCEDDBCBB",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD8B8A9B9A9A8A8A9ABBCCAB6A",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_5C => X"F404246697B7B8C8B87715163859596A69694827485969595938FFFFFFFFFFFF",
      INIT_5D => X"99695A5B5B5C6C6C6B7C19A5735284296C5B4B4B3B3B2A1A09F8F808F7E6E4E4",
      INIT_5E => X"FCFCFCFCFCFCFCECEBEBDBFBFBEBEBEBAA58385948162576B7C7C7C7D7E8D8C8",
      INIT_5F => X"CEEEDDBC9B7A7958371606F5F505051456A8FAEAEAFAFBFBFBEBFBEBEBECFCFC",
      INIT_60 => X"8A5918E6B595B61A7C8DBECECFDFDFDFDFEFEFFFEFEFDFCFCFCFBEBEBEBEBDBD",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAD7A8A9A9A8A8A8A9BBCBC",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_64 => X"D5E4F4F414457697B8C8B89836052759595A59593727385959495938FEFFFFFF",
      INIT_65 => X"D8B8896A5B5C5C5C7C6B6B9D8D635274F87C6C6C5B4B4B4B2A1A0909F808F7E6",
      INIT_66 => X"FCFDFDFDFDFDFDECECECDCDCDCDBDBEBFAEACAA9585827052576B7C7B7B7D7E8",
      INIT_67 => X"CECEBDADBDADBDBDCEBD9C7B5B4A4A49384788CAEAFBFBFBEBEBDBEBECEBEBEC",
      INIT_68 => X"BB9B5938F7B58495C72A7D9DCECECFCFCFCFCFDFEFEFEEEEEEDFDFCFCECECECE",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEAC7A8A9A8A8A8A8AAB",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_6C => X"F7F6E5D4E4F404356697A8B8B8B867151649595959593727275949494938FEFF",
      INIT_6D => X"D7E8D8B8896A6B4B5C6C6C8D8D6C848495E74A8C7C6C5B5B5B4B3B2A1A090908",
      INIT_6E => X"EBEBFCFDFDFDFDFDFDEDECECDCDCCBDBEBEAEAEAEACA886826053586B6C7B7B7",
      INIT_6F => X"DECECECEBEBEAEAEADAD9D9D7C6C4C5C6B5A5979BADBDAEBFBFBEBEBDBEBFBFB",
      INIT_70 => X"8AAB9B6A3817E6946385C72A7DAECECECFCFCFCFCFDFEFEFFEFFFFEFDFDFDFDE",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE9C6A7A8A79797A",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_74 => X"09F8F8F7F6E5D4E4F4144587A7B8B8C887250638495959592717175949494938",
      INIT_75 => X"B7B7D8D8B898797A6B6C6C7C7C7D7D4B4B4B5C7C7C6C6C6C6C6C5C5B4B3A1A1A",
      INIT_76 => X"FBFBFBFCFCFCFDFDFDFDFDFDEDDCDCECDBDBDADAEAEAD9C9B9A856144597A7B7",
      INIT_77 => X"DFDFDEEEDECEBEAEAEAEBEBDADAD8D6D4C5C6B6979AADAEBEBEBEBFBFBFBEBEB",
      INIT_78 => X"798A9B9B7B5917F6B5845385C73B7DAEBECECFCFDFDFDFEFEFEFEFEFEFEFDFDF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE8B6A7A7A79",
      INIT_7A => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"4928FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"2A2A1AF8F808F7E5C4D4F404357697B7C8C89736051738595969271717494959",
      INIT_7D => X"A7A7B7B7C7C8B898797B7B6C7C7C7D7D5C7C7D6C7C7D6C7D7C7C7C6C6C5C4B3B",
      INIT_7E => X"FBFBFBFBFBFBFCFCFCFDFDFDFDFDFDFDFCDBEBEBDADAEAE9D9D9C9C987455586",
      INIT_7F => X"DFDFDFDFEEEEDECEBFAFAFBECECEBDAD7D6D5C5B6A7999CADADBDBDBEBFBFBFB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFDFFFFFFFFFFFFFFFFF81FFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFC07FFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE03FEFFFFFFFFFFDFFFFFFFFFFFFFFFFE01FFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF80FFBE7FFFFFFFF7FFFFFFFFFFFFFFFF807FF",
      INITP_04 => X"FFFFFFFFFFFF07FFFFFFFFFFFFFE03FEF9FFFFFFFFDFFFFFFFFFFFFFFFFC01FF",
      INITP_05 => X"FFFFFFFFFFFE00FFFFFFFFFFFFFF80FFFE7FFFFFFFF7FFFFFFFFFFFFFFFE00FF",
      INITP_06 => X"FFFFFFFFFFFF003FFFFFFFFFFFFFF03FFFDFFFFFFFFDFFFFFFFFFFFFFFFF803F",
      INITP_07 => X"FFFFFFFFFFFF800FFFFFFFFFFFFFFC0FFBF7FFFFFFFF7FFFFFFFFFFFFFFFC00F",
      INITP_08 => X"FFFFFFFFFFFFE001FFFFFFFFFFFFFE03FEFFFFFFFFFFDFFFFFFFFFFFFFFFF003",
      INITP_09 => X"3FFFFFFFFFFFF0007FFFFFFFFFFFFF80FFBFFFFFFFFFF7FFFFFFFFFFFFFFF800",
      INITP_0A => X"07FFFFFFFFFFFC001FFFFFFFFFFFFFF03FFFFFFFFFFFFDFFFFFFFFFFFFFFFE00",
      INITP_0B => X"01FFFFFFFFFFFF0007FFFFFFFFFFFFFC0FFFFFFFFFFFFF7FFFFFFFFFFFFFFF80",
      INITP_0C => X"007FFFFFFFFFFFE001FFFFFFFFFFFFFF03FFFFFFFFFFFFDFFFFFFFFFFFFFFFC0",
      INITP_0D => X"001FFFFFFFFFFFF8007FFFFFFFFFFFFFC0FFFFFFFFFFFFF7FFFFFFFFFFFFFFF0",
      INITP_0E => X"0007FFFFFFFFFFFF001FFFFFFFFFFFFFF07FFFFFFFFFFFFDFFFFFFFFFFFFFFFC",
      INITP_0F => X"8001FFFFFFFFFFFFE00FFFFEFFFFFFFFFC1FFFFFFFFFFFFF7FFFFFFFFFFFFFFE",
      INIT_00 => X"7A69799A9B8B5A2807E6A4835385C83B7DAEBEBECFDFDFDFDFEFEFEFEFEFEFEF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE8B6A6A",
      INIT_02 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"69594949FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"5B4B3B3A1A09F8F8E7E7C5C4D404356697B8C8C8A85605063849597A17071738",
      INIT_05 => X"557697A6A7B7C7C8B8998A7B7C6C7C7D7D7D7C7C7D7D7D7C7C8D7C7C6C6C6C6C",
      INIT_06 => X"FBFBEADAEAEADADACACACACACBECFDFDFCFCFCEBEBEBEADADAD9D9D9D9C9A876",
      INIT_07 => X"EFEFDFDFDFDFEEEEDEDEBFAFBFBFCECEBEAD7D6D5C4B5A8ABADADBDBEBEBEBFB",
      INIT_08 => X"5A6A6A59799A9B7A3907E6C594735395D84B7D9EBEBECFDFDFDFDFEFEFEFEFEF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE8B",
      INIT_0A => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"073869584959FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"6C6C5B4B4B3A2A09F9F8E7E7C5C4D4F4255586B7B8C8B8660506284959790707",
      INIT_0D => X"B88765659696A7B7C7C8A8998A8B7C6C7C7D6D6D7D8D8D8D8D7D8D8D7D7C7C7C",
      INIT_0E => X"FBFBFAEAC9B9B8A8A8988888888889AADBFCECDBDBEBDBDAEADAD9D9C9C9C9B8",
      INIT_0F => X"EFEFEFEFDFDFDFDFEEEEEEDECFBFBFBECEBEBD9D7D6C5C5A699ACAEAEAEBEBEB",
      INIT_10 => X"DE8B5A595959799A8B5918F7D5B493635396E84C7D9EBEBECFDFDFDFDFEFEFEF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"070607386958496AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"7C7C7C6C5C5B4B3A2A1909F8E8E7D6D5D4F4245586A7A7B8B87715F518595969",
      INIT_15 => X"B9A8A89766658696A6B7C7B8A8998A7B6C6C7C7D7D7D7D8D8D8D8D8D8D8D8D7D",
      INIT_16 => X"EBEBFBFBFAD9B9A89787876656464657676788BAEBEBDACADADADADAC9C9C9C9",
      INIT_17 => X"EFEFEFEFEFEFDFDFDFDFDFEEEEDECFBFBFBEBEBEAD9D6D6C5B5A7AAADAEAEAEB",
      INIT_18 => X"FFFFDE8B594959598A8A6A3807E6C593936353A6E94C7D9EAEBECECFDFDFDFEF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"596917F6F7385948387BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"8D7D7C7C7C6C6C5B4B3B2A1A09F9F8F7E6D5D4F4144576A7A7B8B88715E51759",
      INIT_1D => X"C9B8B9B8A8A87665768696B7B7B8A8897A7B6C6C8D8D7D7D8D8D8D8D8D8D8D8D",
      INIT_1E => X"EAFBEBEBFAFAEAD9A897877656351404040435567798B9EADAB9C9C9C9C9C9C9",
      INIT_1F => X"DFDFEFEFEFEFEFEFDFDFDFCFDFDEDEDECFCFCFBEBEAE9D8D6D5C4A6A9ABADAEA",
      INIT_20 => X"FFFFFFFFDE9C593949599A7A4917E6C5A483836353A6F95C7D9DAEBECECFDFDF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"1749596917F6F6384848289CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"8D8D8D7D7C7C7C6C6C5C4B3B2A1A09F9F8E7E6D5D4E4144576A7B8A7B88726F5",
      INIT_25 => X"B8C8B8B8B8B8A8988765658696A6B7B8A8897B7C6C7D8C8D7D8D8D9D8D8D8D8D",
      INIT_26 => X"EAFAFAFBEBEAEAEAE9C9977756351403E3D3D2D3E325678788A8C9C9A9A9A8B8",
      INIT_27 => X"DFDFDFDFEFEFEFEFEFEFDFDFCFCFDEDEDEDEDECEBEBEAEAE9D8D5C4B498ABADA",
      INIT_28 => X"FFFFFFFFFFFFEEAC6A3949598A6928F7C5A49383836353B7095C7D9DAEBECECF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"36061749596927F6F638484828BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"8D8D8D8D8D7D7C7C7C6C6C5C5B3B2A1A09F9F8E7E7D5D4E4043576A7B8A8A887",
      INIT_2D => X"98A8B8B8B8A8A8A8A8978755559696A6B7B8A8998B7C7C7D8D8D8D8D8D9D9D8D",
      INIT_2E => X"CAEAFAFAFAEAFBEAEAE9D9A8875625F4D3D3D3E3E3E3C2F335678787A8B99898",
      INIT_2F => X"CECFCFDFDFDFEFEFEFEFEFEFDFDFCFCFCEDEDEDEDECEBEBEAE9E8D7D4C4A499A",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFBD7A4949597A4807D6B5948393836363B70A5C7D9DAEBE",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"B8873606173859793806E638484838DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"9D8D8D8D8D8D8D8D7D7C7C7C6C5C4B3B2A1A0A09F8E7E7D5D4E4043576A7A8A8",
      INIT_35 => X"98989897A8A8A8A8A8989887876555759696B7B8A8898B6C7D7D8D9D9D9D9D9D",
      INIT_36 => X"69AADAEAFAFAFBEAEADAEAD9B8975625E3D3D3D3D3C3D3D3D3D315675666A898",
      INIT_37 => X"AEBEBECECFDFDFDFDFDFEFEFEFEFDFDFDFCFDFDFDEDEDECEBEAEAE9E7D7D5C19",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFDE9B5949595927E6C5A4838393736353B71A4C7D9D",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"A7A8B88726F5173859794806E638484839EEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"9D9D9D8D8D8D8D8D8D8D7D7D7D7C6C6C5B4B2A1A1A09F8E8F7D6D4E404357697",
      INIT_3D => X"87879898979797A8A8A8A8989887875555759696B7B8A8896C6D7D8D8D9D9D9D",
      INIT_3E => X"4B1889CAEAFAFAFAFBEAEADAEAC9B88735F4D3C3C3C3C3C3C3C3D3C304465656",
      INIT_3F => X"7C8DAEAEBECECFDEDFDFDFDFEFEFEFEFDFDFDFCFCFDFDEDEDECEBEAE9E8D7D7C",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEBD7B5A6A4817D6B594838383736353B61A4B",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"76A7A7B8979736F50649596959060728484849FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"9D9D9D9D8D8D8D8D8D8D8D8D8D7D7D7C6C5C5B4B2A1A0AF9E8E8F7E6D4E40435",
      INIT_45 => X"5656668798889797979797A898988887775545658696B7B7A87C6C6D7D8D8D9D",
      INIT_46 => X"7D6C3A289ADAEAFAFAFBFBEBEBEAEAC9C98704D3C3B3B3B3B3B3B3C3C3C3E336",
      INIT_47 => X"0A3B6C8D9DAEBECECECEDFDFDFDFDFEFEFEFDFDFDFDFCFCEDEDEDECEBEAE8D7D",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEAC6A5927F6C5A484838393836353A6",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"044586A7A7B8978736F5064959696928283848386AFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"9D9D9D9D9D9D8D8D8D8D8D8D8D8D8D7D7D7C6C5C5B3B2A1A0AF9E8E8E7E6D4E4",
      INIT_4D => X"D32567465676778797979797979898988887775545657596A6B78B7C7D7D8D8D",
      INIT_4E => X"7D7D8D5B2948BAEAFAFAFAFBEBEBDBEBEADAC966E3D3C3B3B3B3B3B3B3C3C3D3",
      INIT_4F => X"53A6093B6C8D9DAEBECECECECEDEDFDFDFDFDFDFDFDFDFDFCFCECEDEDECEBEAE",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC6A3817E6B594847383938363",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_53 => X"D4E4145597B8A7B89787260517485968595949384827ACFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"8D8D9D9D9D9D9D9D8D8D8D8D8D8D8D8D8D7D7D7D6C5C5B4B2A1A0A09F8E8E7E6",
      INIT_55 => X"C3D3D32577554566667787979797979798988787774534557596A6898A8C8D7D",
      INIT_56 => X"AEAE7D7D8D4A3879CAEBFBFAFBFBEBDBDBEBFBEAC956D3D3C3B3B3B3B3B3B3C3",
      INIT_57 => X"73634396F93B6C7D9DADAEBECECECEDEDEDEDFDFDFDFDFDFDFDFCFCECECECECE",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC5A2806E5A48473738393",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_5B => X"E7E6D4E4256697B8A8B89787250517486969584938284827DEFFFFFFFFFFFFFF",
      INIT_5C => X"8C7D8D8D8D8D8D8D9D9D8D8D9D9D8D8D8D8D8D8D7D7D6C5C5B4B2A1A1A09F8E8",
      INIT_5D => X"B3C3C3D3D32566555566667787979797979788888777664534556585A8988A9C",
      INIT_5E => X"CEBEAE9E7D7D7C4A489ADBFBFAFBFBFBEBDBDBEBFCFBCA67E3C3C3B3B3B3B3B3",
      INIT_5F => X"838383634396F93B6C7D8D9DAEBEBECECEDEDEDEDEDFDFDFDFDFEFDFCECECECE",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE9C4928F6D5A4847373",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_63 => X"F8E8F7E6D4E42576A7B8A8A89787150527486969584828284838EFFFFFFFFFFF",
      INIT_64 => X"8A9B8C8C8D8D8D8D8D8D9D9D8D8D8D8D8D8D8D8D8D7D7D7C6C5C4B4B2A1A1A09",
      INIT_65 => X"B3B3B3C3C3D3D325666565666677879797979787878777776635244465A7A898",
      INIT_66 => X"CECECEBEAE8E6D6D6C4959AADBEAFAFBFBEBDBDBDBECFCFBDA9915B3C3B3B3B3",
      INIT_67 => X"6373838383634385F93B6C7C8D9DADBEBECECECEDEDEDEDEDFDFDFDFEFDECECE",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE8B3917E5C59473",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_6B => X"1A09F8E8E7E6D4F43587B8B8A8A78676150538485868584828383869FFFFFFFF",
      INIT_6C => X"B898798B9C8C9D9D8D8D8D8D8D9D8D8D8D8D8D8D8D8D8D7D7D7C6C5B4B4A2A1A",
      INIT_6D => X"C3C3B3C3C3C3D3D3E325566676767777878797979797878777776635243496A6",
      INIT_6E => X"CECECECEBEBEAE8D6D5C5B3969AADAEAFAFBFBEBEBDBCBDBFCEBDBCA46B2C3C3",
      INIT_6F => X"94737373839483734385F92B5C6C8D9DADAEBECECECEDEDEDEDEDFDFDFDFDFDE",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD7A2807D5C5",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_73 => X"2A1A1A09E8E8E7D6D5054697B8B8A8A786760416384869585838283827BCFFFF",
      INIT_74 => X"96A6B898788A9C8C9D9D8D8D7D7D8D9D8D8D8D8D8D8D8D8D8D7C7C7C6C5B5B4A",
      INIT_75 => X"C3B3C3C3C3C3C3C2E3C2E3356776667777777787878787878777777746140486",
      INIT_76 => X"CFCECECECECEBEAEAE9E7D6D4B2979BAEAEAEBFBEBEBEBEBDBEBFCEBDADB9905",
      INIT_77 => X"C5A484837373838483636384E83B2B5C7D8D9DAEAEBEBECECECEDEDEDECEDECE",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC5917F6",
      INIT_79 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"4B3A2A1A1909F8E7E6E5E51566A8C8B8A7A786660406485969484838282817EE",
      INIT_7C => X"658695A6B8A87889AC9C9C8D8D8D7D7D8D8D8D8D8D8D8D8D7D8D7D7C7C7C6C5B",
      INIT_7D => X"CA8805E4C3B2B2C3D3D3D3E314668777768777777787878787878777776735F4",
      INIT_7E => X"DECECFCEDEDECECEBEAEAD9D6D6D3B2979BADAEAEAEBEBEBEBDBEBDBDBDBCADB",
      INIT_7F => X"07E6C5A484837373838383736384D82B2B4C6C7D8D9DAEAEBECECECEDEDECECE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C0007FFFFFFFFFFFFE07FFFFFFFFFFFFFF47FFFFFFFFFFFFDFFFFFFFFFFFFFFF",
      INITP_01 => X"F0001FFFFFFFFFFFFFFFFFFFDFFFFFFFFF83FF7FFFFFFFFFF7FFFFFFFFFFFFFF",
      INITP_02 => X"FC0003FFFFFFFFFFFFFFFFFFE7FFFFFFFFC1FFDFFFFFFFFFFDFFFFFFFFFFFFFF",
      INITP_03 => X"FE0000FFFFFFFFFFFFFFFFFFF8FFFFFFFFE17FFFFFFFFFFFFF7FFFFFFFFFFFFF",
      INITP_04 => X"FF80003FFFFFFFFFFFFFFFFFFF3FFFFFFFF83FFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INITP_05 => X"FFE00007FFFFFFFFFFFFFFFFFE4FFFFFFFFF0FFFFFFFFFFFFFF7FFFFFFFFFFFF",
      INITP_06 => X"FFF80001FFFFFFFFFFFFFFFFFFB9FFFFFFFFC7FFFFFFFFFFFFFDFFFFFFFFFFFF",
      INITP_07 => X"FFFE00007FFFFFFFFFFFFFFFFFEF3FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF",
      INITP_08 => X"FFFF80010FFFFFFFFFFFFFFFFFF3E7FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF",
      INITP_09 => X"FFFFE000C3FFFFFFFFFFFFFFFFF9FDFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF",
      INITP_0A => X"FFFFF80078FFFFFFFFFFFFFFFFFC7FBFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF",
      INITP_0B => X"FFFFFE003E0FFFFFFFFFFFFFFFFF3FF7FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF",
      INITP_0C => X"FFFFFFC01F83FFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INITP_0D => X"FFFFFFF81FE0FFFFFFFFFFFFFFFFE7FFDFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFC37FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFF03FFFFFFFFFFFFFFFCFFFE7FFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE9C49",
      INIT_01 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"39EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"5C4B4B2A1A1A1909F808F6E5F53687A8B8B8B797774605163848585848373818",
      INIT_04 => X"253555758596A6B7A8889AAC9C7C7C8D9D8D8D8D8D8D8D8D8D8D7D8D7D7C6C6C",
      INIT_05 => X"DBDBCBAA895715F4E3E4E4F3F425668787778787777787878787878787776756",
      INIT_06 => X"CECECECECFCECEDECEBEBEAE9D9D6D5D3B2969AADAEAEAEAEBEBDBDBDBCADBEB",
      INIT_07 => X"8B38F7D6B59483837373838383736374C71A2B3C6C7D8D9D9DAEBEBECECECECE",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE",
      INIT_09 => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"48076BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"6C6C5C4B3B2A1A1A09F8F8F7F6F5155698B8B8B7B7977636F516485958484737",
      INIT_0C => X"6736F41445658696A6B7B8A899ABAC9C7C8D8D8D8D8D8D8D8D8D8D8D7C8D7D7C",
      INIT_0D => X"DBECDBBAAA99AA99786867675757567798988787878777778787878787877777",
      INIT_0E => X"CECECECECECECECECEDECEBEBEAEAD9D6D5C3B1969AACADADADADADADACACABA",
      INIT_0F => X"FFCD6A18E6C5A49483838373738373736363A60A2B3B5C6C8D9D9DAEAEBEBECE",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"37373807BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"7C7C6C6C5B4B3A2A1A09F9F8F8F7F5053587B8B8A897A7977625F51749594848",
      INIT_14 => X"777746E4D3043465868696A7A8A8889AACAC8C7C7D7D8D8D8D8D8D8D8D8D7C8D",
      INIT_15 => X"CBCACACABABAAA99787888888888889898A8A898878787878777878787878777",
      INIT_16 => X"BECECECECECECECECECECECECEBEBEAEAD9D6D5D3B2969AACADADACACACACACA",
      INIT_17 => X"FFFFFFBD5A07E6C5A4938373837373838373636395E92B2B5C6C7D8D9DAEAEBE",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"483737371738EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"7C8D8C7C7C6C5B4B3A3A1AF9E9F8F807E52566A7B8A897879697662505275959",
      INIT_1C => X"7777676715F4D4E334557686869798A88899AAAC9C8C7C7D7D8D8D8D8D8D7D8D",
      INIT_1D => X"CACACBCBBAAAAAAA9A8978787868676767789898989797979787777777878787",
      INIT_1E => X"AEAEBEBEBECECECECECEBECECECECEBEAEAEAE9D6D6D3B29699ABACACACACACA",
      INIT_1F => X"FFFFFFFFFFAC49F7D6B594837373838383838373636385C81B2B4B5C7C8D9D9D",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"595937373737068BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"7D7C7C8C7C7C7C6C5B4B4A3A19F9E9F8F7F60556A7C8B8A78787868756151638",
      INIT_24 => X"8787777756150506E5C31444657676779798989899ABAC9C7C6C7D7D7D7D7D7D",
      INIT_25 => X"BACACACACACABAAAAA9A89797878787868788899888888879797978777777787",
      INIT_26 => X"8D9D9DAEBEBEBEBEBEBECECEBEBECECEBEBEAEAEAE9D7D6D4B29599ABABAB9BA",
      INIT_27 => X"FFFFFFFFFFFFEFAC39E6C5A594837373838383837373636474A70A2B3B4B6C7D",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"274849482737372707DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"7D7D7C7C7C7C7C6C6C6B5B4A3A291909F9F8E6F53687C8C8B797877776764615",
      INIT_2C => X"77878787776636F5F617F7D40434455666768797B898989AAB9C8C7C7D7D7D7D",
      INIT_2D => X"BABABABABABABABAAA9A9A897989787878686868677878888887777787877777",
      INIT_2E => X"5C6C8D8D9D9DAEBEBEBEBEBECECEBEBECECEBEBEAEAEAD9D7D6D4B19598AA9B9",
      INIT_2F => X"FFFFFFFFFFFFFFFFEF9C28D6B5A49483737383838384737363746496FA1B2B4B",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"3515475948382727371738FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"7C7C7C7C7C7C6C6C6C5C5B4B3B3A29291909F8F7F60577A8C8C8A79787777666",
      INIT_34 => X"676777777776664616F5062818F6F414355566768697A8A898998A9B9C8C8C7C",
      INIT_35 => X"AAAAA9AABABABAAAAA9999898979796968686868686868686777777777777777",
      INIT_36 => X"2B3B4C6C7D8D8D9DADAEBEBEBEBEBEBEBEBECECEBEAEAEAEAE9D8D6D4C2A4979",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFEFEFAC18C5B5949483837383838384737384428575C81B",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"7656251648593838272727177AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"9C8C8C7C7C7C6C6C5C5C5C4B4B3B3A2A292919180706164798B8C8A797978766",
      INIT_3C => X"7767676777777666462606F607291918D4F4154565768696A7A8A889798AABAC",
      INIT_3D => X"4A699AAAAAAAAABAAAA999998989797969695858585858585767676767777777",
      INIT_3E => X"B70A1A2B4B5C6C7D8D9D9DADAEBEBEBEBEBEBEBECECEBEAEAEAEBEAD8D6D4C3A",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFEF9C18C6B5A49483738383838383947374B67586",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"7666673515375858382827272707DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"9AAA9B8C8C7C7C6C6C5C5C4C4B3B2B2A1A1919292817062667A9B9B8A8978787",
      INIT_44 => X"676767676767676767564605E5F71919193A17F5F424657585A6A79798999989",
      INIT_45 => X"5C3B4A598AAAAAAAAAA9A9A99989897979686858585858584857575757676767",
      INIT_46 => X"967596E91A1A3B4C6C6C7D9D9D9DADAEAEAEBEBEBEBEBEBEAEAEAEAEBEAD8D7D",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9C18C5A594A4948384949484849473B53A",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"7776766656262647584827271717176AFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"9998A9A99A8B8B8B8C7C7C6C5B4B4B3B2A2A191918181727477898B9A8A89787",
      INIT_4C => X"67676767676767676767564616F6E608191A1A2A4A17E4045575858697878888",
      INIT_4D => X"8D7D6D4C4A49799AAAAA99999999898978786868585848484848474747575767",
      INIT_4E => X"4A7CD85486C81A1A2B4B5C6C7D8D8D9D9DADADADAEAEBEBEBEBEAEAEAEAEBEAD",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAD29C6A494948373838483838373A5",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_52 => X"7767666676663626375848381717271707DDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"888898A8B8B8998A8A8B8B8B7B6B5B5B4A3A2A2919181817264788B9B9B89887",
      INIT_54 => X"5767676767676767575767664626F5E6F7192A2A2A2A5B3906F4245575758677",
      INIT_55 => X"BDAE9E7D6D5C4A4979899A999999999989887878686858584848484747475757",
      INIT_56 => X"9439DF9D096565960A0A1A3B4C6C7C7D8D8D9D9DADADADAEAEBEBEBEAE9EAEAE",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFCE5AD6A5A59483839494838394",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_5A => X"87776766666666662537585848271717381738FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"7676778798A8B8B8988989898A7A6A5A5A5A49393928282827476888A8B8B8A8",
      INIT_5C => X"57575767676767676767575766563616D5E7091A2A3B3B3B3B5B4905F4346565",
      INIT_5D => X"AEAEBDBD9E8D7D6D5B5969898989898989888888787868685757474747474747",
      INIT_5E => X"94A529CEFFAD2AA75565D9FA1A2B3B5C6C6C7D8D9D9D9DADADADADADBDAEAE9E",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE7BF7A594949394948483",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_62 => X"97978776666666565646264758583717172727179BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"25565666667787A7B7B8A8989888897979696959585858585857687898A8A8A7",
      INIT_64 => X"4747575757576767676767575767564626F5D5F7192A2A3B4B4B3B5C7B491604",
      INIT_65 => X"9E9E9EADBDBD9E8D7E7D7C6B6979797989898888887878686757574737374747",
      INIT_66 => X"8394D628CEFFFFCE5CD86555A7E91A1B2B4B6C6C7D8D8D9D9D9DADADADADADAD",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEAD4AE6A594838383",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_6A => X"97978787767666666646464637585838171717270738EEFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"5906F42546566676768697A7A7A79898988889898978788888989898A8A8A897",
      INIT_6C => X"47474747474757575757676757576756463605E5F7082A2B2B3B4C4C5C4B5B7B",
      INIT_6D => X"ADAD9E9EAEADBDBD9D8D7D8D8D8B596969697989888878787767575747473737",
      INIT_6E => X"94A4B5078BEFFFFFEFDF8DE9757576D81B1A0A3B5C6C7C7D8D9D9D9D9D9D9DAD",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDEAC39D6B5A4",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_72 => X"97878787867676666666564646464858482716272717178BFFFFFFFFFFFFFFFF",
      INIT_73 => X"4B6C6B3806053555667676868697A7A7A7A7989898989898A8A8B8B8B8B8B8A7",
      INIT_74 => X"474747474747474747474757575756575746362505E618292B2B3B4B5C5C5C4B",
      INIT_75 => X"9D9DADADADADADADADAD9D9D9D9D8D8C6A594858798988788887776757473737",
      INIT_76 => X"181818498BCDFFFFFFFFFFEF9D3AC76575970A0AFA2B2B4C6C7C7C8D8D8D8D8D",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCE9C7B",
      INIT_78 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"A7979686767676767665555646363647585848171627270738DDFFFFFFEFFFFF",
      INIT_7B => X"5C5C5C5C6C7B49F5F42555556575768686969697979797989898A8A8B8B7A7A7",
      INIT_7C => X"37374747474747474737374747464646565646361505F6E6292A3B3B4C4C5C6C",
      INIT_7D => X"8D8D9D9D9DADADADADADADAD9D9D9D9D8D8D8C6A383858787878777767675747",
      INIT_7E => X"DECEADADBDCEEFFFFFFFFFFFEFEFCE7CF8746586D9FA0A0A2B4C5C6C7C8D8D8D",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFE0BFFFFFFFFFFFFFFC7FFFEFFFFFFFFFFFBFFFFFFFFFDFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFF83FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFDFFFFFFFFFF7FFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFF05FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFC17FFFFFFFFFFFFF0FFFFFF9FFFFFFFFFFFFFFFFFFFF7FFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFF80FFFFFFFFFFFFF87FFFFFF3FFFFFE7FFFFFFFFFFFFDFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFE09FFFFFFFFFFFF83FFFFFFFDFFFFF1FFFFFFFFFFFFF7FFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFF813FFFFFFFFEFF81FFFFFFFFDFFFFCFFFFFFFFFFFFFDFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFF02FFFFFFFFFF8C3FFFFFFFFF83FBE3FFFFFFFFFFFFF7FFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFE04FFFFFFFFFFC7FFFFFFFFFFF1FF9FFFFFFFFFFFFFDFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFF80DFFFFFFFFFCFFFFFFFFFFFFFFFCFFFFFFFFFFFFFF7FF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFDFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFC06FFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFF7F",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFDF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFF033FFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFF7",
      INITP_0E => X"7FFFFFFFFFFFFFFFFFFFFE063FFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFD",
      INITP_0F => X"DFFFFFFFFFFFFFFFFFFFFF8047FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"87777686766576666576655546462525365858480627171717F68BDEFFFFFFFF",
      INIT_03 => X"7C7C6C6C5C6C6C5B5A5906F51545556565857676767676768797878787878787",
      INIT_04 => X"57474737372727373737373737363646465646363626F5C5D6192A2B3B4C5C6C",
      INIT_05 => X"7D7D7D7D8D9D9D9DADADADADADAD9D9D9D9D9D8D9D7C5A393848687867676767",
      INIT_06 => X"FFFFFFEFEFFFFFFFFFFFFFFFFFFFEFEFDFAD2A96557697EA0BFA1A3B4C5C6C7C",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"7766666655667665656555555556462515264758483806270727F628BDFFFFFF",
      INIT_0B => X"5C6C7C7C7D6C6C6C6C5C5B5A4927050425667555655566667676767676767777",
      INIT_0C => X"6757574747472727272727272727262636365656464626F5D5E7081A2B2B3B4C",
      INIT_0D => X"6C7C7C7D7D7D8D8D9D9D9D9DADADADAD9D9D9D9D9D8D8D8D7C6B493848586868",
      INIT_0E => X"FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFDFBE5BE8656576C90B0A0A2B3B4B",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"66666666666655656555555555555646351516375858382717270627077AFFFF",
      INIT_13 => X"4C5C5C6C7C7C7D7C6C6C6C6C6B5B6B5937050525354555554555556666667676",
      INIT_14 => X"48585757574747472727272727372726262626464646262606D5E6182A2A2B3B",
      INIT_15 => X"2B3B5C6C6C7C7D7D8D8D8D9D9D9D9D9D9D9D9D9D9D9D9D8D7D8D8D7C6B493838",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDF8D2A86457697EA1BFA0A",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"65656565555555556555555555555645352515152748584827171717170738CD",
      INIT_1B => X"3B3C4C5C6C6C7C7C7C7C7C7C6C6C6C6B6B6A6A4927F5F4253545454545455565",
      INIT_1C => X"4A3827373747474747373737373737373626262636363626F6E5E6F718292A3B",
      INIT_1D => X"FA0A1A2B4B5C6C6C6C6C7D8D8D8D8D9D9D9D9D9D9D9D9D9D8D8D8D7D7D7C7C6B",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE4BB7556576A80B",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"45455555555555555555554555664535353515F5F51648584828172717171707",
      INIT_23 => X"2B3B3C4C4C5C6C6C7C7C8C8C7C7C6C6C6C5C6B5B5A6A5928F6F5042425354545",
      INIT_24 => X"7D7C6B5A393828273737373747474746463636262626161606F6E6D6E7192A2A",
      INIT_25 => X"76D9FAFA0A1A2B4B5C5C6C6C7C7C7D8D8D8D8D8D8D9D8D8D8D8D8D8D8D7D7D7D",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE7C0A866565",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"2738DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"1535353545454545555545455535454514143636F5E5F5275948281707271717",
      INIT_2B => X"2A3B3B3B4C4C5C6C6C6C7C7C8C8C8C7C7C6C6C6C5C5C5B4B5A5A39171605F404",
      INIT_2C => X"8D7D7C7C7C7C6B4A2807171727373747464646362626160606F6F6E6E7E8092A",
      INIT_2D => X"656666A80BFAFA0A2B3B4B4C5C5C6C6C7C7D7D8D8D8D8D8D8D8D8D8D8D8D7D7D",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFBE4BB7",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"1717179BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"1605F505151525252535353535353515251505264827D5F51738493827170717",
      INIT_33 => X"1A1A2B4C4C4B5C5C6C6C6C6C7D7C8C8C8C7C7C6C6C6C4C6C5C4B4B5B4B4A4837",
      INIT_34 => X"7D7D7D7D7D7C6C6C6C6B5A4A391807F6161616160606061606F6F6F7F7E7F90A",
      INIT_35 => X"8DF986656676B81BFAFA0A2B4B3B4B5C5C6C6C7D7C7D8D8D8D8D8D8D8D8D7D7D",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"1717172706EEFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"5A7A694816E5E5F4F4F404050505040405E40516376959F6C4F6384838282717",
      INIT_3B => X"0A1A1B2B3B4C4C4C5C6C6C7C7C7C7D8D7C8C8C7C7C6C6C6C5C5C5C5C5B4B4B4B",
      INIT_3C => X"7D7D7C8C8D8D7D7C6C6C6C6C5B5B5A4A3928070707F7F7F71606E6E6E7F80909",
      INIT_3D => X"FFEFAE3BC776556697C90BFA0A0A2B3B4B4C5C5C6C6C6C7C7D7D7D7D7D7D7D7D",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"27170738063817BCFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"5B5B5B5A5A4A493828170606F5F5F5050606061738496A5907B5E61838382828",
      INIT_43 => X"1A1A1B1B2B3B4C4C5C5C6C6C7C7C7D7D7D7C8C8C7C7C7C7C6C6C6C6C6C5C5C5B",
      INIT_44 => X"7D7D7D7C8C8C8C8D7C7C6C6C6C6C6C6C6C6B5B4B3A2A1A1A1906F6F6F7080909",
      INIT_45 => X"FFFFFFFFDF8D1AA765557687FA0AFAF90A2B3B3B4B4C5C5C6C6C7C7C7C7C7C7D",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"2827271717172817488AFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"6C5B5B5B4B4B4B4B4A4A4A4A49494949494949495A5A4A4A5A18C5B507283838",
      INIT_4B => X"1A1A1B1B1B2B2C3C4C5C5C6C6C7C7C7C8C8C8C7C8C7C7C7C7C7C6C6C6C6C6C6C",
      INIT_4C => X"7C7C7C7C7C7C8C8C8C8C7C7C7C6C5C5C5C6C6C6C6B4B4C3C2C2BF7F71819191A",
      INIT_4D => X"FFFFFFFFFFFFEFBE5BE876555666B8EA0B0AFA1A2B3B3B4B4C5C5C6C6C7C7C7C",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_51 => X"382817272717271648276959ACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"6C6C6C6C6B5B5B4B4B4B4B4B5B5B5B5A4A5A5A5A5A5A4A4A3A4A3AE7B5F72839",
      INIT_53 => X"2B2B2B2B2B2B3C3C4C4C5C5C6C6C7C7C7C8C8C8C8C7C7C7C7C7C7C7C6C6C6C6C",
      INIT_54 => X"6C6C6C7C6C6C6C7C7C8C7C7C7C7C7C6C6C6C6C6C6C6C6C5C3C3C2C1A2A2A2A2A",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFDF9D2AA755556666C91B1B0A0A1A2A2B3B4B4C5C5C6C6C",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_59 => X"393828171727272727274848695959FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"6C6C6C6C6C6C6C6C5C4C4B4B4B4B4B4B4B4B4B4B4B4B4B4B3A3A3A2AF8B6C618",
      INIT_5B => X"2B3B3B3C3C3C3C3C4C4C5C5C6C6C7C7C7C7C7C8C8C7C7C7C7C7C7C6C7C7C6C6C",
      INIT_5C => X"5C6C6C6C6C6C6C6C6C6C7C7C7C7C7C7C7C6C6C6C6C6C6C6C6C6C5C4C2B2B3B3B",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFCE6CF97645554597EA1A0AFA0A1A2A2B3B4B4C5C",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_61 => X"1828493827171717172727484869586948BCFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"7C6C6C6C6C6C6C6C6C6C5C4C4C4C4C5B4B4B5B4B4B4B4B4B4B4B3B3A3A08B6C6",
      INIT_63 => X"2C3C3C3C4C4C4C4C4C5C5C5C5C6C6C6C7C7C7C7C7C7C7C7C7C7C7C6C6C6C7C7C",
      INIT_64 => X"3B4B4B5B5C5C5C5C6C6C5C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C2C2C2C",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAE3BC876554566A7E90A0A0A0A0A1A2B3B",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_69 => X"A5F749494828171717171727374858586969597AEEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"6C7C7C6C6C6C6C6C6C6C5C5C4C4C4C5C5C5C5C5B4B4B4B4B4B3B3B3B3A2A19D7",
      INIT_6B => X"4C4C4C4C4C4C5C5C5C5C5C5C6C6C6C6C6C6C7C7C7C7C7C7C7C7C7C7C6C6C6C6C",
      INIT_6C => X"1A2A3B3B3B4B4B5B5C5C5C5C5C5C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C4C4C",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8D1AA765664555B80A0AFAF90A0A",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_71 => X"E7B5E628484838271627171717274848685869597A49DEFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"6C6C6C7C6C6C6C6C6C6C5C5C5C5C5C5C5C5B5C5C5B5B5B5B4B4B3B3B3B2B3A29",
      INIT_73 => X"6C6C5C5C5C5C5C5C5C6C6C6C6C6C7C7C6C6C7C6C7C7D7D7D6C6C6C6C6C6C6C6C",
      INIT_74 => X"FAF90A0A1A2B2B2B3B3B4B4B4B4C5C5C5C5C6C6C5C5C6C6C6C6C6C6C6C6C6C6C",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCE8D098655665556C90B0AFA",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"1918B5B53859385927171616272727485858587958588A38DDFFFFFFFFFFFFFF",
      INIT_7A => X"6C6C6C6C6C7C6C6C6C6C6C6C5C5C5C5C6C6C5C5B5C5C5C5C5B4B4B4B3B2B2A2A",
      INIT_7B => X"7C7C7C6C6C6C6C6C6C6C6C6C6C6C7C7C7C7C7C7C7C7C7D7D7C7C6C6C6C6C7C7C",
      INIT_7C => X"FA1AF9F9FA0A0A1A1B2B2B3B3B3B4B4B4C4C5C5C5C5C5C5C6C6C6C6C6C6C6C6C",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCE5BE87565555576B8",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F7FFFFFFFFFFFFFFFFFFFFF0187FFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF",
      INITP_01 => X"FDFFFFFFFFFFFFFFFFFFFFFE030FFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFF",
      INITP_02 => X"FF7FFFFFFFFFFFFFFFFFFFFFC0107FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFF",
      INITP_03 => X"FFDFFFFFFFFFFFFFFFFFFFFFF80407FFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFF",
      INITP_04 => X"FFF7FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFE1F7FFFFFFFFFFF",
      INITP_05 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFC01007FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFF",
      INITP_06 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFC07FFFFFFFFFFFF",
      INITP_07 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFC01F3FFFFFFFFFF",
      INITP_08 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFE00F9FFFFFFFFFF",
      INITP_09 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFF003FFFFFFFFFFF",
      INITP_0A => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFF001F7FFFFFFFFF",
      INITP_0B => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFFFFE8007EFFFFFFFFF",
      INITP_0C => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFF0003FBFFFFFFFF",
      INITP_0D => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF80000001FFFFFFFFFFC0001FFFFFFFFFF",
      INITP_0E => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFE000007E7FFFFFFF",
      INITP_0F => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFE8000001F3FFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"093A29C6C5173939383817171717172738484858695889695959DDFFFFFFFFFF",
      INIT_02 => X"7C7C7C7C7C7C7C7C6C6C6C6C6C6C6C6C5C6C5C5C5B5C5C5B5B5B4B5B3B3B4B2A",
      INIT_03 => X"5C6C6C6C6C6C6C6C6C6C6C6C6C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C",
      INIT_04 => X"5576D91A0AFAF9F9F90A1A2B1A2B2B3B3B3B3B4B4B4C5C5C5C5C5C5C5C5C5C5C",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAD4BC7655566",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"3A3A2A19E6D6E6284949281717171717273748585959686969687948DDFFFFFF",
      INIT_0A => X"7C7C7C7C7C7C7C7C6C6C6C6C6C6C6C6C6C6C6C6C6C5B5C5C5C5B4B4B4B4B3B3B",
      INIT_0B => X"5C5C6C6C6C6C6C6C6C6C6C6C6C6C6C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C",
      INIT_0C => X"6566655587D90A0AF9E9E9F90A0A0A1A1A2B2B3B3B3B3B4B4B4B4B4B4B5B5C5C",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE8D3BA7",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"3B3A2A3A2AE7A5E618494938170717171727374858596969587958687938CDFF",
      INIT_12 => X"7C7C7C7C7C7C6C6C6C6C6C6C6C6C6C6C6C6C6C5C5C5C5B5B5B5B5B4B4B4B3B2A",
      INIT_13 => X"4B5B5B5C6C6C6C6C6C6C6C6C6C6C6C6C6C6C7C7C7C7C7C7C7C7C7C7C7C7C7C7C",
      INIT_14 => X"8D1A966565656586D9E9FA0AF9E9F9F9FA0A0A1A2B2B2B2B3B3B3B3B3B4B4B4B",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"2A2A2A2A1919F8B6B51749493828070717172737484858596958587958795959",
      INIT_1A => X"7C7C7C7C7C7C7C7C6C6C6C6C6C6C6C6C6C6C6C6C5C5C5B5B5B5B4B4B4B3B3B3B",
      INIT_1B => X"3B4B4B4B5C5C5C5C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C7C7C7C7C7C7C7C7C",
      INIT_1C => X"FFEFAD8D09866565555586B8FA0AFAE9E9F9F9F9FA0A0A1A1A1A2B2B3B3B3B3B",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"278BFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"2B2A1A2A1A1919F8C6B5F73849382807F6171717273848585859695859696969",
      INIT_22 => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C5C5C5B5B5B5B5B4B4B3B3B",
      INIT_23 => X"2B2B3B3B3B5C5C5C5C5C5C5C5C5C5C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_24 => X"FFFFFFFFDECE7CF9967565655586B8E9FAF9E9E9E9E9F9F9FA0A0A0A1A2A2A2B",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"695928BCFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"2B2B1A1A0A1A090909D6B5E62848493817060617172737485858585858585848",
      INIT_2A => X"6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C5C5C5C5C5C5B5B5B4B4B4B4B4B3B",
      INIT_2B => X"1A1A1A2A2B2B4B4B4B4B5B5B5B5C5C5C5C5C5C5C5C6C6C6C6C6C6C6C6C6C6C6C",
      INIT_2C => X"FFFFFFFFFFFFFFCEAE6CE8857575656576A7E90AF9D9E9E9E9E9F9F9FA0A0A1A",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"584859387AEEFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"3B2B1A1A0A0AFAF9F9F8E7B5D607384848270606070627374858585858585859",
      INIT_32 => X"6C6C6C6C5C5C6C6C5C5C5C5C6C6C5C5C5C5C5C5C5C5C5B5B4B4B4B4B4B4B4B4B",
      INIT_33 => X"0A0A0A0A1A1A1A3B3B3B4B4B4B4B4B4B4B4B5B5B5C5C5C5C5C5C5C5C5C5C5C5C",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDFAD5BF9A76555655565A7E9FAFAE9E9E9E9E9E9E9F9",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"486948484928CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"3A3A2A1A1A0AFAF9E9D8E8E8B5B5F72849494817E5F617063738485858585858",
      INIT_3A => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5B5B4B4B4B4B4B4B3B3B3B",
      INIT_3B => X"E9F9F9F9F9090A0A3B3B3B3B3B3B3B3B4B4B4B4B4B5B5B5B5B5B5B5C5C5C5B5B",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEFAD5BE886656555556596C8E9E9E9E9E9D9D9",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"585858485938288BEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"3A2A3A2A1A1A0AF9E9E9D8E8D8C6C5D61749494927F6E5061706384848585858",
      INIT_42 => X"5B5B5B5B5C5C5C5C5C5C5C5C5B5B5B5C5C5C5C5B4B4B4B4B4B4B4B3B3B3B3B3B",
      INIT_43 => X"D9D8D9E9E9E9E9F9F91A2A2B2B3B3B3B3B3B3B3B3B4B4B4B4B4B4B4B4B5B5B5B",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFAE5BF986555565555586A7D9E9E9E9",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"485858584859381759CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"3A2A2A2A2A1A0909F9E9E9D8C8D8D7B6C5F62849592706060606173838484858",
      INIT_4A => X"4B4B4B4B4B4B4B4B4B4B4B4B5C5B4B4B5B5B5B5B4B4B4B4B4B4B4B3B3B3B3B3A",
      INIT_4B => X"D8E9E9E9D8D8D8D8E9E91A1A1A2A2A2A2A2B2B3B3B3B3B3B3B4B4B4B4B4B4B4B",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFAE6CF976556555556575A7C8",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_50 => X"484848585848484817189CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"2A2A2A1A1A091909F9F9E9D8D8D8C7D7C6A5D61748484817F606170617483848",
      INIT_52 => X"3B3B3B3B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B3B3B3B3B3B3B3B2A2A2A",
      INIT_53 => X"7586A7C8E9E9E8D8C8D8D8090A0A0A1A1A1A1A2A2A2B2B2B3B3B3B3B3B3B3B3B",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDF9E5DB8556555556555",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_58 => X"38484848484848485927176AEEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"2A1A1A1A1A0909F909F9E8E8D8C8C7C7C7C6B6C5F7384948381706F606273838",
      INIT_5A => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2A2A",
      INIT_5B => X"655454657596B7C8D8D8C8C8E9F9F9F90A0A0A0A0A1A1A1A2A2A2A2A2A2A2B2B",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFFFFFFFFFFFFFFFFFBE1AA765656565",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_60 => X"38273838484848484838381749DEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"1A1A1A1A09090909F9F8E8E8D8D8D7C7C7B6B6B5B5E618494948271707F60738",
      INIT_62 => X"2A2A2A2A2A2A3A3A3B3B3A3A3B3B3B3B3B3B3B3B3B3A3B3B3B2A2A2A2A2A2A2A",
      INIT_63 => X"65655554545454657596B7C8C8D9D9E9E9E9F9F9F90A0A0A0A1A1A1A1A1A1A2A",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFFFFFFFFFFFFFFFCE6C96756565",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_68 => X"27272738383838383848483817389CFFFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"1A1A09090909F9F9F9E8E8E8D8D8C7C7C7C7B6B69594C5073849383827070617",
      INIT_6A => X"1A1A1A1A1A1A1A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A1A1A1A",
      INIT_6B => X"6565656555655555545454658696D8D8C8D8D8D9E9E9E9F9F9F9F9090A0A1A1A",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFFFEFEFFFFFEFBE4AB66565",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_70 => X"F617281717382838383838383827278BEEFFEFEFFFEFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"090909F9F9F9F9E9E8E8D8D8D8D8C7C7B7B7B6A695847394D6173838382817F6",
      INIT_72 => X"F9090909090909091A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A0A09",
      INIT_73 => X"665655454545555545554444545464C8C8C8C8C8C8C8C8D8D8D9E9E9E9F9F9F9",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFEFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFDFDFDF8D098655",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"F6F6061727272728272727272838271759DDFFFFFFFFEFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"09F9F9F9F9E9E9E8E8D8D8D8C7C7C7C7C7B7B7A69584736363A5F71838383817",
      INIT_7A => X"F9F9F9F9F9F9F9F9F9090909090909090A0A0A0A0A0A0A0A09090909090909F9",
      INIT_7B => X"65665656464646455555555555545454C8C8C8C8B8B7B8C8C8C8C8D8D8D8E9E9",
      INIT_7C => X"FFFFEFFFFFFFFFFFFFEFFFEFEFEFEFFFFFFFEFEFEFFFFFFFFFFFEFDFBF4CB865",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000FDFFFFFFF",
      INITP_01 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003F7FFBFFF",
      INITP_02 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFE038000000000000000000000000F9FFFFFF",
      INITP_03 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFF0000000000000000000000000007EFFFFFF",
      INITP_04 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFF8000000000000000000000000001F7FF7FF",
      INITP_05 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFF80000000000000000000000000007DFF9FF",
      INITP_06 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFC0000000000000000000000000001E7FEFF",
      INITP_07 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFE0000000000000000000000000000F9FC7F",
      INITP_08 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFF00000001800000000000000000003E003F",
      INITP_09 => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFF00000003C00000000000000000000F111F",
      INITP_0A => X"FFFFFFFFFFFFFF7FFFFFFFFFFFFFFF80000003FFF0000000000000000003C00F",
      INITP_0B => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFC0000001FFFFC00000000000000000E00F",
      INITP_0C => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF0000000FFFFFC0000000000000000380F",
      INITP_0D => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF80000007FFFFF80000000000000000E0F",
      INITP_0E => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC0000001FFFFFF800000000000060030F",
      INITP_0F => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF00000003FFFFFF0000000000001800FF",
      INIT_00 => X"2807F6061727272727273738382717172828CDEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"F9F9E9E9D9D8D8D8D8D8D8C8C7C7C7B7B7B7B7A685757463636383D618283848",
      INIT_02 => X"D8D8D8D8E8E8E9E9E9E9E9E9E9E9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9",
      INIT_03 => X"6555655556565656565656566565656564648696B7C8C8C8B8B8B8B8C8C8C8C8",
      INIT_04 => X"FFFFFFFFEFFFFFFFFFFFFFFFEFDFDFEFEFDFDFFFFFFFFFFFFFFFFFEFCF6CF987",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"38382706F6061717272727272738171738F617ACEEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"E8E8E8E8D8D8D8D8C8C8C8C8B7B7B7B7B7B7B6A6969674646363637394E62828",
      INIT_0A => X"B7C7C8D8D8D8D8D8D8C8C8D8D8D8D8D8E8E8E8E8E9E9E9E9E9E9E9E9E9E9E8E8",
      INIT_0B => X"655556555666464646465656565655656565546464758596A7B7C8C8B8B8B8B8",
      INIT_0C => X"FFFFFFFFFFFFFFEFFFFFFFFFFFEFDFDFBF8E6D3B3B6CADBEDEEFDEBE9D7C09B7",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"2838382806F6F6060717172727272717171707077AFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"D8D8D8D8D8D7D7D7D7C7C7C7C7C7B7B7B7B7A6A696957564545353536373C5F7",
      INIT_12 => X"B8B7B7B7B7B7C7C7C7C7C8C8C8C8C8C8C8D8D8D8D8D8E8D8D8D8D8D8D8D8D8D8",
      INIT_13 => X"75555566564545563636364646464646555565646454545464758596A7A7B7B8",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFEFFFFFFFFFEFDFDFCF4DC987775665A6E7192919F8C7A6",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"D6072838382706F6060717171717172727172707077AFEFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"D7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7B7A696858574645353535363536383",
      INIT_1A => X"96A6A7B7B7B7A7A7B7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7D7C7C7D7C7D7D7C7",
      INIT_1B => X"6464656555454656463636363636363646464656656564646464545454646575",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFEFFFFFEFEFEFDFAF2C884646361514124363646463",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"7394E60728383817F60607071717171717170727F6077ADEFFFFFFFFFFFFFFFF",
      INIT_21 => X"C7C7C7C7C7C7C7C7C7C7C6C6C7C7C7C7B7B7A6A6957564645453435353536363",
      INIT_22 => X"64646475858696A7A7B7B7B7B7B7A7A6A7A7A7B7B7B7B7B7B7C7C7C7C7C7C7C7",
      INIT_23 => X"4363748564756645252636372727272727273636366565656565545454545454",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFDFBF8F0B7826374737274745444333",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"636383B5F61728382807F606070707171717171717E6F66ADDFFFFFFFFFFFFFF",
      INIT_29 => X"C7B7B7B7A6A6A6A6A6A6A6A6B6B6B6B6A6A69695757464545353534353535353",
      INIT_2A => X"545464645454546464758696A6A6A6A6A6A7B7B7B7A7A7A7B7B7B7B7B7B7B7B7",
      INIT_2B => X"3433435363647555454536261616271717161626262656566665555554545454",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFCF5ECA47373727171727164645",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"5363737394C5F728382817F6F607070707070707060617F66AEEFFFFFFFFFFFF",
      INIT_31 => X"9686868686867575656575757575858585857565655444444343435353536363",
      INIT_32 => X"5554545454646464645353545464758585959696A6A6A6A6A6A6A6A6A6A69696",
      INIT_33 => X"2636353433436364757555353637271727272727374757464646564656565565",
      INIT_34 => X"FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEFDFBF3D99372717171707071717",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"536363738383A4D50728382807F6F607060606060706F6F6E659DDFFFFFFFFFF",
      INIT_39 => X"7565544444444444444444444445454554545554444444344433434353535353",
      INIT_3A => X"5665555554545464636364646454545453546464747585858595969696968575",
      INIT_3B => X"0717172736353433436474655546362627273758788999BA3736464646465656",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAF1C893728070707070707",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"6353737373848383A4E61728382817F6F6F6F6F6F6F6F6F6F6F77ABDFFFFFFFF",
      INIT_41 => X"5454444445454545454545454545554545555555554545455555654444645343",
      INIT_42 => X"5666566655556564646363636363636464646454545354646464646464646454",
      INIT_43 => X"0707070707072747453433547565555646363768A9DAFB0B1C57686767676767",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFAF0B6827170808080707",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"64637463737383948393B4E617282817F6F6F606F6D6E617F6C5F76ADEFFFFFF",
      INIT_49 => X"5454545555555555555555555656565656565656464646464656565645658564",
      INIT_4A => X"B9A8978777666655556564646463636363636463646464646464636453535454",
      INIT_4B => X"070707070707070707374655444465555556677899DA2C4C5D6DCADADADACAC9",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFDFCF8EFB68272818080808",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"8675C7A68494848383949394C5F607283817F6F6F6E6F6E6E6D6D6F76ADEFFFF",
      INIT_51 => X"4354545555655555565656565656565656565656565656464646565656666675",
      INIT_52 => X"3C2B1B0AF9E9C8A8977665656575646464636363636353636464646463636453",
      INIT_53 => X"080707070707070707070716365746354555566698DA1C4D6D8D8D2C4C4D3C3C",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFEFEFCF8FDA473728070708",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_57 => X"FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"76656575F8D684849494949493A4C5F6172828F6D5E6F6E6D6E6D6C5189CFFFF",
      INIT_59 => X"6453546465556566555555565656555556565656565656565656565646465656",
      INIT_5A => X"6D6C6C6C5C5C4B3B1B0AE9C8A786756575646464646453535353536363636364",
      INIT_5B => X"070807070707070707070708170716373636355687B8EA2C5D7D8D9D6D7D7D7D",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFEFEF9EDA5816272807",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"556565868585E7D694949494949493A4C5F6172828F6D6E6E6D5C5D6075ABDFF",
      INIT_61 => X"6363535454656555555655556565655555555555666665656566565656565555",
      INIT_62 => X"9D9D9D8D8C7C7C7C6B5B4C4B2B1AE9B896767565645464645453535353535363",
      INIT_63 => X"08181808071717070707080807071707071727262667B9FB3C6C7D8D9D9D9D9D",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFDFEFAE2B47282807",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"55656565658574B6F8C6A5A594A4A4A494A4D5F6172817E6C5D5D5D507398BDE",
      INIT_69 => X"5353535353546565655545556565656555555555555555555555555565656555",
      INIT_6A => X"ADBDADADADAD9C8C8C8C7C6B6C5B5B4B2BFAC8A7867565555564545464635353",
      INIT_6B => X"080707080807070707070707070707070707171717161657CA2C6D7C8C9D9D9D",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCF5C983718",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"6464546464646464641918B594A494A4A4A4A4A4D5F62818F6C5C5E628498CCD",
      INIT_71 => X"6363535252434364757555554645556555555454545454545454545454546464",
      INIT_72 => X"9D9DADADADADADAD9D9D9C8C8C7C7C7B6B5B4B2B0AE9B8977655555554546464",
      INIT_73 => X"2818180808080708080808070707071717070707070707172636982B6C7C8C9D",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF6EBA37",
      INIT_75 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"646364645454545364B6D78C29B5B594A4A4A4A4A4B4D5F6172828495A7BACCD",
      INIT_79 => X"5464636363535343336475655555565555655454545454545454545454545464",
      INIT_7A => X"9C9DADADADADADBDADADAD9D9D8C8C8C8C8C6B6B5C4B2B1AE9C8976655554554",
      INIT_7B => X"7917180808080808070808080807070717171707070707070717273666C84B8C",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF2C",
      INIT_7D => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF80000000FFFFFFF000000000003E003F",
      INITP_01 => X"FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE00000003FFFFFFE000000000FFF801F",
      INITP_02 => X"FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF80000001FFFFFFFC00000000FFFE007",
      INITP_03 => X"3FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE00000007FFFFFFF800000007FFF801",
      INITP_04 => X"07FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC0000000FFFFFFFF00000003FFFE00",
      INITP_05 => X"01FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF00000003FFFFFFFC0000000FFFF80",
      INITP_06 => X"007FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC00000007FFFFFFF80000007FFFE0",
      INITP_07 => X"001FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF80000001FFFFFFFF0000001FFFF8",
      INITP_08 => X"C007FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE00000003FFFFFFFC0000007FFFF",
      INITP_09 => X"F001FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFC0000000FFFFFFFF8000003FFFF",
      INITP_0A => X"FE007FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000003FFFFFFFE000001FFFF",
      INITP_0B => X"FF801FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE0000000FFFFFFFFC00001FFFF",
      INITP_0C => X"FFF007FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFC0000003FFFFFFFF80001FFFF",
      INITP_0D => X"FFFE01FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF0000000FFFFFFFFE0007FFFF",
      INITP_0E => X"FFFF807FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFC0000003FFFFFFFFC03FFFFF",
      INITP_0F => X"FFFFF03FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE0000000FFFFFFFFF80FFFFF",
      INIT_00 => X"64538484848495B6D7E7296BADBD18C5B5A4A4A4A4A4A4B4D5F717179CCDCEDE",
      INIT_01 => X"4555555454535363534343656555555555656565655454545454547443537464",
      INIT_02 => X"0AAD9D9D9D9DADADADADADADAD9D9D9D8C8C8C8C7C7C6B5B5B4B2A09D8A77655",
      INIT_03 => X"9EEA581718080808080708080808080807070717170707070707070727363576",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_05 => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"5363B6F8292929394A6B8C9CBDDEDFCE28C5B5B4A4A4B4B4B4B4E6071728CDFF",
      INIT_09 => X"9776555555545454636353434355665555555565656565646464646474646474",
      INIT_0A => X"46558C9C9D9D9D9DADADADADADADADAD9D9D8D8C8C8C8C7C7B6B6B5B4B3A09D8",
      INIT_0B => X"FFDF7DB847280808080808070808080808080707070707070707070707072737",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"747453C65BADBDBDBDBECEDFEFFFFFFFEFBD28C5B5B5A4A4B4B4B4C5E6070728",
      INIT_11 => X"2B0AC89776555555546463635343436566555555556565656565656464646453",
      INIT_12 => X"0726577C8C8C9C9D9DADADADADADADADADADAD9D9D9D8C8C8C8C7C7C6B6B5B4B",
      INIT_13 => X"FFFFFFDF7DB84738080808080807070808080808070707070707070707070707",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"0728DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"64647453A56BDFFFFFEFEFEFEFEFEFFFFFFFEEBD28C5B5B4A4A4B4B4B4C5E607",
      INIT_19 => X"5B5B4B2A09D89776555554646463534354656655555545556565656565656464",
      INIT_1A => X"07071716A72A7C8C8C9D9DADADADADADADBDADADADAD9D9D9D9C8C8C8C8C7C6C",
      INIT_1B => X"FFFFFFFFFFDF8DD9572708080808080707070808080808070707070707070707",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"E6F60728DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"64646484646319EFFFEFFFFFFFFFFFFFFFFFFFFFFFCD49C5B5B5B4A4B4B4B4C5",
      INIT_21 => X"7C7C6C6C5B3B2A0AC89765555464645353435465665545454555556565656565",
      INIT_22 => X"07070707175655D85C7C8C9DADADBDBDBDBDBDBDBDBDADADAD9D9D9D9C9C8C8C",
      INIT_23 => X"FFFFFFFFFFFFFFEF9D0B78270808080808070707070707080808080807070707",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"B5C5D6F6F628DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"65656564647453A57CFFEFFFFFFFFFFFFFFFFFFFFFFFFFCD6AD6C5C5B4B4B4B4",
      INIT_29 => X"9C8C8C7C7C7C5B4B3B2AF9B77665555464635343546566554545455555556565",
      INIT_2A => X"070707070707475645A72B5C8C9DADADBDBDBDBEBDBDBDBDADADADADADADAD9D",
      INIT_2B => X"FFFFFFFFFFFFEFFFEFEFAE3C9837170808080808070707070707080808080707",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"B5B5C5C5D6F6F628DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"65656565656464646408CEFFEFFFFFFFFFFFFFFFFFFFFFFFFFCD7BE6C5C5B5B4",
      INIT_31 => X"ADADAD9D9C8C7C7C6C5B4B3B19E9A77655646454534354656555454645555555",
      INIT_32 => X"070707070707071737465676E94B7C8C9DADADBDBDBEBDBDBEBEBEBDBDADADAD",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFEFFFFFCE6DDA4727070707080707070717070707080808",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"B5B5B5B5C5C5D6F6F728EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"55656565656565647564956BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE9CF7C5B5",
      INIT_39 => X"BEADADADADADAD9D7C8C8C6C5B5B3A1AC8876565645443435465655545564656",
      INIT_3A => X"0808070707070707072816265655973B6C8C9DADADBDBDBEBECEBEBEBEBEBEBE",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8D0B882717170707070707070717070707",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"B5C5C5B5C5C5C5C5D5E6E628DEFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"455555656565657575748553E8DEFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEEBD07",
      INIT_41 => X"CEBEBEBEBEBDBDADADAD9C8C8C7C7C6B4A2AE9A8766554544343657565455545",
      INIT_42 => X"0707080807070707070707071737464576F96C8C8C9DADBDBDBDCECECECECECE",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBE4CC9362627170707080707071717",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"BD28D6D5D6C5C5C5B5C5D5E6E628EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"55555566756555656575747443A56BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_49 => X"CECECECECEBEBEBEBEBDADAD9D9C8C8C8C7B5B4B0AD997756554444444656565",
      INIT_4A => X"17170707080807070707070707070727364566D95C7C8CADBDBDBECECECECECE",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8E1B77362627070708070707",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFCD5AF7D6D6D6D6C5B4C5D5E6D618EEFFEFFFFFEFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"7665656565656575858574546474B64ADFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"DEDECECECECECECECEBEBEBEBDBDADAD9D9C8C7C7B5B2BFAC886655444446576",
      INIT_52 => X"070707170707070807070707070707071717364655B84B7C9DADBDBDCECECECE",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE5CD967363717070807",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFCE8C18D6D6D6E6C5B4C5E6D6D618DEFFFFEFFFEFFFFFFFFFFFFFFFFF",
      INIT_58 => X"5465655465757575757464646485D7299DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"DEDEDEDEDEDEDECECECECECECEBEBDBDADAD9D9C9C8C7C6C3B1AE9A775555544",
      INIT_5A => X"0707070707070707070807070707070707081717364655A74B7C9DADADBDBECE",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFDF9E3BA846371707",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFDEBD39E6D6D6E6D5C5C5D6D6E607CEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"55444565657585757585746474B6F84A8CCEEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"CECEDEDEDEDEDEDEDEDECECECECECEBEBEBDBDADAD9D9C8C8C7C5B4B1AC89666",
      INIT_62 => X"17070707070707070707070707070707070707070717374655A74B7C9DADADBE",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCF7D0A8736",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFEFCE6B08E6E6E6D6C5D5D6D5D518CDFFFFFFEFFFFFFFFFFF",
      INIT_68 => X"B886554534444454646484A5E7083A8CCEDFEFFFEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"BECEDEDEDEDEDEDEDEDEDEDECECECECECEBEBEBDBDBDADAD9D9C8C8C7C6C3BF9",
      INIT_6A => X"A93717170707171717170707070807070707070707070707374655A74B7C9DAD",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAE3C",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFDEAD5A07F7E6E6D5D5D6D5C539EEFFFFFFEFFFFFFF",
      INIT_70 => X"5C2BD9976655554454A6093A5A8CADCEEFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"ADBEBECEDEDEDEDEDEDEDEDEDEDEDECECECECEBEBDBDADADADADAD9D9D9C7C6C",
      INIT_72 => X"AF3D992727170627363616060708080707071707070707070707374655B74B7C",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFEFFFFFFFEFCE8B28F7E6E6D6C5D6C5C55AFFFFFFFFEFFF",
      INIT_78 => X"8C8C6C4C0AB87766563465F9AEDFDEDEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"5B8CADBECEDEDEDEDEDEDEDEDEDEDEDEDEDECECECECEBEBDADADADADAD9D9D9D",
      INIT_7A => X"FFDF7EBA261717062657465646270707070707070707070707070727474655B7",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDECE7B29E6C6C6C5A59428CEFFEFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFE1FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF00000003FFFFFFFFE03FFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFC0000001FFFFFFFFFC0FFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE0780000FFFFFFFFFF03FFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF03F00007FFFFFFFFFE07FF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF80F80003FFFFFFFFFF81FF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE07F0003FFFFFFFFFFF07F",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF01FFC03FFFFFFFFFFFC0F",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFF03",
      INITP_08 => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFC0",
      INITP_09 => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFF8",
      INITP_0A => X"81FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFE",
      INITP_0B => X"F03FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF",
      INITP_0C => X"FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF80FFFFFFFFFFFFFFFFF",
      INITP_0D => X"FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFF",
      INITP_0E => X"FFC07FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF01FFFFFFFFFFFFFFFF",
      INITP_0F => X"FFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFF",
      INIT_00 => X"9D9D9C9C8D6C1BE99856466655A79EEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"76F98DADBDCECEDEDEDEDEDEDEDEDEDECECEDEDECECECECECEBEBDBDBDBDADAD",
      INIT_02 => X"EFEFDF8ECA583748485857256656462616070708070707070707071727364645",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEBD8C39F7B5B5E618ADFFFFFF",
      INIT_08 => X"ADADAD9DAD9C9D7C3B0AB967465645866CEFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"5655A73B9DADCECEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDECECECECEBDBDBDBDBD",
      INIT_0A => X"FFFFEFEF9F1C4738483869DCFBB9766556560708070707070707070717263646",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCE9C7B5A6B9CCEFFFF",
      INIT_10 => X"BDBDBDADADADAD9D8D7C5C2BEA98565646660ACFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"675655970A6CADBDCEDEDFEFEFEFEFDFDEDEDEDEDEDEDEDEDECECECEBEBEBDBD",
      INIT_12 => X"FFFFFFFFEFBF2D8938392849BB1D4D7D4BF99706071717171717171717161647",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDEDEEFEFEFEF",
      INIT_18 => X"BEBDBDBDBDBDADADAD9D9D8D6C4C0BB977564656B8AEFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"57565645860A8DAEBDCEDEEFEFEFEFEFEFEFDFDEDEDEDEDEDEDEDEDECECECEBE",
      INIT_1A => X"FFFFFFFFFFFFDF6EBB383939398A1D5E6D8D8D7D574737363636373726363636",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"CECEBEBEBDBDBEBDBDAD9D9D9D9D7C6C2BEA88574646766CEFFFFFFFFFFFFFFF",
      INIT_21 => X"4656563465C83B8DADBECEDEEFEFFFEFEFEFEFEFEFDFDEDEDEDEDEDEDEDEDECE",
      INIT_22 => X"FFFFFFFFFFFFFFEFAFFC591919296ACC4EAFCFCEBE5545455677565656564646",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"DEDECECECECEBEBEBEBEBDAD9D9DADAD8D7C4C0BA9573646561ADFFFFFFFFFFF",
      INIT_29 => X"5555556665A71A7DBECEBECEEFEFFFFFFFFFFFFFFFEFEFEFEFEFDFDEDEDEDEDE",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFCF6EAA081A1A29AC3E8FCFEFEE4C1AD997755465555555",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"DEDEDEDECECECECEBEBEBEBEBEADADADAEAD9D9D6C2BC967374746B8BEFFFFFF",
      INIT_31 => X"C8C7B7B7C8E82A8DBEAEBEDEEFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFDFDF",
      INIT_32 => X"FFFFFFFFFFFFFFFFEFFFDFAFFB482909196BFD7FBFEFFFBEBEAE8D6C4B2AD8D8",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"EFEFDFDEDEDEDEDECECECEBEBEBEBEAEAEADAEADADAD7C3BEA78273736669DEF",
      INIT_39 => X"BEBEAEAE9D9DAEBFCFEFCECEFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFEFCF4D9A39191A4ABC4EAFEFFFDEDEBEBECFEFDFCE",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"1ADFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"EFEFEFEFEFDFDEDEDEDECECECECEBEBEBEBDADADADADAD9D8C5CFAA937064756",
      INIT_41 => X"EFEFEFEFEFEFEFEFEFEFDFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFEFDF8FCA5839193A7B1D8FCFFFFFFFFFEFEFEFEF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"3746C89DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFEFEFEFEFDFDEDEDEDEDECECECEBEBEBEBDADAEAEADADAD8C6C2BCA4816",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBF3D89393A2A4ABB5EBFDFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"48273736766CEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFEFEFEFEFDFDEDEDEDECECECECEBEBEBEBEBEBEAEADAD9D7C4CDA",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFDF8FCB5939294A6A0D9FDFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"4CEA68272747452BDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFEFEFEFEFEFDEDEDEDECECECECECEBEBECDCEBEAEAEADAD8C",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFEFEFEFFFFFEFCF3D69392A195AAB4EBFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"AD9D6C0B8927173725C9BEEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFEFEFEFEFEFDFDFDEDEDECECECECECECECDCEBEAEAEAE",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFFFEFAFEB49291A197BEC8FEFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"9EAEAD9D6C2CAA27172736878DEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFDFDFDEDECECECECECECEDDDEBEAE",
      INIT_69 => X"FFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFFFEF6E99291A1A3A9B2DEFEF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"BEAE9EAEBEAD7D3CCB48172747663BDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFDFDFDEDECECECECECECEEEEE",
      INIT_71 => X"FFFFFFFFFFDFEFEFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAFFC491A1A1A6BECCF",
      INIT_73 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"EEEECEAEAEBEBEAD9D4CEB6827063736E9BEEFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFDFDFDFDEDECECECECEDE",
      INIT_79 => X"AFEFFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7EBB290A1A2A9B",
      INIT_7B => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"CEDEDEDECECECECEBEAE8D6D0B8837170726778EDFEFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF07FFFFFFFFFFFFFFF",
      INITP_01 => X"FFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF83FFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFE0FFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF83FFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFC1FFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF07FFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFC3FFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE0FFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF87FFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFC1FFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE07FFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF81FFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE07FFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF01FFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFC07FFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF01FFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFDFDEDEDEDEDEDE",
      INIT_01 => X"4A7EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFBF3D79291A2A",
      INIT_03 => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"DEDEDEDECEDEDEDEDECEBEAE8D7D1B9937170717565CCFEFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFDEDEDEDE",
      INIT_09 => X"2A3A1D9FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9FEB4929",
      INIT_0B => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"DEDEDEDEDEDEDEDEDEDEDECEBEBE9E7D2CA947170717461BCFEFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFDFDE",
      INIT_11 => X"39292ACC4EBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF5E9A",
      INIT_13 => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"DFDFDEDEDEDEDEDEDEDEDEDEDECECEBE9E7D2CBA5817071746C9AFEFEFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEF",
      INIT_19 => X"0C59292A7BFD7FCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"EFEFEFEFDFDEDEDEDEDEDEDEDEDEDECECEBEAE7D4DDA5817071736877EEFEFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEF",
      INIT_21 => X"FF7EBB39195ABB3EAFCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFEFEFEFEFEFEFDFDEDEDEDEDEDEDEDEDECECEBEAE8D5DFB6817070736675DDF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFEF4D8A29397AFC6ECFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"2CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFEFEFEFEFEFEFEFDFDEDEDEDEDECECECECECEBEAE8D6D0C782717072757",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFEFFFFFBE1C482A49BB3D9FDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"16360BBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFEFEFEFEFEFEFDFDEDEDEDEDECECECECEBEBEBE9D7D2C89271807",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFEFEFFFFFAEFB092A59DC6EBFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"07181736B99EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFEFEFEFEFDFDEDEDEDEDECECECECEBEBEBE9E6D1B9937",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFEFFFEF7E1909197A0C8EDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"AA3807070716A88EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFDFDFDEDEDEDECECECECEBEBEBEAE7D2C",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFEFFFDF380909197A1C9EDFEFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"8D3CCA4807070716887DEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFDFDFEEDEDECECECEBECEBEBEAD",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFEFCA28090A198A1C9EDFEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"BDAD8D4DDA5807071806775DEFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFEFEFDFEFDEDECECEBEBECECE",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFF5D99180909299A1C9EDFEFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"CECECEBD9D5DEB5817070806673CEFFFFFFFEFEFEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFEFDFDFEFDEDECECEBEBE",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFBF2C681809093A9B1D9EDFEFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"BEBEBECECEBD9D6DEB6917080706572BDFFFFFFFEFEFEFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFEFDFDEDEDEDEDECECE",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9EFB581809093AAB2D9EDFEFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"DECEBEBEBECECEBD9D6DFB7918080707460ACEFFFFFFEFEFEFFFFFFFFFFFFFFF",
      INIT_6F => X"EFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFEFDFDEDEDEDEDEDE",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8EDA472809194AAB2D8ECFEFFFFFFF",
      INIT_72 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"DEDEDECECEBEBEBECEBDAD7D1C892808071746FACEFFFFFFFFEFFFFFFFFFFFFF",
      INIT_77 => X"EFEFEFEFFFFFFFEFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFEFDEDEDEDEDE",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF6DB9371808194ABB2D8ECFEFFF",
      INIT_7A => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"DEDECECEDEDECECEBEBEBEBEAD7D2CAA2808071746EABEFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"EFEFEFEFEFEFEFEFEFEFEFEFFFFFFFFFEFEFEFEFEFEFEFEEDEDEDFDFDEDEDEDE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFC07FFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF01FFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFC07FFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF01FFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFC07FFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF01FFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFC07FFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF01FFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFC07FFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF01FFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE07FFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF81FFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE07FF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF81FF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF03F",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFC0F",
      INIT_00 => X"EFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF5DA9380809194ACB4E9FCF",
      INIT_02 => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"DEDEDECECECEDEDEDECEBEBEBEBEAD8D3CBA3808071736EABEFFFFFFFFFFFFFF",
      INIT_07 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFDEDEDEDEDEDEDE",
      INIT_08 => X"9FCFEFEFFFFFFFFFFFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF5D99280809194ACB4E",
      INIT_0A => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"DEDECECECECECECEDEDEDECEBEBEBEAEAD8D3DBA3808071736D9AEFFFFFFFFFF",
      INIT_0F => X"EFEFEFEFEFEFEFEFDFDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFDEDEDEDEDEDE",
      INIT_10 => X"CB5EAFDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF5D992708091949",
      INIT_12 => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"DEDEDEDECECECECECECECEDECECEBEBEAEAE9D7D2CAA2807071736D9AEFFFFFF",
      INIT_17 => X"EFEFEFEFEFEFEFDFDEDEDEDEDEEFEFEFEFEFEFEFEFEFEFEFEFEEEEDEDEDEDEDE",
      INIT_18 => X"1949DC5EAFCFDFEFEFEFEFEFEFEFEFEFDFDFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF4D99270809",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"DEDEDEDECECECECECECECEBECECECECDBEAEAEAE9D6D1C891807071736D9AEFF",
      INIT_1F => X"EFEFEFEFEFEFDFDFDEDEDEDEDEDEDEDEEFEFEFEFEFEFDFDFDFDFDEDEDEDEDEDE",
      INIT_20 => X"1809195ADC5EAFCFDFEFEFEFEFEFEFEFEFEFDEDEDEDEDFDFDFDFEFEFEFEFEFEF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF4D9927",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"DEDEDEDEDEDECECECECECECEBEBECECECECEBEBEBEAE8D5DFB791707071746EA",
      INIT_27 => X"DEDFDFDFDFDFDFDEDEDEDEDEDEDEDEDEDEDEDEDEEFDFDEDEDEDEDEDEDEDEDEDE",
      INIT_28 => X"99371808195ADC5EAECEDFDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDFDEDEDEDEDE",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCF4D",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"46FABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"DEDEDEDEDEDECECECECECECECEBEBEBEBECECECEBEBEAE9E7D3CDB6817080717",
      INIT_2F => X"DEDEDEDEDEDFDEDEDEDEDEDEDEDEDECECECECEDEDEDEDFDEDEDEDEDEDEDEDEDE",
      INIT_30 => X"CF5D99371808295ADC5E9EBEDEDEDEDEDEDEDEDEDEDECECECECEDEDEDEDEDEDE",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"072756FACFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"DEDEDEDEDEDECECECECECECEBEBEBEBEBEBEBEBEBEBEBEBE9D9E6D2CBA480718",
      INIT_37 => X"CECEDEDEDEDEDEDEDEDEDEDECECECECEDECECECECECEDEDEDEDEDECECECEDEDE",
      INIT_38 => X"FFEFCF5DA9372818296ADC5E9EBECEDECECECECECECECECECECECECECECEDEDE",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"07070727572BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"CECECECECEDECECECECECECEBEBEBEBEBEBEADBEBEBEBDBDBDBD9D8D5D0C9A38",
      INIT_3F => X"CECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECE",
      INIT_40 => X"FFFFFFEFCF5DC9471718287AEC4D8EBECECECECECECECECECECECECECECECECE",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"893817171726673CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"CECECECECECECECECECECEBEBEBEBEBEBEBEBDBDADADBDBDADADBDBD9D8D4DEB",
      INIT_47 => X"CECECECECECECECECECECECECECECECECECECECECECEBECECECECECECECECECE",
      INIT_48 => X"FFFFFFFFFFFFDF8DEA571707287AEC3D7DBECECECECECECEBEBEBEBECECECECE",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"3DCB592717172726876DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"CECECECEBEBECECECECECEBEBEBDBEBEBEBEBDBDADBDADADADADADADADAD8D7D",
      INIT_4F => X"BEBEBECECECECECEBEBEBEBECECEBEBEBEBEBEBEBEBEBEBEBDBEBECECECEBEBE",
      INIT_50 => X"FFFFFFFFFFFFFFEFDF9E1B8837382879DB2C7DAEBEBEBEBEBEBEBDBDBDBDBEBE",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"8D7D2DAA481717173725A88EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"BDBEBEBEBEBEBEBDBDBDBDBDBEBDBDBDBEBEBDBDBDBDADADADADAD9DADADADAD",
      INIT_57 => X"BEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBDBDBDBDBDBDBDBDBDBDBEBEBE",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFBE3B9837273869CB2C6DAEBEBDBDBDBDBDBDBDBDBD",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"ADAD8C6D1C9A381707073736E9AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"BEBEBDBDBEBEBEBEBDBDBDBDBDBDBDBDBDBDBDBDBDBDADADADADADAD9D9D9DAD",
      INIT_5F => X"BDBDBEBEBEBEBDBDBDBDBEBEBDBDBDBDBEBEBDBDBDBDBDBDBDBDBDBDBDBDBDBE",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDF5CB946163869BB1C6D9EADADBDBDBDBDBDAD",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"9DADAD9C7C5CFB792807071626572BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDADADBDADADADADADADADAD9D9D9D",
      INIT_67 => X"ADADADADBDBDBDBDBDBDBDBDBDBDBDADADBDBDBDBDBDBDBDADADADADBDADADAD",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7DEA68372758AA0C5D8D9DADADADADAD",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"8D8D9D9D9C9C7C3CDB691707071726885DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADAD9D9DADAD9D",
      INIT_6F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFEFEFFFFFFFFFFFFEF9E1B8826274899FB4C7D9D9DADAD",
      INIT_71 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"9D9D8D8D8D9D9C8C6C2CBA581707172736B98EEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADAD9D9D9D9D9D9D",
      INIT_77 => X"9D9DADAD9D9D9DADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_78 => X"FFFFFFFFFFFFEEEECDCDCDCDCDCCCCCCBCBCEDFFEF7DC946374879CA2C6D8D9D",
      INIT_79 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"8D8D7D7D7D8D8C8C8C7C3B1C883737171636564CCFEFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"9D9D9D9D9D9D9D9D9D9D9D9D9D9D9DAD9D9D9D9D9D9D9D9D9D9D9DAD9D9D9D8D",
      INIT_7F => X"8DAD9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9DADAD9D9D9D9D9D9D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"7FFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF03",
      INITP_01 => X"1FFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFC0",
      INITP_02 => X"03FFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF8",
      INITP_03 => X"C07FFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE",
      INITP_04 => X"F01FFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF",
      INITP_05 => X"FE07FFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF",
      INITP_06 => X"FFF0FFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF",
      INITP_07 => X"FFFE3FFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF",
      INITP_08 => X"FFFFEFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFF",
      INITP_09 => X"FFFFFCFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF",
      INITP_0A => X"FFFFFF1FFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF",
      INITP_0B => X"FFFFFFF1FFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INITP_0C => X"FFFFFFFE07FFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INITP_0D => X"FFFFFFFFE0003BFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INITP_0E => X"FFFFFFFFFC000FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INITP_0F => X"FFFFFFFFFFC007FFFFACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFEEDEDDCDDDDDDDEDEDECDCDBBBBAAA896849F8873627489A0C5C",
      INIT_01 => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"8C8C8C7C7D7D7C8C9C8C7C6C2CEB784737262757A78DEFEFEFFFFFFFFFFFFFFF",
      INIT_06 => X"9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D",
      INIT_07 => X"CB2C6C8C8D8D8D8D8D8D8D8D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D",
      INIT_08 => X"FFFFFFFFFFFEDEDDDDEDEDEDEDEDEDFDFCFCFBEBCABAA9886747F78567373879",
      INIT_09 => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"9C9C8C8C8C8C7C7C8C8C9C8C7C5C2BCA7836263736560ABEEFEFEFFFFFFFFFFF",
      INIT_0E => X"9D8D8D8D8D8C8C8C9D9D9D9D9D9D9D9D9C9D9D9D9D9D8D8D8D8D9C9C9C9C9C9C",
      INIT_0F => X"4768BA1B5C7C8D8C7C8C8C8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C9D9D",
      INIT_10 => X"FFFFFFFFFFEFDDDDDDDDEDFDFDEDFDFDEDFDFCFCEBEBEBCAB998774606A57656",
      INIT_11 => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"9C9C8C8C8C8C8C8C7C7C8C8C8C7C6C3BFBA96726365736777DDFEFEFFFEFFFFF",
      INIT_16 => X"8C8C8C8C8C8C8C8C7C8C8C8C8C8C8C8C9C8C8C8C8C9C8C8C8C8C8C8C8C8C9C9C",
      INIT_17 => X"85655667A8EA2B4C7C7C7C7C8C8C8C8C7C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C",
      INIT_18 => X"FFFFFFFFFFFFDFCDBCDDEDFDFDFDFDFCFCFCFCECECECEBEBEBCAB9A8875616D5",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"8C8C8C8C8C8C8C8C8C8C8C8C8C8C7C6C4B1BDA9857365746660BCFEFEFFFFFEF",
      INIT_1E => X"7C7C7C7C7C7C7C7C7C7C7C7C7C8C8C8C8C8C8C8C8C8C8C8C8C8C7C7C7C7C8C8C",
      INIT_1F => X"4606C595757697C9FB2C5C6C6C7C6C7C7C7C7C7C7C7C8C8C8C8C7C7C7C7C7C7C",
      INIT_20 => X"FFFFFFFFFFFFFFFFCE9CCCDCEDFDFCFCFCFCFCFCECECECEBEBEBDBCAC9C9A877",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"7C7C7C8C8C8C8C8C8C8C7C7B7C8C8C7C6C5C2BFAB97846465645A89EEFFFDFFF",
      INIT_26 => X"7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C8C8C7C7C7C7C8C7C7C7C7C7C7C",
      INIT_27 => X"A8875625E5B4948586B8EA3C4B6B6C6C6C6C6C7C6C7C7C7C7C7C7C7C7C7C7C7C",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFCE8BABDCECFCFCFCFCFCFCFBEBDBDBEBEBDBDBCADAC9",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"EFFFFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"7C6C7C7C7C7C7C7B6B6B7C7C6C6B7B7B7C5B4C3BFBCA9967465656973BDFFFFF",
      INIT_2E => X"5B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C7C",
      INIT_2F => X"DACAA998775726F5C5A59596C81A4B5B5B5B5B6C6C6C5B6B6B6B6B6B6B6B6B5B",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFDE9C8AABCBECFCFCFBEBEBEBDBDBDBDBDBDBDBDA",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"7C7C6C6C6C6B6B6B6C6B6B6B6C6C6B5B5B6B5B4B3B1BDAA978574656761AEFFF",
      INIT_36 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B6B6B6B6B6B6B6B7C6B6B6B7C7C6B6B",
      INIT_37 => X"EBEBFBFBEBEBEBCABA895827D6A6B7F94B4B4B4B5B5B5B4B5B5B5B5B5B5B5B5B",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAD7A7A89AACBEBEBEBEBDBDADACADADADA",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"6B6B6B6B6B6B6B5B5B5B5B5B5B4B4B4B4B4B4B4B3B3B1BEAA8774667566509BE",
      INIT_3E => X"4B4B4A4B5B5B4B4B5B5B5B5B5B5B5B5B4B5B5B5B5B5B5B5B6B6B6B6B6B6B6B6B",
      INIT_3F => X"DBEBFBFCFCFCFCECECECEBCA997937F6D6E7293A4A4B4B4B4B3A3B4B4B4B4B4B",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEAC8B59586899AABABABAA999A9CA",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"5B5B5B5B6B5B5B5B5B5B4B4B4B4B4B4B4B4B4B3B4B3B2B1BFAC988676745650A",
      INIT_46 => X"2A2A3A3A4B4B4B4B4A3A3A3A4A4A4A4A4A4B4B4B4A4A4A5B5B5B5B5B5B5B5B5B",
      INIT_47 => X"99A9BADBFCFCFCFCFCECECFCFCEBCAB9783706E608294A4A3A3A3A3A3B3A3A3A",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDEBC8B696968584757576878",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"099DCEDDDDEDFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"4B4B4B4A4A4A5B5B5B5B4B4B4B4B3A3A3A3A3B3B4B4B3A3A2A0AE9B876655586",
      INIT_4E => X"2A2A2A2A2A2A2A2A3A3A3A4A4A4A3A3A3A3A3A3A4A4A3A4A4A4A4A4A4A4A4B4B",
      INIT_4F => X"2637475789CAFCFCFCFDFDEDEDECECEBEBDAB9884716E5F718393939392A2A2A",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEECDAC9B7A59483727",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"6485C6D6E51647373747586889ABDCEDFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4B4A3A3A3A3A3A3A4A3A2A09D8A78675",
      INIT_56 => X"191919291919191929292929292929293A3A3A3A3A3A3A3A3A3A3A4A4A4A4A4A",
      INIT_57 => X"AB8A79696868AAECFDFCFCFDEDEDEDECECFBEBDADAB98857F5E5E60728393929",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEDECDBCAB",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"9594A594B4E5F5164646576888898999999ACBEDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A4A4A4A4A4A5A4A19E7B695",
      INIT_5E => X"182829191808080819191919292919191929292929292929292929292A2A2A2A",
      INIT_5F => X"EEEEDEDEEDCCBBBBDCFDFDFDFCFCEDEDECECFCFCFBEADAC9A8784716E5D5E607",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"D6B49493A3C4064746466778778899A9B9CACADABACBDCFEFFFFFFFFFFFFFFFF",
      INIT_65 => X"2929292929292929292A2A2A2A292A2A2A2A29392939494949494938383817F7",
      INIT_66 => X"D4C4D5D5F7070818181818180808080919191919191919191919191919191929",
      INIT_67 => X"FFFFFFFFDFFFFFFEDDCCCCECFDFDFDFDFDFCFCFCFBFCFBEBEADAB998674716F5",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"48382716F5E40525252546677777A8A8A9B9C9C9DADADACABACCEDFFFFFFFFFF",
      INIT_6D => X"1919191919191919191919191919191919191929292949494938282717163737",
      INIT_6E => X"563605D4B4B4C5C5D6E7F7E7E7E7F8F7E7F8080808F808080808080808080809",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFCDABABCCDCEDEDFDFCFCFCFCFBFBFBFBEBDAB9A97767",
      INIT_70 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"7878788878787867465656668777778898A8B9D9EAEAEAEAEADBCBCBBBDCFEFF",
      INIT_75 => X"F8F8080808080808191919191919090908080819182828281717161626375768",
      INIT_76 => X"A88767463615F5D4B4A393838394A4B5A595A5D608393A290808080808F8F8F8",
      INIT_77 => X"FFFFFFFFFFFFEFEFEFEFFFFFCD8B7A9BCCDCECFCFCFCFCFCFCFBFBFBEBDAC9B9",
      INIT_78 => X"FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FCFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"8899A9A9B9B9B9B9B9A99898988787878898A8A8B9C9D9D9EAEAFBDADADBDBCB",
      INIT_7D => X"3A2929191918180808F808F80808F8F808180818181817070606051636576878",
      INIT_7E => X"DAC9A898876756361505E4D4D4C4B4A392727363A4289CBDAD8C9C8C7C6B5B4A",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEEAC6A498AAABBDCECFCFCFCEBFBFBFBFBEA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFF807FFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INITP_01 => X"FFFFFFFFFFFE0FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INITP_02 => X"FFFFFFFFFFFF3FFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000001",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"CACADADCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"8898A9B9C9C9C9D9D9C9C9B9A8A8A8A89888888798A8B9C9D9DAEAEAEAEBEBEB",
      INIT_05 => X"AEAD9D9D9C8C8C7C7C7B6B5B4A3A3A3A291908D6D6E6F6E6E5E5F5F536566788",
      INIT_06 => X"FBEAD9C9A89887776746362505F4E4D4C4C4C4B4C5077BDEFFEFDEDEDEDECEBE",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD9B7A696979899ACBDCFCECFCFBFB",
      INIT_08 => X"FFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"EBEBEBEBDBAACDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"98A9A9B9CADADADADAEAEADADACAC9A9A8989898989898A9B9C9DADAEAEAEBEB",
      INIT_0D => X"FFFFEFEFEFEFEFEFDFDEDECECEBEADAD9D9C8C6B19C694B4C4C4D50536476788",
      INIT_0E => X"CACADACAC9B9999888674736261505F5E4C4D4E517289CBDEEFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDBC8A79584848687989AABA",
      INIT_10 => X"FFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"EBDBDBDBDBCBBA8ACDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"8898A9B9C9C9DADADADAEAEAEBEADADACAA99899998878788899A9B9CACADADA",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFEFEFDFDFCE6BF7C5C5D5E506264767",
      INIT_16 => X"48586878788878786867574726161606F5F60617487AACDDFFFFFFFFFFFFFFEF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDDCC9B7959483727",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"CACACACACBAA796899BBEEFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"678898A9B9CACADADADAEAEAEAEBEBEBDACACA9968575757475768788899A9BA",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9D4A07F6F6274857",
      INIT_1E => X"7A6938372727272616161616261616272727486A9BBCDEEEFFFFEFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDDCDAC9B",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"58686868686868685879CCFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"475888AAA9B9CADADAEAEAEBEBEBEBEBDBDBCABAA98958373737474847474757",
      INIT_25 => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE9C59270627",
      INIT_26 => X"FEEECDCDBCBC9B9B8A7A7A7A8A8A9B9BABBCBCCDDDEEFFFFFFFFFFEFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"484747474747584848699ADCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"4827273747677889A9A9A9B9BABABABABABAAAAA99895889BBBBAB8A7A595858",
      INIT_2D => X"FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDEBC8A",
      INIT_2E => X"FFFFFFFFFFEEFFEEDEDDCDCDCDCDDDDEEEEEEEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"BCBCACABABABABABABBCCCDDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"EEDDAB7A59583726263647475757686878787878686858488ADCFEFFEEDDDDCD",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFEFEEEEEEEEEEEEEEEEEEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFEEDDCCAB8A7958585858585858585868796969799BBCFEFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFEEDEDDCDCDCCCCCCCCCCCCCCCCDCDDDDDDDDEEFEFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFEFEFEFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"EFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"EFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"00000000000000000000000000000000000000000000000000000000000000FF",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(16),
      I3 => addra(15),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__18_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(16),
      I3 => addra(15),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__17_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(16),
      I3 => addra(15),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(16),
      I3 => addra(15),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(16),
      I3 => addra(15),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__22_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(16),
      I3 => addra(15),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__21_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__21_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(16),
      I3 => addra(15),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__20_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(16),
      I3 => addra(15),
      I4 => addra(14),
      I5 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__19_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(16),
      I3 => addrb(15),
      I4 => addrb(14),
      I5 => addrb(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__19_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 1) => addrb(12 downto 0),
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 2),
      DOBDO(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(1 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1_n_0\,
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(16),
      I2 => addra(15),
      I3 => ena,
      I4 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(16),
      I2 => addrb(15),
      I3 => enb,
      I4 => addrb(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 48 to 48 );
  signal enb_array : STD_LOGIC_VECTOR ( 48 to 48 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => addrb(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => dina(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => p_2_out(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => p_2_out(8),
      ENARDEN => ena_array(48),
      ENBWREN => enb_array(48),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra_13_sn_1,
      I1 => addra(11),
      O => ena_array(48)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => addra(13),
      I1 => ena,
      I2 => addra(15),
      I3 => addra(16),
      I4 => addra(14),
      I5 => addra(12),
      O => addra_13_sn_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addrb_13_sn_1,
      I1 => addrb(11),
      O => enb_array(48)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => addrb(13),
      I1 => enb,
      I2 => addrb(15),
      I3 => addrb(16),
      I4 => addrb(14),
      I5 => addrb(12),
      O => addrb_13_sn_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFCFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFC3FFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF3C3FFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C001E0017F8FFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C000000003FE7FFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF981F80000300FC7FFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF9807E00000001FE3FFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF9C000000000007FF3FFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFCC000000000000FF73FFFFFFFFFFFF",
      INIT_0D => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFEC1C00F0000007FE073FFFFFFFFFFF",
      INIT_0E => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF30601FFC000187000F3FFFFFFFFFF",
      INIT_0F => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF700077C1E0F9F07E00F3FFFFFFFFF",
      INIT_10 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFB6403E0C783FFC07C0033FFFFFFFF",
      INIT_11 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFD879FFFE720D7F00F00077FFFFFFF",
      INIT_12 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFE87E03FFF04C4FC03C001F7FFFFFF",
      INIT_13 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFE57C801FE04304E003E003F7FFFFF",
      INIT_14 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF43C3E7C099001C000F80006FFFFF",
      INIT_15 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFA98E000F822007E003F0000CFFFF",
      INIT_16 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFD18C1B03982C031C007C0000DFFF",
      INIT_17 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE598FFE41982005FC001C0008BFF",
      INIT_18 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF868700000F8401FF00030000B3F",
      INIT_19 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF9A4E010000B0003FF000000023F",
      INIT_1A => X"5FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFCF5E0FFC001B80F7FE000000006",
      INIT_1B => X"0FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF6F1FFFC00BE0167F800000000",
      INIT_1C => X"E5FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFBA70FFFFE007607EFF00000000",
      INIT_1D => X"7F1FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFCD13FFFFFC0D261FCE40000000",
      INIT_1E => X"FFF3FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFE699FFE01F800AC1FEE0000000",
      INIT_1F => X"FFE7FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF34CFFE400F800CC3FF0200003",
      INIT_20 => X"FFF09FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFD863FEE001E003087F8000000",
      INIT_21 => X"3FF8E7FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFED33FFFDFF1C004E9FE000600",
      INIT_22 => X"07FC3AFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFE89FFFFA0310020D73F007E0",
      INIT_23 => X"F0FFFE4FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFD4EFFBF9A21400AC101F837E",
      INIT_24 => X"FF1FFF05FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFEE37F0777FF20613C903F8DF",
      INIT_25 => X"FF63FFC0BFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF459F99F000741E78CB87E1F",
      INIT_26 => X"9FECFFC00FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFD68FCAEF400E91AE1930FC1",
      INIT_27 => X"FBB13FE001FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEA07EE7FF000D41B039A033",
      INIT_28 => X"7FB88FF0007FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF601F227DC7017829839303",
      INIT_29 => X"0FF3E3FC001FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFD407D1EC2FE02E0AE03020",
      INIT_2A => X"617F01FF000FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFEA21E9FC7BFC0B82780736",
      INIT_2B => X"0601E07FC0217FFFFFFFFF7FFFFFFFFFFFFFFFFFFFF4807479FFFF3160977870",
      INIT_2C => X"7260003FF8003FFFFFFFFFDFFFFFFFFFFFFFFFFFFFF9401C38FFFFEE59643F07",
      INIT_2D => X"0736000FFFBC83FFFFFFFFF7FFFFFFFFFFFFFFFFFFFED00E9C7FFFFB94F843E0",
      INIT_2E => X"F0F7400FFF3E7D7FFFFFFFFDFFFFFFFFFFFFFFFFFFFE4803C41FFFFFF53E3F7F",
      INIT_2F => X"FE0E241FFFC717BFFFFFFFFF7FFFFFFFFFFFFFFFFFC0C200D60FFFFFF94E0FEF",
      INIT_30 => X"DCE0F67FF87081EBFFFFFFFFDFFFFFFFFFFFFFFFFFC7E1003583FFFFFE53837C",
      INIT_31 => X"F9FC06E7FE04307CFFFFFFFFF7FFFFFFFFFFFFFFFFF7F8C10A60FFFFFF94E0DF",
      INIT_32 => X"FF9F80E0FC00DC1F5FFFFFFFFDFFFFFFFFFFFFFFFFFB803002B0FFFFFFEF7033",
      INIT_33 => X"9FF8F03C4E001C07FFFFFFFFFF7FFFFFFFFFFFFFFFF9801A008C3FFFFFF29C14",
      INIT_34 => X"23FFC31F1CC00787FAFFFFFFFFDFFFFFFFFFFFFFFFFEC005CC261FFFFFFC8F27",
      INIT_35 => X"C4FFFC6FC3CF01FDFFBFFFFFFFF7FFFFFFFFFFFFFFFF6003220587FFFFFF57C4",
      INIT_36 => X"A08FFFD1FF3730FF7FF7FFFFFFFDFFFFFFFFFFFFFFFFB800D08161FFFFFF99F1",
      INIT_37 => X"1009FF89E021A712DFFDFFFFFFFF7FFFFFFFFFFFFFFFEC00242038FFFFFFC8F8",
      INIT_38 => X"D8030797678032021BEBBFFFFFFFDFFFFFFFFFFFFFFFF70018080A3FFFFFF53E",
      INIT_39 => X"F200000803FE0100C2FAFFFFFFFFF7FFFFFFFFFFFFFFFDC00702029FFFFFF09F",
      INIT_3A => X"EA80007A00F8001C187EFBFFFFFFFDFFFFFFFFFFFFFFFEE003218027FFFFF967",
      INIT_3B => X"F6E0000D0FC0000D83739F7FFFFFFF7FFFFFFFFFFFFFFF7000AE6019FFFFFCB1",
      INIT_3C => X"FD58020380E00003B824F7DFFFFFFFDFFFFFFFFFFFFFFFDC00679C057FFFFE19",
      INIT_3D => X"7CD28980A0080000120679FFFFFFFFF7FFFFFFFFFFFFFFFE2033D7035FFFFF38",
      INIT_3E => X"7FF4FCC85C0007FC02411FFDFFFFFFFDFFFFFFFFFFFFFFFB0809F80049FFFF14",
      INIT_3F => X"3E00E7F17B0026FF0008EFEFBFFFFFFF7FFFFFFFFFFFFFFF80027E0F9C9FFFB4",
      INIT_40 => X"30C703987A000F81800D9FF3FFFFFFFFDFFFFFFFFFFFFFFF4001AFB3E0C9FE36",
      INIT_41 => X"1E01418BDD020C7F3801B3F8FFFFFFFFF7FFFFFFFFFFFFFFD0004BF07C0E7FCE",
      INIT_42 => X"FFFFDED87E8082FC3FC0B67E3FFFFFFFFDFFFFFFFFFFFFFFEC0031FF9F80FC7C",
      INIT_43 => X"FFFFF4788F0000F683FE36DFDFBFFFFFFF7FFFFFFFFFFFFFFB00097F31F800C0",
      INIT_44 => X"7FFF89E7D21001B93E3FC4D2FBEFFFFFFFDFFFFFFFFFFFFFFEC0063FF23FA000",
      INIT_45 => X"FBFC0022FA01008F70E7F8163C3FFFFFFFF7FFFFFFFFFFFFFF70019FFCCFF800",
      INIT_46 => X"F07C1F800F460C5FFD867E06CF8FFFFFFFFDFFFFFFFFFFFFFFD80043FFD18201",
      INIT_47 => X"607C0FF803E30785FCF8CFE0B7E3FFFFFFFF7FFFFFFFFFFFFFF40130FFF90000",
      INIT_48 => X"FC3C39FE005E31CA5EBF19F81678FFFFFFFFDFFFFFFFFFFFFFFE00583FFFA003",
      INIT_49 => X"FC3E3F7FF8035CF007FFF33F05DE3FFFFFFFF7FFFFFFFFFFFFFE87067FFFF283",
      INIT_4A => X"5F790FFFCE80573941FC7C67C0BB0FFFFFFFFDFFFFFFFFFFFFFFA3D307FFFFA9",
      INIT_4B => X"48E38FFE03FC21CCA01D038CF036C7FFFFFFFF7FFFFFFFFFFFFFE1E58DFFFFE1",
      INIT_4C => X"EFCC81FFC0FF9692281E00E13E0DF1FFFFFFFFDFFFFFFFFFFFFFFC7843FFFFFE",
      INIT_4D => X"FFFCA0F3E01FF0619208201C67837C7FFFFFFFF7FFFFFFFFFFFFFF1E32FFFFFF",
      INIT_4E => X"FFFFA07CE007F8286100000789E06F1FFFFFFFFDFFFFFFFFFFFFFF4F199FFFFF",
      INIT_4F => X"FFFFE41F00787C0B19402001E3381BC7DFFFFFFF7FFFFFFFFFFFFFD3C4F3FFFF",
      INIT_50 => X"FFFFF50FC0070201C65000001C4F06E0FFFFFFFFDFFFFFFFFFFFFFF5F334FFFF",
      INIT_51 => X"FFFFF9C7FBF0C000739400000713E1F83BFFFFFFF7FFFFFFFFFFFFFD7C9DBFFF",
      INIT_52 => X"FFFFFEA3FFFE08000FE5000000C6FA360EFFFFFFFDFFFFFFFFFFFFFF5F6F6FFF",
      INIT_53 => X"FFFFFF99FC07C04403E1403380389E8DC3BFFFFFFF7FFFFFFFFFFFFFD7F3DBFF",
      INIT_54 => X"FFFFFFDCFF07F80F00FC501EC00E278370FFFFFFFFDFFFFFFFFFFFFFF5F9B2FF",
      INIT_55 => X"FFFFFFF63FC3F71BC61A140FB00389E0DCBFFFFFFFF7FFFFFFFFFFFFFF7E7CFF",
      INIT_56 => X"FFFFFFFD8F7BF8ED7E07640FE200F37837A6FFFFFFFDFFFFFFFFFFFFFF9F3F1F",
      INIT_57 => X"FFFFFFFEC7FCFC3BCFC1D107F8803C5E0DE9BFFFFFFF7FFFFFFFFFFFFFEB9FC3",
      INIT_58 => X"3FFFFFFF81E13F0E71F07444FF900F178178DFFFFFFFDFFFFFFFFFFFFFFC67F0",
      INIT_59 => X"0FFFFFFFF87A17839C3C1F917FE403C5E0DE37FFFFFFF7FFFFFFFFFFFFFF53FC",
      INIT_5A => X"83FFFFFFFE3F85C1E78F07F40FFF80F17037FBFFFFFFFDFFFFFFFFFFFFFFF4FE",
      INIT_5B => X"E0FFFFFFFCCFE16078E1E1F503FFE03C5C0DFA7FFFFFFF7FFFFFFFFFFFFFFD3F",
      INIT_5C => X"F8BFFFFFFF27F8287E00787C40FFF80F16037CDFFFFFFFDFFFFFFFFFFFFFFF5F",
      INIT_5D => X"FE6FFFFFFFC1FF1BFFC00E1F303FF403C582DF0FFFFFFFF7FFFFFFFFFFFFFF77",
      INIT_5E => X"7F99FFFFFFFA3FC57FB2034FC80FFC00F340BF87FFFFFFFDFFFFFFFFFFFFFFC9",
      INIT_5F => X"1FF67FFFFFFA87F1B1F8E03330808E407C91AF80FFFFFFFF7FFFFFFFFFFFFFFA",
      INIT_60 => X"CFFC1FFFFFFEE0FCFBFC701C865080381E28F6E0BFFFFFFFDFFFFFFFFFFFFFFF",
      INIT_61 => X"97FF07FFFFFFA83F63801C1E21CC00060F9A3DB89FFFFFFFF7FFFFFFFFFFFFFE",
      INIT_62 => X"E5FF8CFFFFFFEA0C00000F0F9C72800003E487EC27FFFFFFFDFFFFFFFFFFFFFF",
      INIT_63 => X"F87FF30FFFFFFAC4000002C7E71CA00001FD40BB05FFFFFFFF7FFFFFFFFFFFFF",
      INIT_64 => X"FE3FFE83FFFFFF36000003F3F473140600FE302CC0FFFFFFFFDFFFFFFFFFFFFF",
      INIT_65 => X"FF8FFFA0FFFFFFC500003FF87C6EC280203F280B703FFFFFFFF7FFFFFFFFFFFF",
      INIT_66 => X"FFEBFFDE3FFFFFB560000FFE3E278C500C0F9420D82FFFFFFFFDFFFFFFFFFFFF",
      INIT_67 => X"FFFAFFFE8FFFFFFD400003FF071A438A0103C9193407FFFFFFFF7FFFFFFFFFFF",
      INIT_68 => X"FFFEBFFDC1FFFFFF500270FF0185E8F96000F503DB01FFFFFFFFDFFFFFFFFFFF",
      INIT_69 => X"FFFF8FFE947FFFFFEC03FC1F0062FC1F2700F200F6807FFFFFFFF7FFFFFFFFFF",
      INIT_6A => X"FFFFE3FFAD0FFFFF3B80E00300116687C47FF1003E203FFFFFFFFDFFFFFFFFFF",
      INIT_6B => X"FFFFFFFF8A01BFFFCFA0603800C850F1F8E003E387B03FFFFFFFFF7FFFFFFFFF",
      INIT_6C => X"FFFFFF1F974823FFF3C81E0F00F008023E0FFFF9E1CC0FFFFFFFFFDFFFFFFFFF",
      INIT_6D => X"FFFFFFE19FF00C7FFDF70783E03CCA0003C03F08FC2605FFFFFFFFF7FFFFFFFF",
      INIT_6E => X"FFFFFFFD0BF96487FFFEB3C1F900710020378000FF0380FFFFFFFFFDFFFFFFFF",
      INIT_6F => X"FFFFFFFF83FE5043FFFF9C707EF0B9C0040FF007FFE0E0BFFFFFFFFF7FFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFA807FFFE50C707FF8E001A1FF000FB0702FFFFFFFFFDFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFF2200FFFFCA03C3FF85000351E1008F83C17FFFFFFFFF7FFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFD1403FDFF16071FFE28000383FFFFFC4E03FFFFFFFFFDFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFB300480FF340EFFF163800687FFFFD6702FFFFFFFFFF7FFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFE00000001C2E0FFFDB0FF01DB0FFFB3BC07FFFFFFFFFDFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFD100000018680030B07FE01D31FFCCDE05FFFFFFFFFF7FFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFC30000007066001B00C8003D80000E7007FFFFFFFFFDFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFE08000000F0F3F1B00000007E80008BC03FFFFFFFFFF7FFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFE90000003F01E1B000000001E70329E29FFFFFFFFFFDFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFF420000007C00330000000000F80F8F009FFFFFFFFFF7FF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFF44000001F001F800000000003FFF7C13FFFFFFFFFFDFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFA1000000380000000000000007A75E00EFFFFFFFFFF7F",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFF4200000000000000000000000018F007FFFFFFFFFFDF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFE04000000000000000000000000D5800E7FFFFFFFFF7",
      INIT_7E => X"7FFFFFFFFFFFFFFFFFFFFA800000000001000000000000039C00BDFFFFFFFFFD",
      INIT_7F => X"DFFFFFFFFFFFFFFFFFFFFF630000000001600000000000010B21977FFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F7FFFFFFFFFFFFFFFFFFFFE0018000000000000000000001C78003DFFFFFFFFF",
      INIT_01 => X"FDFFFFFFFFFFFFFFFFFFFFFC847000000000000000000000E9E00037FFFFFFFF",
      INIT_02 => X"FF7FFFFFFFFFFFFFFFFFFFFF9087C00000000000000000017CF0065DFFFFFFFF",
      INIT_03 => X"FFDFFFFFFFFFFFFFFFFFFFFFFAD1FE0000000000000000007C7C03977FFFFFFF",
      INIT_04 => X"FFF7FFFFFFFFFFFFFFFFFFFFFD3B3FF000000000000000001EBE00C31FFFFFFF",
      INIT_05 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFB047FE00000000000000000E4F0020FFFFFFFF",
      INIT_06 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFF58CFFF0000000000000000327C03833FFFFFF",
      INIT_07 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFE80FFFF000000000000000181E80E5FFFFFFF",
      INIT_08 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFD0DFFF800000000000007DE47A008E7FFFFF",
      INIT_09 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFC91FFD00000000000003FF23C00063FFFFF",
      INIT_0A => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFC51FFF4000000000001FF89E000B7FFFFF",
      INIT_0B => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFD0F1FFFE00000000003FF8671000AFFFFF",
      INIT_0C => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFE03F9FFFFC00000000FFF833C40023FFFF",
      INIT_0D => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF003F3FFFFFF0E003FFFF831E00007FFFF",
      INIT_0E => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF8407FFFFFFFFFFFFFFFFC187000027FFF",
      INIT_0F => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFE7C0FF97FFFFFFFFFFFFF0D9C00003FFF",
      INIT_10 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFE0403C700FFFFFFFFFFFF0E6F0000DFFF",
      INIT_11 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFE7F20000FC101FFFFFFFFFFF873BC000BFFF",
      INIT_12 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFF098C1401FE0001FFFFFF3000F0CE00017FF",
      INIT_13 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFE04061BF0FFF0000000000000E03380003FF",
      INIT_14 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFF5FC387FFBFDF800000000000E01CC8000FF",
      INIT_15 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFF9F4CC3FFC1FFFC0000000001E00E020007F",
      INIT_16 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF9DB8FFE03FFFFC00003C03F00F818003F",
      INIT_17 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFE03A63F8C03FFF7FE3FFFF1FE1FE26001F",
      INIT_18 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFEE0077CF07F07F0001FF800001C7F81000F",
      INIT_19 => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFF7009EC33C0F0FC0003F00000011FE00147",
      INIT_1A => X"FFFFFFFFFFFFFF7FFFFFFFFFFFFFFF98003C0BFE0F1F0000F00007E053F8801B",
      INIT_1B => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDC0427DCFF0033E000F00000403CFE080F",
      INIT_1C => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEE078BFC0F80023F0018000000057F9009",
      INIT_1D => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF703E1FF63C00067F006000000025FE00B",
      INIT_1E => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFC0787FB9F0000E7C01003FFFFF4FFA42",
      INIT_1F => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE01C0FE47E1000CF80407FFFFC81FC74",
      INIT_20 => X"FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFB80303FC07800019F0101FF203207F19",
      INIT_21 => X"7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF600C0FF01E200032E0007FD2F8E0FCD",
      INIT_22 => X"5FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFD803807E07BF000678200FE9FFF83F1",
      INIT_23 => X"17FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF600F08703FFF000CE0800FABFFE1FC",
      INIT_24 => X"C5FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFA803E0030FFFE0019C2001F3FFF83F",
      INIT_25 => X"F17FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFEB00F80303FFFC002708007D7FFE0F",
      INIT_26 => X"FC5FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFEE03F01C8FFFF000CE2001E3FFFA3",
      INIT_27 => X"1B17FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF1C0FC0381FFFC001BD8007AFFFEC",
      INIT_28 => X"00C5FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFD781E01E07FFFE006FC001E7FFFD",
      INIT_29 => X"C8317FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFAF0780791FFFFC00DF803F5FFFF",
      INIT_2A => X"F60C5FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE9C2000E47FFFFC013C0F63FFFF",
      INIT_2B => X"FE0217FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFD78600181FFFFF802FBFFD7FFF",
      INIT_2C => X"FFB805FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFAF2000F0FFFFFF00CFFED7FFF",
      INIT_2D => X"FFF2017FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFBF000F83FFFFFF013FF2FFFF",
      INIT_2E => X"FFFF403FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFDDC0F3E0FFFFFFC027B3FFFF",
      INIT_2F => X"FFFFA00FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE67000783FFFFFF8047FFFFF",
      INIT_30 => X"FFFFF527FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7F7C07D4FFFFFFF00CBFFFF",
      INIT_31 => X"FFFFFE77FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF5C781E43FFFFFFC01B7FFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE8F5FFFABFFFFFFFE027FFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF47FCFFD7FFFFFFFF80D7FF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC1F8001DFFFFFFFFF032FF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE8FCBE43FFFFFFFFFE04FF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF43FF40DFFFFFFFFFF898F",
      INIT_37 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFE073",
      INIT_38 => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFE87FFFFFFFFFFFFFFF84A",
      INIT_39 => X"E7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFE0B",
      INIT_3A => X"BCFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFC2",
      INIT_3B => X"A77FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF0BFFFFFFFFFFFFFFFFC",
      INIT_3C => X"F1CFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FC79FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF7",
      INIT_3E => X"FFDEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF57FFFFFFFFFFFFFFFF",
      INIT_3F => X"FFF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFD5FFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFDFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFBCFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFA7FFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF9FFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF6FFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFDBFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFA7FFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE1FFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF87FFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE1FFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE87FFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFDD3FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE3FFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFF34FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFD8FFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFEB3FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF67FFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFACFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF1FFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFDE97FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF87FFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFF385FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF07FFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFDE17FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFC1FFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFF7B5FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF07FFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFED7FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFC1FFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFA5FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF0FFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFD93FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFC3FFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFF64FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF8FFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFDB3FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFE3FFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFE7CFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFA9FFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFE7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFB3FFFF",
      INIT_5A => X"FFFFFFFFFFFFFFE3EFBFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFD8FFFF",
      INIT_5B => X"FFFFFFFFFFFFFFF87BEFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF13FFF",
      INIT_5C => X"FFFFFFFFFFFFFFFC1EFDFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFD67FF",
      INIT_5D => X"FFFF9FE23FFFFFC3037FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFC7F79FF",
      INIT_5E => X"FBFC0000057F6160C0DF7FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF0FBCA3F",
      INIT_5F => X"DC5C80000001001FF0778FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFE73E6ACF",
      INIT_60 => X"00000000000000000C1DE3FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFEDE01E09",
      INIT_61 => X"6E000000000000000006D3FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF583C073",
      INIT_62 => X"6900000000000000000024FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFA81F002",
      INIT_63 => X"0D000000000000000000183FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF43FC60",
      INIT_64 => X"F9800000000000000000047FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF23FF1F",
      INIT_65 => X"FF9800000000000000000307FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC8FFC7",
      INIT_66 => X"F802E000000000000000018FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFE1FF3",
      INIT_67 => X"33005E4031003000000000C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF8001",
      INIT_68 => X"20F00BF7FFFFFFF00F000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFA802",
      INIT_69 => X"3C3F051FFFFFFFFFFFE002378007FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF19C",
      INIT_6A => X"901FF0907FFFFFFFFFFC3FF320399FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF28",
      INIT_6B => X"81CFFE0D805EFFFFFFFFFF061F0023FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFB",
      INIT_6C => X"FFA67F83CC000007FFFFF81E3C40057FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_6D => X"FFC98FC07CFC00007FFFFE700FF0F827FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_6E => X"FFF203F03FFC1700000070C000B7E799FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_6F => X"FFFD403E8FFFF007C00001800003F0793FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF",
      INIT_70 => X"FFFFA80001FFF7FF007F1F3600007C1F27FFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_71 => X"FFFFF51C00004CFFFFFC1770E3E003079DFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_72 => X"FFFFFE5BC00034FFFFFFFF7E3FFC01C0637FFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_73 => X"FFFFFFF24001C9FFFFFFFF0801FE05D0029FFFFFFFFFFFFFFFFFFFFFFFDFFFFF",
      INIT_74 => X"FFFFFFFF8F03C7FFFFFFFFE0100000000E4FFFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INIT_75 => X"FFFFFFFFFF803FFFFFFFFFFE80000167F057FFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFA6000070FFE7FFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFF9BFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC3FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000807FFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE01F8000030003FFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007E0000000001FFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF01C00F00000000000FFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFC0601FFC0001800000FFFFFFFFFFF",
      INIT_0F => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF800007C1E0F9F000000FFFFFFFFFF",
      INIT_10 => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFC600000C783FFC000000FFFFFFFFF",
      INIT_11 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFE00000007E0D7F0000000FFFFFFFF",
      INIT_12 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000C4FC0000000FFFFFFF",
      INIT_13 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFF9000000000304E00000000FFFFFF",
      INIT_14 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF8003FFC000001C000000001FFFFF",
      INIT_15 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFC80FFFFF800007E000000003FFFF",
      INIT_16 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFC780003FC000000003FFF",
      INIT_17 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFA1FFFFFE780007FC000000007FF",
      INIT_18 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF38001FF000000000FF",
      INIT_19 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFE47FFEFFFF70003FF000000000F",
      INIT_1A => X"3FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF07FF003FFE78007FE000000001",
      INIT_1B => X"07FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF07FE0003FFC60007F800000000",
      INIT_1C => X"E4FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFC3FF00001FF8E000FF00000000",
      INIT_1D => X"7F3FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF1FC000003F39E000FC0000000",
      INIT_1E => X"FFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF8FE001FE07FF1C000E0000000",
      INIT_1F => X"FFFEFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFC7F001BFF07FE3C0000200003",
      INIT_20 => X"FFFFBFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFE3FC011FFE1FFCF8000000000",
      INIT_21 => X"3FFFEFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF1FC0003FFE3FFB1800000600",
      INIT_22 => X"07FFF9FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF8FE0000603EFFFF3000007E0",
      INIT_23 => X"F0FFFE3FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFE7F00406801BFFDFF00003FE",
      INIT_24 => X"FF1FFF03FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF3F80F8A2003F9FFF70000FF",
      INIT_25 => X"FFE3FFC07FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF8BE07E057F87E1F8F78001F",
      INIT_26 => X"1FFCFFC007FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE5F03B13FFF0FE5E1EF0001",
      INIT_27 => X"03FF3FE000FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF3F81E402FFF1FE703E6000",
      INIT_28 => X"003F8FF0007FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF8FE0E0837FFE7FD803EF00",
      INIT_29 => X"0003E3FC003FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFE7F830337FFFCFF6003FE0",
      INIT_2A => X"E00001FF0007FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF3FE18003FFFF3FDC007CE",
      INIT_2B => X"FE00007FC020FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF8FF8C07FFFFFE7F70007F",
      INIT_2C => X"7DE0003FF8001FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFE7FE207FFFFFF9E9DC007",
      INIT_2D => X"07CE000FFFBC87FFFFFFFFF7FFFFFFFFFFFFFFFFFFFF1FF183FFFFFFE7073C00",
      INIT_2E => X"00F8C00FFFFE7CFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF8FFC43FFFFFFF9C1EF80",
      INIT_2F => X"000FDC1FFFFF179FFFFFFFFF7FFFFFFFFFFFFFFFFFFF03FF31FFFFFFFE71FBF0",
      INIT_30 => X"E000F9FFF87F81EFFFFFFFFFDFFFFFFFFFFFFFFFFFF801FFCC7FFFFFFF9C7EFF",
      INIT_31 => X"FE00071FFE07F07CFFFFFFFFF7FFFFFFFFFFFFFFFFF800FEF61FFFFFFFE71FBF",
      INIT_32 => X"FFE000FFFC00FC1F7FFFFFFFFDFFFFFFFFFFFFFFFFFC003FFD8FFFFFFFF38FEF",
      INIT_33 => X"7FFF003FBE001C07F7FFFFFFFF7FFFFFFFFFFFFFFFFE001DFF43FFFFFFFCE3F3",
      INIT_34 => X"DFFFFC1FE3C00787FBFFFFFFFFDFFFFFFFFFFFFFFFFF000673D1FFFFFFFF30D0",
      INIT_35 => X"3BFFFF8FFC3F03FDFFBFFFFFFFF7FFFFFFFFFFFFFFFF8003FDFC7FFFFFFF983D",
      INIT_36 => X"9F7FFFE1FFC0F0FF7FFFFFFFFFFDFFFFFFFFFFFFFFFFC000F77F1FFFFFFFEE0F",
      INIT_37 => X"CFF7FFF1FFFE1F1FDFFDFFFFFFFF7FFFFFFFFFFFFFFFF00039DFE7FFFFFFF307",
      INIT_38 => X"37FCFFE7F87FCD83FBFFFFFFFFFFDFFFFFFFFFFFFFFFF8001D77F9FFFFFFF9C1",
      INIT_39 => X"09FFFFF3FC01FFC0FEFFEFFFFFFFF7FFFFFFFFFFFFFFFE0007DDFE7FFFFFFEE0",
      INIT_3A => X"167FFF83FF07FFFC1FFFFBFFFFFFFDFFFFFFFFFFFFFFFF0003B67F9FFFFFFE78",
      INIT_3B => X"099FFFF1F03FFFF38393FFFFFFFFFF7FFFFFFFFFFFFFFF8000FD9FF7FFFFFF3E",
      INIT_3C => X"02C7FDFCFF1FFFFC783CFFFFFFFFFFDFFFFFFFFFFFFFFFE0007763FCFFFFFFDE",
      INIT_3D => X"8331767F3FF7FFFFEE067FF7FFFFFFF7FFFFFFFFFFFFFFF0203DF8FF3FFFFFCF",
      INIT_3E => X"800C033793FFF803FDC11FFDFFFFFFFDFFFFFFFFFFFFFFFC080FFBFFC7FFFFE7",
      INIT_3F => X"C1FFE00E8CFFF900FFF8EFFFFFFFFFFF7FFFFFFFFFFFFFFE0003BF707C7FFFC7",
      INIT_40 => X"CF38FF8783FFF07E7FF39FFFEFFFFFFFDFFFFFFFFFFFFFFF8001FFDC1FC7FFC7",
      INIT_41 => X"E1FEC1F821FDF00FC7FE73FFFBFFFFFFF7FFFFFFFFFFFFFFE00077FB83FE000F",
      INIT_42 => X"0000301F00FF7C02203FCE7FFEFFFFFFFDFFFFFFFFFFFFFFF0003FFEE07FFC7F",
      INIT_43 => X"00000C00E03FFF050C01F9DFFFBFFFFFFF7FFFFFFFFFFFFFFC000FFFDE07FFFF",
      INIT_44 => X"800077E01E1FFFC5D7C03F32FFEFFFFFFFDFFFFFFFFFFFFFFF0007BFFBC05FFF",
      INIT_45 => X"0403FFFE0386FF908CF807EE3FFFFFFFFFF7FFFFFFFFFFFFFF8001EFFF7007FF",
      INIT_46 => X"0F83E07FE077F3C4020781F9CFFFFFFFFFFDFFFFFFFFFFFFFFE0007FFFE67DFE",
      INIT_47 => X"9F83F007FE0FF8630300F01F77FFFFFFFFFF7FFFFFFFFFFFFFF8003DFFFEFFFF",
      INIT_48 => X"03C3C601FFC3CE39A0401E07EE7FFFFFFFFFDFFFFFFFFFFFFFFC001F7FFFCFFC",
      INIT_49 => X"03C1C08007F8630CF01003C0FBDFFFFFFFFFF7FFFFFFFFFFFFFF0707DFFFFCFC",
      INIT_4A => X"6080F000317F18C73F0780783F7BFFFFFFFFFDFFFFFFFFFFFFFFC3C3EFFFFFCE",
      INIT_4B => X"F0FC7001FC03E6339FD2FC0F0FCEFFFFFFFFFF7FFFFFFFFFFFFFF1E1FBFFFFFE",
      INIT_4C => X"FFF0FE003F007F6DE7F97F01C1F3FFFFFFFFFFDFFFFFFFFFFFFFF8787EFFFFFF",
      INIT_4D => X"FFFF3F0C1FE00F9E71FF9FE0787CFFFFFFFFFFF7FFFFFFFFFFFFFE1E3DBFFFFF",
      INIT_4E => X"FFFFCF831FF807C79CFFFFF80E1F9FFFFFFFFFFDFFFFFFFFFFFFFF8F1E4FFFFF",
      INIT_4F => X"FFFFF7E0FFFF83F0E73FFFFE03C7E7FFFFFFFFFF7FFFFFFFFFFFFFE3C717FFFF",
      INIT_50 => X"FFFFF9F03FFFFDFE39CFFFFFE070F9EFFFFFFFFFDFFFFFFFFFFFFFF9F3CDFFFF",
      INIT_51 => X"FFFFFEF8040FFFFF8C73FFFFF81C1E3BFBFFFFFFF7FFFFFFFFFFFFFE7CE37FFF",
      INIT_52 => X"FFFFFF3C0001FFFFF01CFFFFFF0705CEFEFFFFFFFDFFFFFFFFFFFFFF9F70DFFF",
      INIT_53 => X"FFFFFFDE03F83FBBFC1F3FFFFFC0E173FFBFFFFFFF7FFFFFFFFFFFFFE7FC37FF",
      INIT_54 => X"FFFFFFEF00F807F0FF03CFFFFFF0387CFFEFFFFFFFDFFFFFFFFFFFFFF9FE09FF",
      INIT_55 => X"FFFFFFFBC03C08E439E5F3FFFFFC0E1F3F7BFFFFFFF7FFFFFFFFFFFFFE7F827F",
      INIT_56 => X"FFFFFFFFF084071281F89DFFFFFF0387CFDFFFFFFFFDFFFFFFFFFFFFFFDFC0BF",
      INIT_57 => X"FFFFFFFF780303C4303E2FFFFFFFC061F3F7FFFFFFFF7FFFFFFFFFFFFFF3E02F",
      INIT_58 => X"FFFFFFFFDE1EC0F18E0F8BBFFFFFF0187EFFDFFFFFFFDFFFFFFFFFFFFFFE780B",
      INIT_59 => X"BFFFFFFFEF85E07C63C3E04FFFFFFC061F3FF7FFFFFFF7FFFFFFFFFFFFFF9C02",
      INIT_5A => X"6FFFFFFFFBC0783E1870F813FFFFFF018FCFFDFFFFFFFDFFFFFFFFFFFFFFE701",
      INIT_5B => X"1BFFFFFFFEF01E1F871E1E0CFFFFFFC063F3FFFFFFFFFF7FFFFFFFFFFFFFF9C0",
      INIT_5C => X"067FFFFFFFB807C781FF87833FFFFFF019FCFFFFFFFFFFDFFFFFFFFFFFFFFE60",
      INIT_5D => X"01DFFFFFFFEE00F0003FF1E0EFFFFFFC067D3FEFFFFFFFF7FFFFFFFFFFFFFFB8",
      INIT_5E => X"8077FFFFFFF3C03E000DFCB03BFFFFFF03BF4FFBFFFFFFFDFFFFFFFFFFFFFFEE",
      INIT_5F => X"E00DFFFFFFFCF80FC0071FCCCE7FFFFF80EE53FFFFFFFFFF7FFFFFFFFFFFFFF3",
      INIT_60 => X"70037FFFFFFF7F03FC038FE379CFFFFFE03709FFFFFFFFFFDFFFFFFFFFFFFFFD",
      INIT_61 => X"D800DFFFFFFFCFC0FFFFE3E1DE3BFFFFF01DC27FDFFFFFFFF7FFFFFFFFFFFFFF",
      INIT_62 => X"F6007BFFFFFFF3F3FFFFF0F0638E7FFFFC07781FFFFFFFFFFDFFFFFFFFFFFFFF",
      INIT_63 => X"FD800EFFFFFFFCFBFFFFFD3818E39FFFFE01BF47FFFFFFFFFF7FFFFFFFFFFFFF",
      INIT_64 => X"FF4001BFFFFFFFB9FFFFFC0C0B8CF3FFFF004FD3FEFFFFFFFFDFFFFFFFFFFFFF",
      INIT_65 => X"FFD0006FFFFFFFE6FFFFC00783F13E7FFFC037F4FFFFFFFFFFF7FFFFFFFFFFFF",
      INIT_66 => X"FFFC002DFFFFFFF99FFFF001C1E473CFFFF01BDF3FFFFFFFFFFDFFFFFFFFFFFF",
      INIT_67 => X"FFFF00067FFFFFFE7FFFFC00F8F8BC79FFFC0EE6CFF7FFFFFFFF7FFFFFFFFFFF",
      INIT_68 => X"FFFFC002DFFFFFFF9FFD8F00FE7C37071FFF06FC27FFFFFFFFFFDFFFFFFFFFFF",
      INIT_69 => X"FFFFD00153FFFFFFF7FC03E0FF9E07E0E0FF03FF09FEFFFFFFFFF7FFFFFFFFFF",
      INIT_6A => X"FFFFF40034FFFFFFFDFF1FFCFFEF18F83C0001FFC1FFFFFFFFFFFDFFFFFFFFFF",
      INIT_6B => X"FFFFFD005C3FFFFFFF3F9FC7FF37CF1E07E003FC787FFFFFFFFFFF7FFFFFFFFF",
      INIT_6C => X"FFFFFFA07F87FFFFFFEFE1F0FF0FE7FBC1FFFFFE1E3FF7FFFFFFFFDFFFFFFFFF",
      INIT_6D => X"FFFFFFF677E1FFFFFFFBF87C1FC339FF7C3FFFFF03DFFFFFFFFFFFF7FFFFFFFF",
      INIT_6E => X"FFFFFFFE07FD3FFFFFFF3C3E06FF8CFFCFC87FFF00FFFEFFFFFFFFFDFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFF4FFFFFFFEF8F810F473FF9F00FF8001FFFFFFFFFFFFF7FFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFD9FFFFFFF9F38F80079FFE3E00FFF04FFFDFFFFFFFFFDFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFA7FFFFFFF3FC3C007CFFFC6E1EFF707FFFFFFFFFFFFF7FFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFE0FFFFFFFE7F8E001E7FFFCFC000003BFFBFFFFFFFFFDFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFD1FFFFFFFC7F1000F1FFFF8F8000029FFFFFFFFFFFFF7FFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFF87FFFFFFFCFF00038FFFFE1CF0004C7FF7FFFFFFFFFDFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFE0FFFFFFFF8FFFCF8FFFFFE1CE00333FFFFFFFFFFFFF7FFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFF81FFFFFFFF87FFF8FFFFFFC1FFFFFDFFEFFFFFFFFFFDFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFF07FFFFFFFF03FF8FFFFFFF80FFFF97FFFFFFFFFFFFF7FFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFC8FFFFFFFFFE078FFFFFFFFE07FF0FFD6FFFFFFFFFFDFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFF81FFFFFFFFFFF0FFFFFFFFFF00003FFFBFFFFFFFFFF7FF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFE43FFFFFFFFFE07FFFFFFFFFFC001FFEF7FFFFFFFFFDFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFF8587FFFFFFFFFFFFFF7F",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFE3FFFFBFFFFFFFFFDF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFF1DFFFEFFFFFFFFFF7",
      INIT_7E => X"7FFFFFFFFFFFFFFFFFFFFC8FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFD",
      INIT_7F => X"DFFFFFFFFFFFFFFFFFFFFFA0FFFFFFFFFFFFFFFFFFFFFFFE3BDFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F7FFFFFFFFFFFFFFFFFFFFF03E7FFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFF",
      INIT_01 => X"FDFFFFFFFFFFFFFFFFFFFFFE838FFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFF",
      INIT_02 => X"FF7FFFFFFFFFFFFFFFFFFFFFD0783FFFFFFFFFFFFFFFFFFE87FFFFFFFFFFFFFF",
      INIT_03 => X"FFDFFFFFFFFFFFFFFFFFFFFFF2CE01FFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFF",
      INIT_04 => X"FFF7FFFFFFFFFFFFFFFFFFFFFE38C00FFFFFFFFFFFFFFFFFE0FFFFFFBFFFFFFF",
      INIT_05 => X"FFFDFFFFFFFFFFFFFFFFFFFFFFD03801FFFFFFFFFFFFFFFFF07FFFFFEFFFFFFF",
      INIT_06 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFF983000FFFFFFFFFFFFFFFFC3FFFFFF7FFFFFF",
      INIT_07 => X"FFFFDFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFE0FF7FFFDFFFFFF",
      INIT_08 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFFE0C0007FFFFFFFFFFFFF8207FDFFFEFFFFFF",
      INIT_09 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFFE90002FFFFFFFFFFFFFC003FFFFFF7FFFFF",
      INIT_0A => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFF850000BFFFFFFFFFFFE000FFFFFFDFFFFF",
      INIT_0B => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFE0F00001FFFFFFFFFFC0007FEFFFEFFFFF",
      INIT_0C => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF03F800003FFFFFFFF00003FFBFFF7FFFF",
      INIT_0D => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF803F0000000F1FFC000003FFFFFFDFFFF",
      INIT_0E => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFC007E00000000000000001FFFFFFEFFFF",
      INIT_0F => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFC000F00000000000000000E7FFFFF7FFF",
      INIT_10 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFC0003C0000000000000000F9FFFFFFFFF",
      INIT_11 => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFC0000FC0000000000000007C7FFFFEFFF",
      INIT_12 => X"FFFFFFFFFF7FFFFFFFFFFFFFFFFFE080C0001FE00000000000000FF3FFFFF7FF",
      INIT_13 => X"FFFFFFFFFFDFFFFFFFFFFFFFFFFFF07FE0000FFF0000000000000FFCFFFFFBFF",
      INIT_14 => X"FFFFFFFFFFF7FFFFFFFFFFFFFFFFF80FF80003FFF800000000000FFE3F7FFDFF",
      INIT_15 => X"FFFFFFFFFFFDFFFFFFFFFFFFFFFFFC08FC00001FFFC0000000001FFF1FDFFEFF",
      INIT_16 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFC061F800003FFFFC00003C03FFF07E7FF7F",
      INIT_17 => X"FFFFFFFFFFFFDFFFFFFFFFFFFFFFFE1FC3E007003FFFFFE3FFFF1FFE01F9FFBF",
      INIT_18 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFF1FF87C0F8007FFFFFFF800001F807EFFDF",
      INIT_19 => X"FFFFFFFFFFFFFDFFFFFFFFFFFFFFFF8FF60C0FFF00FFFFFFF0000001E01FFFAF",
      INIT_1A => X"FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFC7FFC007FFF01FFFFFF00000005C07FFF7",
      INIT_1B => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE3FBD803FFFFC3FFFFF00000003701F7FB",
      INIT_1C => X"FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF1F87403FFFFFC3FFFF800000005807FFB",
      INIT_1D => X"FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF8FC1E00FFFFFF87FFFE00000002601FF9",
      INIT_1E => X"FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC3F87801FFFFFF07FFF003FFFFF9007B1",
      INIT_1F => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF1FE3F003FFFFFF0FFFC07FFFFF9603F3",
      INIT_20 => X"FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC7FCFC00FFFFFFE1FFF01FFFFF1D80F7",
      INIT_21 => X"FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE1FF3F003FFFFFFC2FF807FFE07F703F",
      INIT_22 => X"FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF87FC7F81FFFFFFF87FE00FFF7FFDC0F",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE1FF0F787FFFFFFF0FF800FFFFFF603",
      INIT_24 => X"3FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC7FC1FFAFFFFFFFE1FE001FDFFFDC0",
      INIT_25 => X"0FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF0FF07FC3FFFFFFFC7F8007FFFFF70",
      INIT_26 => X"03FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFC1FC0FE07FFFFFFF0FE001FBFFFDC",
      INIT_27 => X"E4FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF83F03FC1FFFFFFFE3F8007FFFFF7",
      INIT_28 => X"BF3FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE07E1FE07FFFFFFF8FC001F7FFFF",
      INIT_29 => X"EFCFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFC0F87F80FFFFFFFF1F803FFFFFF",
      INIT_2A => X"FBF3FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF03DFFF03FFFFFFFE3C0F7EFFFF",
      INIT_2B => X"FF7DFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFE079FFE0FFFFFFFFCFBFFCFFFF",
      INIT_2C => X"FFDFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFC0DFFF03FFFFFFFF0FFFCFFFF",
      INIT_2D => X"FFFBFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF00FFF00FFFFFFFFE3FF1FFFF",
      INIT_2E => X"FFFE7FBFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFE03F0C03FFFFFFFFC78FFFFF",
      INIT_2F => X"FFFFCFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF00FFF80FFFFFFFFF86FFFFF",
      INIT_30 => X"FFFFF9EFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF8103F813FFFFFFFFF0BFFFF",
      INIT_31 => X"FFFFFF8FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFCB807E05FFFFFFFFFE3FFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF7F800027FFFFFFFFFC5FFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFBFF00013FFFFFFFFFF17FF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF8001BFFFFFFFFFFC3FF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF7FF3E41FFFFFFFFFFF8BF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFBFFF803FFFFFFFFFFFE0F",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83",
      INIT_38 => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF0",
      INIT_39 => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_3A => X"C1FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"F83FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FF83FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFE07FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF3FFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFE7FFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF9FFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFE7FFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFF3FFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFDFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFF89FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF7FFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFE27FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF9FFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE7FFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFF47FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF9FFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFCFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF3FFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFCFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF3FFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFC8FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFCFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFF23FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF3FFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFCFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFE67FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF3FFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFC7FFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFE47FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF1FFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFC7FFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF0FFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE7FFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF8FFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFE1FFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF87FF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF07F1FF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF83E1C3F",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF1FFFE07",
      INIT_61 => X"1FFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF9FC3FF0",
      INIT_62 => X"E7FFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFCFE0FFE",
      INIT_63 => X"FCFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFE7C039F",
      INIT_64 => X"07BFFFFFFFFFFFFFFFFFF85FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFBC00E0",
      INIT_65 => X"0077FFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFEF0038",
      INIT_66 => X"07FE1FFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFBE00C",
      INIT_67 => X"CCFFC1BFCEFFCFFFFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFEFFFE",
      INIT_68 => X"DF0FF8080000000FF0FFFF86FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFCFFD",
      INIT_69 => X"C3C0FB0000000000001FFDC77FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFDE3",
      INIT_6A => X"1FE00F70000000000003C003FFF87FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFCF",
      INIT_6B => X"FDF001F38000000000000007E0FFEFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFC",
      INIT_6C => X"FF39807C3C0000000000001FC3BFFCFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_6D => X"FFEE703F83FC00000000007FF00F079FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF",
      INIT_6E => X"FFFBFC0FC003F000000000FFFF48187BFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_6F => X"FFFE7FC170000BF8000001FFFFFC0F877FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF",
      INIT_70 => X"FFFFCFFFFE000DFFFF801FC9FFFF83E0EFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF",
      INIT_71 => X"FFFFF9E3FFFFBFFFFFFFE48F1C1FFCF87FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_72 => X"FFFFFF9C3FFFF3FFFFFFFD81C003FE3F9FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_73 => X"FFFFFFFC7FFFC7FFFFFFFFB7FE01FA2FFDBFFFFFFFFFFFFFFFFFFFFFFFDFFFFF",
      INIT_74 => X"FFFFFFFFF0003FFFFFFFFFF7FFFFFFFFF1DFFFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFCFFFFFF07FFCFFFFFFFFFFFFFFFFFFFFFFFFDFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFC7FFFF3F001FFFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE3FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^enb\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \RAM_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => addra(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => addrb(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => dina(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 4),
      DOBDO(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(3 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\,
      REGCEAREGCE => '0',
      REGCEB => enb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_prim_width is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end RAM_blk_mem_gen_prim_width;

architecture STRUCTURE of RAM_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.RAM_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized10\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized12\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra_15_sp_1 : out STD_LOGIC;
    addrb_15_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized13\ is
  signal addra_15_sn_1 : STD_LOGIC;
  signal addrb_15_sn_1 : STD_LOGIC;
begin
  addra_15_sp_1 <= addra_15_sn_1;
  addrb_15_sp_1 <= addrb_15_sn_1;
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addra_15_sp_1 => addra_15_sn_1,
      addrb(16 downto 0) => addrb(16 downto 0),
      addrb_15_sp_1 => addrb_15_sn_1,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized14\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^ena\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \^enb\ : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^ena\ => \^ena\,
      \^enb\ => \^enb\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized22\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized26\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized31\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized32\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized33\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized34\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized35\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized36\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized36\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized37\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized37\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized38\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized38\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized39\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized39\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(1 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1 downto 0),
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(1 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized40\ is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra_13_sp_1 : out STD_LOGIC;
    addrb_13_sp_1 : out STD_LOGIC;
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized40\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sp_1 <= addra_13_sn_1;
  addrb_13_sp_1 <= addrb_13_sn_1;
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(16 downto 0) => addrb(16 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(8 downto 0),
      ena => ena,
      enb => enb,
      p_2_out(8 downto 0) => p_2_out(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized7\ is
  port (
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    \^enb\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => \^enb\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RAM_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ : in STD_LOGIC;
    enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RAM_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \RAM_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \RAM_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\RAM_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(3 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\,
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(3 downto 0) => dina(3 downto 0),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end RAM_blk_mem_gen_generic_cstr;

architecture STRUCTURE of RAM_blk_mem_gen_generic_cstr is
  signal p_2_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_doutb : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
begin
\has_mux_b.B\: entity work.\RAM_blk_mem_gen_mux__parameterized0\
     port map (
      DOBDO(7) => \ramloop[40].ram.r_n_0\,
      DOBDO(6) => \ramloop[40].ram.r_n_1\,
      DOBDO(5) => \ramloop[40].ram.r_n_2\,
      DOBDO(4) => \ramloop[40].ram.r_n_3\,
      DOBDO(3) => \ramloop[40].ram.r_n_4\,
      DOBDO(2) => \ramloop[40].ram.r_n_5\,
      DOBDO(1) => \ramloop[40].ram.r_n_6\,
      DOBDO(0) => \ramloop[40].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[40].ram.r_n_8\,
      DOUTB(0) => \ramloop[15].ram.r_n_2\,
      addrb(5 downto 0) => addrb(16 downto 11),
      clkb => clkb,
      \^doutb\(15 downto 0) => doutb(15 downto 0),
      \doutb[0]\(0) => \ramloop[2].ram.r_n_0\,
      \doutb[0]_0\(0) => \ramloop[1].ram.r_n_0\,
      \doutb[0]_1\(0) => ram_doutb,
      \doutb[14]_INST_0_i_2_0\(7) => \ramloop[39].ram.r_n_0\,
      \doutb[14]_INST_0_i_2_0\(6) => \ramloop[39].ram.r_n_1\,
      \doutb[14]_INST_0_i_2_0\(5) => \ramloop[39].ram.r_n_2\,
      \doutb[14]_INST_0_i_2_0\(4) => \ramloop[39].ram.r_n_3\,
      \doutb[14]_INST_0_i_2_0\(3) => \ramloop[39].ram.r_n_4\,
      \doutb[14]_INST_0_i_2_0\(2) => \ramloop[39].ram.r_n_5\,
      \doutb[14]_INST_0_i_2_0\(1) => \ramloop[39].ram.r_n_6\,
      \doutb[14]_INST_0_i_2_0\(0) => \ramloop[39].ram.r_n_7\,
      \doutb[14]_INST_0_i_2_1\(7) => \ramloop[38].ram.r_n_0\,
      \doutb[14]_INST_0_i_2_1\(6) => \ramloop[38].ram.r_n_1\,
      \doutb[14]_INST_0_i_2_1\(5) => \ramloop[38].ram.r_n_2\,
      \doutb[14]_INST_0_i_2_1\(4) => \ramloop[38].ram.r_n_3\,
      \doutb[14]_INST_0_i_2_1\(3) => \ramloop[38].ram.r_n_4\,
      \doutb[14]_INST_0_i_2_1\(2) => \ramloop[38].ram.r_n_5\,
      \doutb[14]_INST_0_i_2_1\(1) => \ramloop[38].ram.r_n_6\,
      \doutb[14]_INST_0_i_2_1\(0) => \ramloop[38].ram.r_n_7\,
      \doutb[14]_INST_0_i_2_2\(7) => \ramloop[37].ram.r_n_0\,
      \doutb[14]_INST_0_i_2_2\(6) => \ramloop[37].ram.r_n_1\,
      \doutb[14]_INST_0_i_2_2\(5) => \ramloop[37].ram.r_n_2\,
      \doutb[14]_INST_0_i_2_2\(4) => \ramloop[37].ram.r_n_3\,
      \doutb[14]_INST_0_i_2_2\(3) => \ramloop[37].ram.r_n_4\,
      \doutb[14]_INST_0_i_2_2\(2) => \ramloop[37].ram.r_n_5\,
      \doutb[14]_INST_0_i_2_2\(1) => \ramloop[37].ram.r_n_6\,
      \doutb[14]_INST_0_i_2_2\(0) => \ramloop[37].ram.r_n_7\,
      \doutb[14]_INST_0_i_2_3\(7) => \ramloop[36].ram.r_n_0\,
      \doutb[14]_INST_0_i_2_3\(6) => \ramloop[36].ram.r_n_1\,
      \doutb[14]_INST_0_i_2_3\(5) => \ramloop[36].ram.r_n_2\,
      \doutb[14]_INST_0_i_2_3\(4) => \ramloop[36].ram.r_n_3\,
      \doutb[14]_INST_0_i_2_3\(3) => \ramloop[36].ram.r_n_4\,
      \doutb[14]_INST_0_i_2_3\(2) => \ramloop[36].ram.r_n_5\,
      \doutb[14]_INST_0_i_2_3\(1) => \ramloop[36].ram.r_n_6\,
      \doutb[14]_INST_0_i_2_3\(0) => \ramloop[36].ram.r_n_7\,
      \doutb[14]_INST_0_i_2_4\(7) => \ramloop[35].ram.r_n_0\,
      \doutb[14]_INST_0_i_2_4\(6) => \ramloop[35].ram.r_n_1\,
      \doutb[14]_INST_0_i_2_4\(5) => \ramloop[35].ram.r_n_2\,
      \doutb[14]_INST_0_i_2_4\(4) => \ramloop[35].ram.r_n_3\,
      \doutb[14]_INST_0_i_2_4\(3) => \ramloop[35].ram.r_n_4\,
      \doutb[14]_INST_0_i_2_4\(2) => \ramloop[35].ram.r_n_5\,
      \doutb[14]_INST_0_i_2_4\(1) => \ramloop[35].ram.r_n_6\,
      \doutb[14]_INST_0_i_2_4\(0) => \ramloop[35].ram.r_n_7\,
      \doutb[14]_INST_0_i_2_5\(7) => \ramloop[34].ram.r_n_0\,
      \doutb[14]_INST_0_i_2_5\(6) => \ramloop[34].ram.r_n_1\,
      \doutb[14]_INST_0_i_2_5\(5) => \ramloop[34].ram.r_n_2\,
      \doutb[14]_INST_0_i_2_5\(4) => \ramloop[34].ram.r_n_3\,
      \doutb[14]_INST_0_i_2_5\(3) => \ramloop[34].ram.r_n_4\,
      \doutb[14]_INST_0_i_2_5\(2) => \ramloop[34].ram.r_n_5\,
      \doutb[14]_INST_0_i_2_5\(1) => \ramloop[34].ram.r_n_6\,
      \doutb[14]_INST_0_i_2_5\(0) => \ramloop[34].ram.r_n_7\,
      \doutb[14]_INST_0_i_2_6\(7) => \ramloop[33].ram.r_n_0\,
      \doutb[14]_INST_0_i_2_6\(6) => \ramloop[33].ram.r_n_1\,
      \doutb[14]_INST_0_i_2_6\(5) => \ramloop[33].ram.r_n_2\,
      \doutb[14]_INST_0_i_2_6\(4) => \ramloop[33].ram.r_n_3\,
      \doutb[14]_INST_0_i_2_6\(3) => \ramloop[33].ram.r_n_4\,
      \doutb[14]_INST_0_i_2_6\(2) => \ramloop[33].ram.r_n_5\,
      \doutb[14]_INST_0_i_2_6\(1) => \ramloop[33].ram.r_n_6\,
      \doutb[14]_INST_0_i_2_6\(0) => \ramloop[33].ram.r_n_7\,
      \doutb[14]_INST_0_i_3_0\(7) => \ramloop[32].ram.r_n_0\,
      \doutb[14]_INST_0_i_3_0\(6) => \ramloop[32].ram.r_n_1\,
      \doutb[14]_INST_0_i_3_0\(5) => \ramloop[32].ram.r_n_2\,
      \doutb[14]_INST_0_i_3_0\(4) => \ramloop[32].ram.r_n_3\,
      \doutb[14]_INST_0_i_3_0\(3) => \ramloop[32].ram.r_n_4\,
      \doutb[14]_INST_0_i_3_0\(2) => \ramloop[32].ram.r_n_5\,
      \doutb[14]_INST_0_i_3_0\(1) => \ramloop[32].ram.r_n_6\,
      \doutb[14]_INST_0_i_3_0\(0) => \ramloop[32].ram.r_n_7\,
      \doutb[14]_INST_0_i_3_1\(7) => \ramloop[31].ram.r_n_0\,
      \doutb[14]_INST_0_i_3_1\(6) => \ramloop[31].ram.r_n_1\,
      \doutb[14]_INST_0_i_3_1\(5) => \ramloop[31].ram.r_n_2\,
      \doutb[14]_INST_0_i_3_1\(4) => \ramloop[31].ram.r_n_3\,
      \doutb[14]_INST_0_i_3_1\(3) => \ramloop[31].ram.r_n_4\,
      \doutb[14]_INST_0_i_3_1\(2) => \ramloop[31].ram.r_n_5\,
      \doutb[14]_INST_0_i_3_1\(1) => \ramloop[31].ram.r_n_6\,
      \doutb[14]_INST_0_i_3_1\(0) => \ramloop[31].ram.r_n_7\,
      \doutb[14]_INST_0_i_3_2\(7) => \ramloop[30].ram.r_n_0\,
      \doutb[14]_INST_0_i_3_2\(6) => \ramloop[30].ram.r_n_1\,
      \doutb[14]_INST_0_i_3_2\(5) => \ramloop[30].ram.r_n_2\,
      \doutb[14]_INST_0_i_3_2\(4) => \ramloop[30].ram.r_n_3\,
      \doutb[14]_INST_0_i_3_2\(3) => \ramloop[30].ram.r_n_4\,
      \doutb[14]_INST_0_i_3_2\(2) => \ramloop[30].ram.r_n_5\,
      \doutb[14]_INST_0_i_3_2\(1) => \ramloop[30].ram.r_n_6\,
      \doutb[14]_INST_0_i_3_2\(0) => \ramloop[30].ram.r_n_7\,
      \doutb[14]_INST_0_i_3_3\(7) => \ramloop[29].ram.r_n_0\,
      \doutb[14]_INST_0_i_3_3\(6) => \ramloop[29].ram.r_n_1\,
      \doutb[14]_INST_0_i_3_3\(5) => \ramloop[29].ram.r_n_2\,
      \doutb[14]_INST_0_i_3_3\(4) => \ramloop[29].ram.r_n_3\,
      \doutb[14]_INST_0_i_3_3\(3) => \ramloop[29].ram.r_n_4\,
      \doutb[14]_INST_0_i_3_3\(2) => \ramloop[29].ram.r_n_5\,
      \doutb[14]_INST_0_i_3_3\(1) => \ramloop[29].ram.r_n_6\,
      \doutb[14]_INST_0_i_3_3\(0) => \ramloop[29].ram.r_n_7\,
      \doutb[14]_INST_0_i_3_4\(7) => \ramloop[28].ram.r_n_0\,
      \doutb[14]_INST_0_i_3_4\(6) => \ramloop[28].ram.r_n_1\,
      \doutb[14]_INST_0_i_3_4\(5) => \ramloop[28].ram.r_n_2\,
      \doutb[14]_INST_0_i_3_4\(4) => \ramloop[28].ram.r_n_3\,
      \doutb[14]_INST_0_i_3_4\(3) => \ramloop[28].ram.r_n_4\,
      \doutb[14]_INST_0_i_3_4\(2) => \ramloop[28].ram.r_n_5\,
      \doutb[14]_INST_0_i_3_4\(1) => \ramloop[28].ram.r_n_6\,
      \doutb[14]_INST_0_i_3_4\(0) => \ramloop[28].ram.r_n_7\,
      \doutb[14]_INST_0_i_3_5\(7) => \ramloop[27].ram.r_n_0\,
      \doutb[14]_INST_0_i_3_5\(6) => \ramloop[27].ram.r_n_1\,
      \doutb[14]_INST_0_i_3_5\(5) => \ramloop[27].ram.r_n_2\,
      \doutb[14]_INST_0_i_3_5\(4) => \ramloop[27].ram.r_n_3\,
      \doutb[14]_INST_0_i_3_5\(3) => \ramloop[27].ram.r_n_4\,
      \doutb[14]_INST_0_i_3_5\(2) => \ramloop[27].ram.r_n_5\,
      \doutb[14]_INST_0_i_3_5\(1) => \ramloop[27].ram.r_n_6\,
      \doutb[14]_INST_0_i_3_5\(0) => \ramloop[27].ram.r_n_7\,
      \doutb[14]_INST_0_i_3_6\(7) => \ramloop[26].ram.r_n_0\,
      \doutb[14]_INST_0_i_3_6\(6) => \ramloop[26].ram.r_n_1\,
      \doutb[14]_INST_0_i_3_6\(5) => \ramloop[26].ram.r_n_2\,
      \doutb[14]_INST_0_i_3_6\(4) => \ramloop[26].ram.r_n_3\,
      \doutb[14]_INST_0_i_3_6\(3) => \ramloop[26].ram.r_n_4\,
      \doutb[14]_INST_0_i_3_6\(2) => \ramloop[26].ram.r_n_5\,
      \doutb[14]_INST_0_i_3_6\(1) => \ramloop[26].ram.r_n_6\,
      \doutb[14]_INST_0_i_3_6\(0) => \ramloop[26].ram.r_n_7\,
      \doutb[14]_INST_0_i_3_7\(7) => \ramloop[25].ram.r_n_0\,
      \doutb[14]_INST_0_i_3_7\(6) => \ramloop[25].ram.r_n_1\,
      \doutb[14]_INST_0_i_3_7\(5) => \ramloop[25].ram.r_n_2\,
      \doutb[14]_INST_0_i_3_7\(4) => \ramloop[25].ram.r_n_3\,
      \doutb[14]_INST_0_i_3_7\(3) => \ramloop[25].ram.r_n_4\,
      \doutb[14]_INST_0_i_3_7\(2) => \ramloop[25].ram.r_n_5\,
      \doutb[14]_INST_0_i_3_7\(1) => \ramloop[25].ram.r_n_6\,
      \doutb[14]_INST_0_i_3_7\(0) => \ramloop[25].ram.r_n_7\,
      \doutb[14]_INST_0_i_4_0\(7) => \ramloop[24].ram.r_n_0\,
      \doutb[14]_INST_0_i_4_0\(6) => \ramloop[24].ram.r_n_1\,
      \doutb[14]_INST_0_i_4_0\(5) => \ramloop[24].ram.r_n_2\,
      \doutb[14]_INST_0_i_4_0\(4) => \ramloop[24].ram.r_n_3\,
      \doutb[14]_INST_0_i_4_0\(3) => \ramloop[24].ram.r_n_4\,
      \doutb[14]_INST_0_i_4_0\(2) => \ramloop[24].ram.r_n_5\,
      \doutb[14]_INST_0_i_4_0\(1) => \ramloop[24].ram.r_n_6\,
      \doutb[14]_INST_0_i_4_0\(0) => \ramloop[24].ram.r_n_7\,
      \doutb[14]_INST_0_i_4_1\(7) => \ramloop[23].ram.r_n_0\,
      \doutb[14]_INST_0_i_4_1\(6) => \ramloop[23].ram.r_n_1\,
      \doutb[14]_INST_0_i_4_1\(5) => \ramloop[23].ram.r_n_2\,
      \doutb[14]_INST_0_i_4_1\(4) => \ramloop[23].ram.r_n_3\,
      \doutb[14]_INST_0_i_4_1\(3) => \ramloop[23].ram.r_n_4\,
      \doutb[14]_INST_0_i_4_1\(2) => \ramloop[23].ram.r_n_5\,
      \doutb[14]_INST_0_i_4_1\(1) => \ramloop[23].ram.r_n_6\,
      \doutb[14]_INST_0_i_4_1\(0) => \ramloop[23].ram.r_n_7\,
      \doutb[14]_INST_0_i_4_2\(7) => \ramloop[22].ram.r_n_0\,
      \doutb[14]_INST_0_i_4_2\(6) => \ramloop[22].ram.r_n_1\,
      \doutb[14]_INST_0_i_4_2\(5) => \ramloop[22].ram.r_n_2\,
      \doutb[14]_INST_0_i_4_2\(4) => \ramloop[22].ram.r_n_3\,
      \doutb[14]_INST_0_i_4_2\(3) => \ramloop[22].ram.r_n_4\,
      \doutb[14]_INST_0_i_4_2\(2) => \ramloop[22].ram.r_n_5\,
      \doutb[14]_INST_0_i_4_2\(1) => \ramloop[22].ram.r_n_6\,
      \doutb[14]_INST_0_i_4_2\(0) => \ramloop[22].ram.r_n_7\,
      \doutb[14]_INST_0_i_4_3\(7) => \ramloop[21].ram.r_n_0\,
      \doutb[14]_INST_0_i_4_3\(6) => \ramloop[21].ram.r_n_1\,
      \doutb[14]_INST_0_i_4_3\(5) => \ramloop[21].ram.r_n_2\,
      \doutb[14]_INST_0_i_4_3\(4) => \ramloop[21].ram.r_n_3\,
      \doutb[14]_INST_0_i_4_3\(3) => \ramloop[21].ram.r_n_4\,
      \doutb[14]_INST_0_i_4_3\(2) => \ramloop[21].ram.r_n_5\,
      \doutb[14]_INST_0_i_4_3\(1) => \ramloop[21].ram.r_n_6\,
      \doutb[14]_INST_0_i_4_3\(0) => \ramloop[21].ram.r_n_7\,
      \doutb[14]_INST_0_i_4_4\(7) => \ramloop[20].ram.r_n_0\,
      \doutb[14]_INST_0_i_4_4\(6) => \ramloop[20].ram.r_n_1\,
      \doutb[14]_INST_0_i_4_4\(5) => \ramloop[20].ram.r_n_2\,
      \doutb[14]_INST_0_i_4_4\(4) => \ramloop[20].ram.r_n_3\,
      \doutb[14]_INST_0_i_4_4\(3) => \ramloop[20].ram.r_n_4\,
      \doutb[14]_INST_0_i_4_4\(2) => \ramloop[20].ram.r_n_5\,
      \doutb[14]_INST_0_i_4_4\(1) => \ramloop[20].ram.r_n_6\,
      \doutb[14]_INST_0_i_4_4\(0) => \ramloop[20].ram.r_n_7\,
      \doutb[14]_INST_0_i_4_5\(7) => \ramloop[19].ram.r_n_0\,
      \doutb[14]_INST_0_i_4_5\(6) => \ramloop[19].ram.r_n_1\,
      \doutb[14]_INST_0_i_4_5\(5) => \ramloop[19].ram.r_n_2\,
      \doutb[14]_INST_0_i_4_5\(4) => \ramloop[19].ram.r_n_3\,
      \doutb[14]_INST_0_i_4_5\(3) => \ramloop[19].ram.r_n_4\,
      \doutb[14]_INST_0_i_4_5\(2) => \ramloop[19].ram.r_n_5\,
      \doutb[14]_INST_0_i_4_5\(1) => \ramloop[19].ram.r_n_6\,
      \doutb[14]_INST_0_i_4_5\(0) => \ramloop[19].ram.r_n_7\,
      \doutb[14]_INST_0_i_4_6\(7) => \ramloop[18].ram.r_n_0\,
      \doutb[14]_INST_0_i_4_6\(6) => \ramloop[18].ram.r_n_1\,
      \doutb[14]_INST_0_i_4_6\(5) => \ramloop[18].ram.r_n_2\,
      \doutb[14]_INST_0_i_4_6\(4) => \ramloop[18].ram.r_n_3\,
      \doutb[14]_INST_0_i_4_6\(3) => \ramloop[18].ram.r_n_4\,
      \doutb[14]_INST_0_i_4_6\(2) => \ramloop[18].ram.r_n_5\,
      \doutb[14]_INST_0_i_4_6\(1) => \ramloop[18].ram.r_n_6\,
      \doutb[14]_INST_0_i_4_6\(0) => \ramloop[18].ram.r_n_7\,
      \doutb[14]_INST_0_i_4_7\(7) => \ramloop[17].ram.r_n_0\,
      \doutb[14]_INST_0_i_4_7\(6) => \ramloop[17].ram.r_n_1\,
      \doutb[14]_INST_0_i_4_7\(5) => \ramloop[17].ram.r_n_2\,
      \doutb[14]_INST_0_i_4_7\(4) => \ramloop[17].ram.r_n_3\,
      \doutb[14]_INST_0_i_4_7\(3) => \ramloop[17].ram.r_n_4\,
      \doutb[14]_INST_0_i_4_7\(2) => \ramloop[17].ram.r_n_5\,
      \doutb[14]_INST_0_i_4_7\(1) => \ramloop[17].ram.r_n_6\,
      \doutb[14]_INST_0_i_4_7\(0) => \ramloop[17].ram.r_n_7\,
      \doutb[15]_INST_0_i_2_0\(0) => \ramloop[39].ram.r_n_8\,
      \doutb[15]_INST_0_i_2_1\(0) => \ramloop[38].ram.r_n_8\,
      \doutb[15]_INST_0_i_2_2\(0) => \ramloop[37].ram.r_n_8\,
      \doutb[15]_INST_0_i_2_3\(0) => \ramloop[36].ram.r_n_8\,
      \doutb[15]_INST_0_i_2_4\(0) => \ramloop[35].ram.r_n_8\,
      \doutb[15]_INST_0_i_2_5\(0) => \ramloop[34].ram.r_n_8\,
      \doutb[15]_INST_0_i_2_6\(0) => \ramloop[33].ram.r_n_8\,
      \doutb[15]_INST_0_i_3_0\(0) => \ramloop[32].ram.r_n_8\,
      \doutb[15]_INST_0_i_3_1\(0) => \ramloop[31].ram.r_n_8\,
      \doutb[15]_INST_0_i_3_2\(0) => \ramloop[30].ram.r_n_8\,
      \doutb[15]_INST_0_i_3_3\(0) => \ramloop[29].ram.r_n_8\,
      \doutb[15]_INST_0_i_3_4\(0) => \ramloop[28].ram.r_n_8\,
      \doutb[15]_INST_0_i_3_5\(0) => \ramloop[27].ram.r_n_8\,
      \doutb[15]_INST_0_i_3_6\(0) => \ramloop[26].ram.r_n_8\,
      \doutb[15]_INST_0_i_3_7\(0) => \ramloop[25].ram.r_n_8\,
      \doutb[15]_INST_0_i_4_0\(0) => \ramloop[24].ram.r_n_8\,
      \doutb[15]_INST_0_i_4_1\(0) => \ramloop[23].ram.r_n_8\,
      \doutb[15]_INST_0_i_4_2\(0) => \ramloop[22].ram.r_n_8\,
      \doutb[15]_INST_0_i_4_3\(0) => \ramloop[21].ram.r_n_8\,
      \doutb[15]_INST_0_i_4_4\(0) => \ramloop[20].ram.r_n_8\,
      \doutb[15]_INST_0_i_4_5\(0) => \ramloop[19].ram.r_n_8\,
      \doutb[15]_INST_0_i_4_6\(0) => \ramloop[18].ram.r_n_8\,
      \doutb[15]_INST_0_i_4_7\(0) => \ramloop[17].ram.r_n_8\,
      \doutb[1]\(0) => \ramloop[3].ram.r_n_0\,
      \doutb[1]_0\(0) => \ramloop[4].ram.r_n_0\,
      \doutb[2]\(0) => \ramloop[6].ram.r_n_0\,
      \doutb[2]_0\(1) => \ramloop[5].ram.r_n_0\,
      \doutb[2]_0\(0) => \ramloop[5].ram.r_n_1\,
      \doutb[2]_1\(0) => \ramloop[7].ram.r_n_0\,
      \doutb[3]\(0) => \ramloop[8].ram.r_n_0\,
      \doutb[3]_0\(0) => \ramloop[9].ram.r_n_0\,
      \doutb[4]\(0) => \ramloop[11].ram.r_n_0\,
      \doutb[4]_0\(0) => \ramloop[12].ram.r_n_0\,
      \doutb[5]\(0) => \ramloop[13].ram.r_n_0\,
      \doutb[5]_0\(0) => \ramloop[14].ram.r_n_0\,
      \doutb[6]\(3) => \ramloop[10].ram.r_n_0\,
      \doutb[6]\(2) => \ramloop[10].ram.r_n_1\,
      \doutb[6]\(1) => \ramloop[10].ram.r_n_2\,
      \doutb[6]\(0) => \ramloop[10].ram.r_n_3\,
      \doutb[6]_0\(0) => \ramloop[16].ram.r_n_0\,
      enb => enb,
      p_2_out(8 downto 0) => p_2_out(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.RAM_blk_mem_gen_prim_width
     port map (
      DOUTB(0) => ram_doutb,
      ENA => \ramloop[15].ram.r_n_0\,
      ENB => \ramloop[15].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      \^enb\ => enb,
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized9\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ => \ramloop[41].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1\ => \ramloop[41].ram.r_n_10\,
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => addrb(11 downto 0),
      clka => clka,
      clkb => clkb,
      dina(3 downto 0) => dina(6 downto 3),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[11].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized10\
     port map (
      DOUTB(0) => \ramloop[11].ram.r_n_0\,
      ENA => \ramloop[15].ram.r_n_0\,
      ENB => \ramloop[15].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(4),
      \^enb\ => enb,
      wea(0) => wea(0)
    );
\ramloop[12].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized11\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[14].ram.r_n_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(4),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[13].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized12\
     port map (
      DOUTB(0) => \ramloop[13].ram.r_n_0\,
      ENA => \ramloop[15].ram.r_n_0\,
      ENB => \ramloop[15].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(5),
      \^enb\ => enb,
      wea(0) => wea(0)
    );
\ramloop[14].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized13\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[14].ram.r_n_0\,
      addra(16 downto 0) => addra(16 downto 0),
      addra_15_sp_1 => \ramloop[14].ram.r_n_1\,
      addrb(16 downto 0) => addrb(16 downto 0),
      addrb_15_sp_1 => \ramloop[14].ram.r_n_2\,
      clka => clka,
      clkb => clkb,
      dina(0) => dina(5),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[15].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized14\
     port map (
      DOUTB(0) => \ramloop[15].ram.r_n_2\,
      ENA => \ramloop[15].ram.r_n_0\,
      ENB => \ramloop[15].ram.r_n_1\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(6),
      \^ena\ => ena,
      \^enb\ => enb,
      wea(0) => wea(0)
    );
\ramloop[16].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized15\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[14].ram.r_n_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(6),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[17].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized16\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[17].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[17].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[18].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized17\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[18].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[18].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[19].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized18\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[19].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[19].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[14].ram.r_n_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[20].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized19\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[20].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[20].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[21].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized20\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[21].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[21].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[22].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized21\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[22].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[22].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[23].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized22\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[23].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[23].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[24].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized23\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[24].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[24].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[25].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized24\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[25].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[25].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[26].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized25\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[26].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[26].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[27].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[27].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[27].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[28].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized27\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[28].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[28].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[29].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized28\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[29].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[29].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[2].ram.r_n_0\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[30].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized29\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[30].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[30].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[31].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized30\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[31].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[31].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[32].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized31\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[32].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[32].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[33].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized32\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[33].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[33].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[34].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized33\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[34].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[34].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[35].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized34\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[35].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[35].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[36].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized35\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[36].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[36].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[37].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized36\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[37].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[37].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[37].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[37].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[37].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[37].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[37].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[37].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[37].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[38].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized37\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[38].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[38].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[38].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[38].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[38].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[38].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[38].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[38].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[38].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[39].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized38\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[39].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[39].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[39].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[39].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[39].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[39].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[39].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[39].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[39].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTB(0) => \ramloop[3].ram.r_n_0\,
      ENA => \ramloop[15].ram.r_n_0\,
      ENB => \ramloop[15].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      \^enb\ => enb,
      wea(0) => wea(0)
    );
\ramloop[40].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized39\
     port map (
      DOBDO(7) => \ramloop[40].ram.r_n_0\,
      DOBDO(6) => \ramloop[40].ram.r_n_1\,
      DOBDO(5) => \ramloop[40].ram.r_n_2\,
      DOBDO(4) => \ramloop[40].ram.r_n_3\,
      DOBDO(3) => \ramloop[40].ram.r_n_4\,
      DOBDO(2) => \ramloop[40].ram.r_n_5\,
      DOBDO(1) => \ramloop[40].ram.r_n_6\,
      DOBDO(0) => \ramloop[40].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[40].ram.r_n_8\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[41].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized40\
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addra_13_sp_1 => \ramloop[41].ram.r_n_9\,
      addrb(16 downto 0) => addrb(16 downto 0),
      addrb_13_sp_1 => \ramloop[41].ram.r_n_10\,
      clka => clka,
      clkb => clkb,
      dina(8 downto 0) => dina(15 downto 7),
      ena => ena,
      enb => enb,
      p_2_out(8 downto 0) => p_2_out(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[14].ram.r_n_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(1),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[5].ram.r_n_1\,
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(1 downto 0) => dina(2 downto 1),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOUTB(0) => \ramloop[6].ram.r_n_0\,
      ENA => \ramloop[15].ram.r_n_0\,
      ENB => \ramloop[15].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      \^enb\ => enb,
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized6\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[14].ram.r_n_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(2),
      enb => enb,
      wea(0) => wea(0)
    );
\ramloop[8].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized7\
     port map (
      DOUTB(0) => \ramloop[8].ram.r_n_0\,
      ENA => \ramloop[15].ram.r_n_0\,
      ENB => \ramloop[15].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(3),
      \^enb\ => enb,
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\RAM_blk_mem_gen_prim_width__parameterized8\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ => \ramloop[14].ram.r_n_2\,
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => addrb(14 downto 0),
      clka => clka,
      clkb => clkb,
      dina(0) => dina(3),
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_top : entity is "blk_mem_gen_top";
end RAM_blk_mem_gen_top;

architecture STRUCTURE of RAM_blk_mem_gen_top is
begin
\valid.cstr\: entity work.RAM_blk_mem_gen_generic_cstr
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(15 downto 0) => dina(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_v8_4_2_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end RAM_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of RAM_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.RAM_blk_mem_gen_top
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(15 downto 0) => dina(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of RAM_blk_mem_gen_v8_4_2 : entity is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of RAM_blk_mem_gen_v8_4_2 : entity is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of RAM_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of RAM_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of RAM_blk_mem_gen_v8_4_2 : entity is "4";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of RAM_blk_mem_gen_v8_4_2 : entity is "45";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of RAM_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of RAM_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of RAM_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of RAM_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     33.940728 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of RAM_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of RAM_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of RAM_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of RAM_blk_mem_gen_v8_4_2 : entity is "RAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of RAM_blk_mem_gen_v8_4_2 : entity is "RAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of RAM_blk_mem_gen_v8_4_2 : entity is 98700;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of RAM_blk_mem_gen_v8_4_2 : entity is 98700;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of RAM_blk_mem_gen_v8_4_2 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of RAM_blk_mem_gen_v8_4_2 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of RAM_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of RAM_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of RAM_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of RAM_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of RAM_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of RAM_blk_mem_gen_v8_4_2 : entity is 98700;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of RAM_blk_mem_gen_v8_4_2 : entity is 98700;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of RAM_blk_mem_gen_v8_4_2 : entity is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of RAM_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of RAM_blk_mem_gen_v8_4_2 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of RAM_blk_mem_gen_v8_4_2 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of RAM_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RAM_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of RAM_blk_mem_gen_v8_4_2 : entity is "yes";
end RAM_blk_mem_gen_v8_4_2;

architecture STRUCTURE of RAM_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.RAM_blk_mem_gen_v8_4_2_synth
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dina(15 downto 0) => dina(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      ena => ena,
      enb => enb,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RAM is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 16 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of RAM : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of RAM : entity is "RAM,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of RAM : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of RAM : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end RAM;

architecture STRUCTURE of RAM is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 17;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 17;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "4";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "45";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     33.940728 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "RAM.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "RAM.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 98700;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 98700;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 98700;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 98700;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "NO_CHANGE";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.RAM_blk_mem_gen_v8_4_2
     port map (
      addra(16 downto 0) => addra(16 downto 0),
      addrb(16 downto 0) => addrb(16 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => NLW_U0_douta_UNCONNECTED(15 downto 0),
      doutb(15 downto 0) => doutb(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => enb,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(16 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(16 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(16 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(16 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
