<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de rp_ap.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp__ap_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp_ap.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp__ap_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : RP_AP</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef _HARDWARE_REGS_RP_AP_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define _HARDWARE_REGS_RP_AP_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// Register    : RP_AP_CTRL</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Description : This register is primarily used for DFT but can also be used to</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">//               overcome some power up problems. However, it should not be used</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//               to force power up of domains. Use DBG_POW_OVRD for that.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab4e83d6b0d94c12d69516522a9b05638">   20</a></span><span class="preprocessor">#define RP_AP_CTRL_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a2136cd5f966e26760bd129869a1c85a3">   21</a></span><span class="preprocessor">#define RP_AP_CTRL_BITS   _u(0xc000007f)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae4a8213543fc00b204511efe28e2909c">   22</a></span><span class="preprocessor">#define RP_AP_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Field       : RP_AP_CTRL_RESCUE_RESTART</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// Description : Allows debug of boot problems by restarting the chip with</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//               minimal boot code execution. Write to 1 to put the chip in</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//               reset then write to 0 to restart the chip with the rescue flag</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//               set. The rescue flag is in the POWMAN_CHIP_RESET register and</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//               is read by boot code. The rescue flag is cleared by writing 0</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">//               to POWMAN_CHIP_RESET_RESCUE_FLAG or by resetting the chip by</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//               any means other than RESCUE_RESTART.</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aff78547372a0adfc89b2ed2e459982f6">   32</a></span><span class="preprocessor">#define RP_AP_CTRL_RESCUE_RESTART_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab56e2161e85dfb481021dcb2344a4199">   33</a></span><span class="preprocessor">#define RP_AP_CTRL_RESCUE_RESTART_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aee24a9f389e63640a6d9391535eab0db">   34</a></span><span class="preprocessor">#define RP_AP_CTRL_RESCUE_RESTART_MSB    _u(31)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab272cff45a2b61d4026764230c0e2a45">   35</a></span><span class="preprocessor">#define RP_AP_CTRL_RESCUE_RESTART_LSB    _u(31)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#afff180ebcc72148da3ea5289a77f8a9b">   36</a></span><span class="preprocessor">#define RP_AP_CTRL_RESCUE_RESTART_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// Field       : RP_AP_CTRL_SPARE</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// Description : Unused</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a2347ebe7def8571cbbfb4b84c77d0987">   40</a></span><span class="preprocessor">#define RP_AP_CTRL_SPARE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a253347906c3802c18c5749c100aa8d59">   41</a></span><span class="preprocessor">#define RP_AP_CTRL_SPARE_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a9f4907e6d70a07b313fcba32bfbcefbf">   42</a></span><span class="preprocessor">#define RP_AP_CTRL_SPARE_MSB    _u(30)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#add920119cf8b1ba7a296045f6308d9f1">   43</a></span><span class="preprocessor">#define RP_AP_CTRL_SPARE_LSB    _u(30)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae3d330729552ea62f4ccc36e8b8ec628">   44</a></span><span class="preprocessor">#define RP_AP_CTRL_SPARE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">// Field       : RP_AP_CTRL_DBG_FRCE_GPIO_LPCK</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">// Description : Allows chip start-up when the Low Power Oscillator (LPOSC) is</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//               inoperative or malfunctioning and also allows the initial power</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//               sequencing rate to be adjusted. Write to 1 to force the LPOSC</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">//               output to be driven from a GPIO (gpio20 on 80-pin package,</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//               gpio34 on the 60-pin package). If the LPOSC is inoperative or</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//               malfunctioning it may also be necessary to set the</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//               LPOSC_STABLE_FRCE bit in this register. The user must provide a</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//               clock on the GPIO. For normal operation use a clock running at</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//               around 32kHz. Adjusting the frequency will speed up or slow</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//               down the initial power-up sequence.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a18a299d347203a066b4b6770846c21a0">   57</a></span><span class="preprocessor">#define RP_AP_CTRL_DBG_FRCE_GPIO_LPCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aea5f6bbac5767241a04f802b2348cdca">   58</a></span><span class="preprocessor">#define RP_AP_CTRL_DBG_FRCE_GPIO_LPCK_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a8b11305182b27b8989aacb8cc0e3083e">   59</a></span><span class="preprocessor">#define RP_AP_CTRL_DBG_FRCE_GPIO_LPCK_MSB    _u(6)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a6269d4959c1f4ca79f4c1565edb9458d">   60</a></span><span class="preprocessor">#define RP_AP_CTRL_DBG_FRCE_GPIO_LPCK_LSB    _u(6)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a045bfa5ab61e96104c33704fe3361f4e">   61</a></span><span class="preprocessor">#define RP_AP_CTRL_DBG_FRCE_GPIO_LPCK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">// Field       : RP_AP_CTRL_LPOSC_STABLE_FRCE</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">// Description : Allows the chip to start-up even though the Low Power</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">//               Oscillator (LPOSC) is failing to set its stable flag. Initial</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">//               power sequencing is clocked by LPOSC at around 32kHz but does</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">//               not start until the LPOSC declares itself to be stable. If the</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//               LPOSC is otherwise working correctly the chip will boot when</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//               this bit is set. If the LPOSC is not working then</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">//               DBG_FRCE_GPIO_LPCK must be set and an external clock provided.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa83ee4e417683fa20a0c5e5ae7ea6cd2">   71</a></span><span class="preprocessor">#define RP_AP_CTRL_LPOSC_STABLE_FRCE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a914e4e1cc41afeb903ec1fa75358248e">   72</a></span><span class="preprocessor">#define RP_AP_CTRL_LPOSC_STABLE_FRCE_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7d9230b9701ee9ff6cdf8b27cb59e9cb">   73</a></span><span class="preprocessor">#define RP_AP_CTRL_LPOSC_STABLE_FRCE_MSB    _u(5)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a4126008fe9e4c819abd167f6c252928a">   74</a></span><span class="preprocessor">#define RP_AP_CTRL_LPOSC_STABLE_FRCE_LSB    _u(5)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ac2385759ce6a243a2dbf1146c941c379">   75</a></span><span class="preprocessor">#define RP_AP_CTRL_LPOSC_STABLE_FRCE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment">// Field       : RP_AP_CTRL_POWMAN_DFT_ISO_OFF</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">// Description : Holds the isolation gates between power domains in the open</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">//               state. This is intended to hold the gates open for DFT and</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">//               power manager debug. It is not intended to force the isolation</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">//               gates open. Use the overrides in DBG_POW_OVRD to force the</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">//               isolation gates open or closed.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a3c99d9a2b7958d6353e9b59572a8148a">   83</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DFT_ISO_OFF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa5234ddf2726500c787abaa249dfe2ab">   84</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DFT_ISO_OFF_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a586f03a49714793d63f773e15273eff5">   85</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DFT_ISO_OFF_MSB    _u(4)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae14307c72b67ffae8ca0a88434adf494">   86</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DFT_ISO_OFF_LSB    _u(4)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a843307d36c58ddb8275573695091980b">   87</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DFT_ISO_OFF_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">// Field       : RP_AP_CTRL_POWMAN_DFT_PWRON</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">// Description : Holds the power switches on for all domains. This is intended</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">//               to keep the power on for DFT and debug, rather than for</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//               switching the power on. The power switches are not sequenced</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">//               and the sudden demand for current could cause the always-on</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">//               power domain to brown out. This register is in the always-on</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">//               domain therefore chaos could ensue. It is recommended to use</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">//               the DBG_POW_OVRD controls instead.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a769acb20b863b47a8a33be54237a59b5">   97</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DFT_PWRON_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af4747156734970b6295deedbe77687ad">   98</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DFT_PWRON_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a8fb8d5940545282928683fcf8d21f21b">   99</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DFT_PWRON_MSB    _u(3)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a9f1e34014842eaa4c9bbff0c214e7f8a">  100</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DFT_PWRON_LSB    _u(3)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7a4549ff01b2c6d7ec968cd453775bff">  101</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DFT_PWRON_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// Field       : RP_AP_CTRL_POWMAN_DBGMODE</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">// Description : This prevents the power manager from powering down and</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">//               resetting the switched-core power domain. It is intended for</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//               DFT and for debugging the power manager after the chip has</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//               booted. It cannot be used to force initial power on because it</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//               simultaneously deasserts the reset.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a5f78a8a206b3d1c1b5de687697dd47fb">  109</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DBGMODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a0da8cf6a5e4cf5da47bf7275ef9501df">  110</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DBGMODE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af73931496b0fa64f0a6441691c8b5227">  111</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DBGMODE_MSB    _u(2)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a14a7571ef893ae16151994a0b8bd2120">  112</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DBGMODE_LSB    _u(2)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a5910615e50aff85897d9f00bdf5c0ebf">  113</a></span><span class="preprocessor">#define RP_AP_CTRL_POWMAN_DBGMODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">// Field       : RP_AP_CTRL_JTAG_FUNCSEL</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">// Description : Multiplexes the JTAG ports onto GPIO0-3</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a38fd2f8fd762813337c7ab723b7f5e7c">  117</a></span><span class="preprocessor">#define RP_AP_CTRL_JTAG_FUNCSEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a4de9f561e533dd5499b5aa7297b6a480">  118</a></span><span class="preprocessor">#define RP_AP_CTRL_JTAG_FUNCSEL_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a99a24f12a2e862b4d7570b73647a376b">  119</a></span><span class="preprocessor">#define RP_AP_CTRL_JTAG_FUNCSEL_MSB    _u(1)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a22410879982c14ab901861874b37c51a">  120</a></span><span class="preprocessor">#define RP_AP_CTRL_JTAG_FUNCSEL_LSB    _u(1)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a19ecab9aeca0a533d4a689a7da74b031">  121</a></span><span class="preprocessor">#define RP_AP_CTRL_JTAG_FUNCSEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">// Field       : RP_AP_CTRL_JTAG_TRSTN</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">// Description : Resets the JTAG module. Active low.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a34f5343e5a2eab18f99b2dae153fe129">  125</a></span><span class="preprocessor">#define RP_AP_CTRL_JTAG_TRSTN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aac910a32a77500d29c2c92580b9ddf84">  126</a></span><span class="preprocessor">#define RP_AP_CTRL_JTAG_TRSTN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a0f4f2588d9fd58cd0ceaec0f275d5e0f">  127</a></span><span class="preprocessor">#define RP_AP_CTRL_JTAG_TRSTN_MSB    _u(0)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a651db6e72fa002c0ac5a0e3a41fdb4b2">  128</a></span><span class="preprocessor">#define RP_AP_CTRL_JTAG_TRSTN_LSB    _u(0)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7cccde85ac8ff2389d9994045be36b40">  129</a></span><span class="preprocessor">#define RP_AP_CTRL_JTAG_TRSTN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">// Register    : RP_AP_DBGKEY</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">// Description : Serial key load interface (write-only)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#acd208113226ffb9307ad94d410c670cc">  133</a></span><span class="preprocessor">#define RP_AP_DBGKEY_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aee5e3df3ce898b0ce114294fef620cc7">  134</a></span><span class="preprocessor">#define RP_AP_DBGKEY_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae68c6e71d2398ccf474ea6aca04ac52c">  135</a></span><span class="preprocessor">#define RP_AP_DBGKEY_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">// Field       : RP_AP_DBGKEY_RESET</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">// Description : Reset (before sending a new key)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af71c5cc7fc4130c7831c9647315dd09e">  139</a></span><span class="preprocessor">#define RP_AP_DBGKEY_RESET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aac8b54b03ae73cbf8ef84de41733b535">  140</a></span><span class="preprocessor">#define RP_AP_DBGKEY_RESET_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a15cfc39a396c5fc0d0dd51292761578a">  141</a></span><span class="preprocessor">#define RP_AP_DBGKEY_RESET_MSB    _u(2)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af547605a85b54dec5610ca4c468dfcb5">  142</a></span><span class="preprocessor">#define RP_AP_DBGKEY_RESET_LSB    _u(2)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#acf956d9553a2ee27bbbda8db6d9bb4d5">  143</a></span><span class="preprocessor">#define RP_AP_DBGKEY_RESET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">// Field       : RP_AP_DBGKEY_PUSH</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a19d540f6080358903904481e9974d880">  146</a></span><span class="preprocessor">#define RP_AP_DBGKEY_PUSH_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a5554b0968d8e37392c83c63b556491fa">  147</a></span><span class="preprocessor">#define RP_AP_DBGKEY_PUSH_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa2cae15e2174e163cddc03a2fcea1888">  148</a></span><span class="preprocessor">#define RP_AP_DBGKEY_PUSH_MSB    _u(1)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a95cabb9b95b89fdc092b445a250c12fc">  149</a></span><span class="preprocessor">#define RP_AP_DBGKEY_PUSH_LSB    _u(1)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a91eb23f66f0cca3e8e5782fa2e6cb3c1">  150</a></span><span class="preprocessor">#define RP_AP_DBGKEY_PUSH_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">// Field       : RP_AP_DBGKEY_DATA</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a466f95c2b9a0c880d8ef8b8a5041e4f1">  153</a></span><span class="preprocessor">#define RP_AP_DBGKEY_DATA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af8ff6d6c62e7977a0ad0936c4d724975">  154</a></span><span class="preprocessor">#define RP_AP_DBGKEY_DATA_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7bee14aff631ae8a4a4ff8929ff15304">  155</a></span><span class="preprocessor">#define RP_AP_DBGKEY_DATA_MSB    _u(0)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab9a9240e880bc02c3b0e25aec458264b">  156</a></span><span class="preprocessor">#define RP_AP_DBGKEY_DATA_LSB    _u(0)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#add4d51589afd84214d42cab7fe8d16af">  157</a></span><span class="preprocessor">#define RP_AP_DBGKEY_DATA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">// Register    : RP_AP_DBG_POW_STATE_SWCORE</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">// Description : This register indicates the state of the power sequencer for</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">//               the switched-core domain.</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">//               The sequencer timing is managed by the POWMAN_SEQ_* registers.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">//               See the header file for those registers for more information on</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">//               the timing.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">//               Power up of the domain commences by clearing bit 0 (IS_PD) then</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">//               bits 1-8 are set in sequence. Bit 8 (IS_PU) indicates the</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">//               sequence is complete.</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">//               Power down of the domain commences by clearing bit 8 (IS_PU)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">//               then bits 7-1 are cleared in sequence. Bit 0 (IS_PU) is then</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">//               set to indicate the sequence is complete.</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">//               Bits 9-11 describe the states of the power manager clocks which</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">//               change as clock generators in the switched-core become</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">//               available following switched-core power up.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">//               This bus can be sent to GPIO for debug. See</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">//               DBG_POW_OUTPUT_TO_GPIO in the DBG_POW_OVRD register.</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#abf5e5094a2774f8381031bb2443b97e9">  176</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a16aeee004bd3021d4dce916ed31260b7">  177</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a53d963410d3cf3b1fa11780ba87fbf55">  178</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_USING_FAST_POWCK</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">// Description : Indicates the source of the power manager clock. On switched-</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">//               core power up the clock switches from the LPOSC to clk_ref and</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">//               this flag will be set. clk_ref will be running from the ROSC</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">//               initially but will switch to XOSC when it comes available. On</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">//               switched-core power down the clock switches to LPOSC and this</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">//               flag will be cleared.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a180656d5006045754a2970114a96d63f">  187</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_USING_FAST_POWCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#abe40c7054f60ead3a8b116fa56f31f04">  188</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_USING_FAST_POWCK_BITS   _u(0x00000800)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a44c2f6dc65b5c282d2e309388746df67">  189</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_USING_FAST_POWCK_MSB    _u(11)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af73e361a0692d533bc1a078245d997c9">  190</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_USING_FAST_POWCK_LSB    _u(11)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae19a4cfa97e363976d4bc028d51cd160">  191</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_USING_FAST_POWCK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_WAITING_POWCK</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// Description : Indicates the switched-core power sequencer is waiting for the</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">//               power manager clock to update. On switched-core power up the</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">//               clock switches from the LPOSC to clk_ref. clk_ref will be</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">//               running from the ROSC initially but will switch to XOSC when it</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">//               comes available. On switched-core power down the clock switches</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">//               to LPOSC.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">//               If the switched-core power up sequence stalls with this flag</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">//               active then it means clk_ref is not running which indicates a</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">//               problem with the ROSC. If that happens then set</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">//               DBG_POW_RESTART_FROM_XOSC in the DBG_POW_OVRD register to avoid</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">//               using the ROSC.</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">//               If the switched-core power down sequence stalls with this flag</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//               active then it means LPOSC is not running. The solution is to</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">//               not stop LPOSC when the switched-core power domain is powered.</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a375cbc617f69b5525953061e77080ac8">  208</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_WAITING_POWCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a45f523f7d2fdb91fb654f6195b91ee24">  209</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_WAITING_POWCK_BITS   _u(0x00000400)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adf88862811785fb4e42f0684eec86e3b">  210</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_WAITING_POWCK_MSB    _u(10)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aca77472ab39bc48fdbc27ca00c3ed521">  211</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_WAITING_POWCK_LSB    _u(10)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a6a0f95c69f8f32b5ca0f9a45d9456d15">  212</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_WAITING_POWCK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_WAITING_TIMCK</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">// Description : Indicates that the switched-core power sequencer is waiting for</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">//               the AON-Timer to update. On switched-core power-up there is</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">//               nothing to be done. The AON-Timer continues to run from the</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">//               LPOSC so this flag will not be set. Software decides whether to</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">//               switch the AON-Timer clock to XOSC (via clk_ref). On switched-</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">//               core power-down the sequencer will switch the AON-Timer back to</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">//               LPOSC if software switched it to XOSC. During the switchover</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">//               the WAITING_TIMCK flag will be set. If the switched-core power</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">//               down sequence stalls with this flag active then the only</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">//               recourse is to reset the chip and change software to not select</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">//               XOSC as the AON-Timer source.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a999b46ac143c48984a9148cc2111114f">  226</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_WAITING_TIMCK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a32f95aee5aa07c472368d09efb767197">  227</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_WAITING_TIMCK_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aacf923cd0ec04cd1b2c64bdefd956d58">  228</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_WAITING_TIMCK_MSB    _u(9)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a955aaa7f319a0eba455f4bf9ba410c75">  229</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_WAITING_TIMCK_LSB    _u(9)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a302c6119f8d5d70f2d399e3a6076cf29">  230</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_WAITING_TIMCK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_IS_PU</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">// Description : Indicates the power somain is fully powered up.</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a66b3eb80d0a0a1341cf858cfeb5ff6bb">  234</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_IS_PU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a636820c920143541308c4a25ee131a90">  235</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_IS_PU_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a8a573f25447b18ae011246c61be5379d">  236</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_IS_PU_MSB    _u(8)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#abe709e0d076ade89bbb23747a2a673c1">  237</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_IS_PU_LSB    _u(8)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa6f5a062e595646f8af47cb197cdcc5c">  238</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_IS_PU_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_RESET_FROM_SEQ</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">// Description : Indicates the state of the reset to the power domain.</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af9e0c82021b0af36b97f765a8b146739">  242</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_RESET_FROM_SEQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ac9a91c11787dafb34eca0e98b554ab10">  243</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_RESET_FROM_SEQ_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a207bdfc5eb1dfb618b6795c4a9b7b3ee">  244</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_RESET_FROM_SEQ_MSB    _u(7)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ad7629a4c484e9ed6c156e7773b9c48c7">  245</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_RESET_FROM_SEQ_LSB    _u(7)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adcb662fcac50f01b836c87dedc54acf4">  246</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_RESET_FROM_SEQ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_ENAB_ACK</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">// Description : Indicates the state of the enable to the power domain.</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#acb5d36b8b827e2e1c5c4d0a7e019fa07">  250</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_ENAB_ACK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa09c16ccc07d2d2cc8fe02c65fa51962">  251</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_ENAB_ACK_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a5b58faf74f7fa548fe9f46d473f4dafa">  252</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_ENAB_ACK_MSB    _u(6)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a303dc478b2eaf208f46fea7252590717">  253</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_ENAB_ACK_LSB    _u(6)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adbf9e2c3f278290a3eef1abe3e19022c">  254</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_ENAB_ACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_ISOLATE_FROM_SEQ</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">// Description : Indicates the state of the isolation control to the power</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">//               domain.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aef31042d956a6cb5f86e20a04af32b20">  259</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_ISOLATE_FROM_SEQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a26ec03cb1c3f62ad19ac4af96ab212e7">  260</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_ISOLATE_FROM_SEQ_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adb1f5647c7041b447876c3fe5f175fe3">  261</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_ISOLATE_FROM_SEQ_MSB    _u(5)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af03b94090a46ab857eeeba821fa271bc">  262</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_ISOLATE_FROM_SEQ_LSB    _u(5)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af49532671710be0e886f1a1f8d520fca">  263</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_ISOLATE_FROM_SEQ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_LARGE_ACK</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">// Description : Indicates the state of the large power switches for the power</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">//               domain.</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af05683b9112d577f4ae4d0b6baaf5069">  268</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_LARGE_ACK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab4db6fa6227f08b8ff9389bc782fc5a0">  269</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_LARGE_ACK_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a77c82f15dd3d46963b9c2f5e6d296a03">  270</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_LARGE_ACK_MSB    _u(4)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a0d365a0b022ab6548193eb602bbcd22d">  271</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_LARGE_ACK_LSB    _u(4)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a9bbeb2d1d3ac2d0f22ea2ae0031565d8">  272</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_LARGE_ACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK2</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">// Description : The small switches are split into 3 chains. In the power up</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">//               sequence they are switched on separately to allow management of</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">//               the VDD rise time. In the power down sequence they switch off</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">//               simultaneously with the large power switches.</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">//               This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">//               switch chain 2.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a63c6476c00e7484224d5b329aa770fe7">  281</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a25a2798aad724104c09467ddf310b661">  282</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK2_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a2e3196e666612e21705cb63a1c31f1c7">  283</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK2_MSB    _u(3)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a8901f71ba67d1cd96555dcb9fd5d2d36">  284</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK2_LSB    _u(3)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adb8619516c05c1db1a67462e64211460">  285</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK1</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">// Description : This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">//               switch chain 1.</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a233e8edc5e40402db925eef48c70f41f">  290</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adf0121cc684de391ac497da2e2b31ad9">  291</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK1_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af70fac2e979c0068427d76c6e16ab930">  292</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK1_MSB    _u(2)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ad8f45eee94c904db41abd78fd2f8d903">  293</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK1_LSB    _u(2)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa26040840be5da4ad3e7b06048651ff3">  294</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK0</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">// Description : This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">//               switch chain 0.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a459d4da43a94c33ff78acb53c6010998">  299</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#abbc181db8eab7388e62ea34b7c225da0">  300</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK0_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a202730f1f676658df1b6a8770a025ae1">  301</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK0_MSB    _u(1)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a6b0977177fd912a674c5d18a7655ae96">  302</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK0_LSB    _u(1)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ad161657ece2cab7ae88ed7d1fb8f8d98">  303</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_SMALL_ACK0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SWCORE_IS_PD</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">// Description : Indicates the power somain is fully powered down.</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a0aefc32b7d9e0982e14eaca4a3412a3c">  307</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_IS_PD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ad9779f20bd729ea32ca31026625c7d02">  308</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_IS_PD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae6ab4cf82151bf2efdbd46e1ecc70eaa">  309</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_IS_PD_MSB    _u(0)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae3a98c67e8108583142802b1d729c844">  310</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_IS_PD_LSB    _u(0)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a59f1fc6e0e49eb1a5174615e9946d3a5">  311</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SWCORE_IS_PD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">// Register    : RP_AP_DBG_POW_STATE_XIP</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">// Description : This register indicates the state of the power sequencer for</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">//               the XIP domain.</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">//               The sequencer timing is managed by the POWMAN_SEQ_* registers.</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">//               See the header file for those registers for more information on</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">//               the timing.</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">//               Power up of the domain commences by clearing bit 0 (IS_PD) then</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">//               bits 1-8 are set in sequence. Bit 8 (IS_PU) indicates the</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">//               sequence is complete.</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">//               Power down of the domain commences by clearing bit 8 (IS_PU)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">//               then bits 7-1 are cleared in sequence. Bit 0 (IS_PU) is then</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">//               set to indicate the sequence is complete.</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab8dc63bc20b8e5ccb331cd5b95c426a7">  325</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a282847b5d277445f95d0c9eb4a5765f3">  326</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a18dcca0b296973c641cd3098157a268a">  327</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_XIP_IS_PU</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// Description : Indicates the power somain is fully powered up.</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a188d6e2a7ff14130994c967aa60de020">  331</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_IS_PU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a737511a378c513a2dc4c580691db54d9">  332</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_IS_PU_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab4ff664e02470fdb20977426a6a7d5fe">  333</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_IS_PU_MSB    _u(8)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a19aa824ff1519fe71c9f11c198a50c1f">  334</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_IS_PU_LSB    _u(8)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a0c66e0ddc3b2c40cfb8066198d9f257d">  335</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_IS_PU_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_XIP_RESET_FROM_SEQ</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// Description : Indicates the state of the reset to the power domain.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af4dfd6e6699123e660bf6361dcf7c733">  339</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_RESET_FROM_SEQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a4bb1b15594eaa082817adfd0908238b1">  340</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_RESET_FROM_SEQ_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a85471fe33f5fb7043805d3a5c388fe05">  341</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_RESET_FROM_SEQ_MSB    _u(7)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab13dbb3374cadc191755da9c76cdfc4e">  342</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_RESET_FROM_SEQ_LSB    _u(7)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a008f90ea689257bffd744cb6593fb0e5">  343</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_RESET_FROM_SEQ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_XIP_ENAB_ACK</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">// Description : Indicates the state of the enable to the power domain.</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a9837778c93e3046ebe2780ab50e268b2">  347</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_ENAB_ACK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a68886ead7a264ad98b68ec1cddd4e5ad">  348</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_ENAB_ACK_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a828ade861f1dbd2f53877ae4483d2bc6">  349</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_ENAB_ACK_MSB    _u(6)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae21c985f56ebeb9c7924dabbe76df9e5">  350</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_ENAB_ACK_LSB    _u(6)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a3056f27eb5395c7f8b86158a31ed9145">  351</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_ENAB_ACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_XIP_ISOLATE_FROM_SEQ</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">// Description : Indicates the state of the isolation control to the power</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">//               domain.</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa1c02230ca7ea0a3f656f5737493f8c9">  356</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_ISOLATE_FROM_SEQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ad52d859d84d712d15499956891b1615e">  357</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_ISOLATE_FROM_SEQ_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#abcebe05f47d4385e8cde05c9d34105bf">  358</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_ISOLATE_FROM_SEQ_MSB    _u(5)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#afc3685462919a706af43f1559741cd51">  359</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_ISOLATE_FROM_SEQ_LSB    _u(5)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a31203eca48ee0c6c495a1f8cfc6e9d15">  360</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_ISOLATE_FROM_SEQ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_XIP_LARGE_ACK</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">// Description : Indicates the state of the large power switches for the power</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">//               domain.</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a8a7f702fb48fc290ebad1a0fe2efa5a6">  365</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_LARGE_ACK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ac9e385ec298b7d9fd801cba41b968036">  366</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_LARGE_ACK_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a1058a6fc8fab255c7290911ec924c730">  367</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_LARGE_ACK_MSB    _u(4)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7ae3c1ddeca3b3f727a0ec5a5b241617">  368</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_LARGE_ACK_LSB    _u(4)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a71751f9f559fbd0c962ebddf41bc2742">  369</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_LARGE_ACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_XIP_SMALL_ACK2</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">// Description : The small switches are split into 3 chains. In the power up</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">//               sequence they are switched on separately to allow management of</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">//               the VDD rise time. In the power down sequence they switch off</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">//               simultaneously with the large power switches.</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">//               This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">//               switch chain 2.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a2bfc3cd172ff6803da779f1b5ddb6f54">  378</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a762d7bb6d4a0bd4deda3a2d169b946ef">  379</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK2_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a5a9686f7f56c630f7045c18483f9de9f">  380</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK2_MSB    _u(3)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7cd08b62c15dbead09373b84001d2113">  381</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK2_LSB    _u(3)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af4aeb5114b3f20eca36d505cac55f829">  382</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_XIP_SMALL_ACK1</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">// Description : This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">//               switch chain 1.</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a4d5f5e98e9a63fff2ce73d0844eaf6bc">  387</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a0b61d055d957607414797428a080527d">  388</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK1_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a340e663da04bcd91477093b2a3709cc6">  389</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK1_MSB    _u(2)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a38f99d79014a325cb4946df70026054f">  390</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK1_LSB    _u(2)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a8bb99a7015ed83d73ccf568964f87916">  391</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_XIP_SMALL_ACK0</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">// Description : This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">//               switch chain 0.</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ad9be91758a50d4a6884e771e4c2cd64a">  396</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a50b34153c807037c9c65c4f73f40eda6">  397</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK0_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a8cddb1f8b324fff50481080e52440267">  398</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK0_MSB    _u(1)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a1bb56cc4f6db970b161895a298bfcae9">  399</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK0_LSB    _u(1)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7e4bebbdc8a829cbb833a82df8372761">  400</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_SMALL_ACK0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_XIP_IS_PD</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// Description : Indicates the power somain is fully powered down.</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a77ed99d41f17a76b1d51f531bb0abf4b">  404</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_IS_PD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aff8e39846f792374177ab79d1382f689">  405</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_IS_PD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adf3d7ea4e10e94dd2394af0f9268f6e8">  406</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_IS_PD_MSB    _u(0)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a62100bca196cea6cd90c3c3eacf7180d">  407</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_IS_PD_LSB    _u(0)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a564017cf222a6d8774159d4b54017622">  408</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_XIP_IS_PD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">// Register    : RP_AP_DBG_POW_STATE_SRAM0</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">// Description : This register indicates the state of the power sequencer for</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">//               the SRAM0 domain.</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">//               The sequencer timing is managed by the POWMAN_SEQ_* registers.</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">//               See the header file for those registers for more information on</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">//               the timing.</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">//               Power up of the domain commences by clearing bit 0 (IS_PD) then</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">//               bits 1-8 are set in sequence. Bit 8 (IS_PU) indicates the</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">//               sequence is complete.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">//               Power down of the domain commences by clearing bit 8 (IS_PU)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">//               then bits 7-1 are cleared in sequence. Bit 0 (IS_PU) is then</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">//               set to indicate the sequence is complete.</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ada0705bc9a2d91c3a6ac2da558121005">  422</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a91721dcc1ff8e011444cf19c055468cf">  423</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#afafd5dca0bc1fb8db4308ee18a502529">  424</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM0_IS_PU</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">// Description : Indicates the power somain is fully powered up.</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab23ef914413a953403489e303369932a">  428</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_IS_PU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7a36756b53baff2d559eed499707dec6">  429</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_IS_PU_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab8efb1493bce0736f5c4f0957a46b789">  430</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_IS_PU_MSB    _u(8)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#abfc392153760a2e6d64db076d257a8e8">  431</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_IS_PU_LSB    _u(8)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aed8493605e3725803da65886cae566b8">  432</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_IS_PU_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM0_RESET_FROM_SEQ</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">// Description : Indicates the state of the reset to the power domain.</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a64e80ffb7e3a5d69cda522b9018c3f96">  436</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_RESET_FROM_SEQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7728f088c45c0d1aff05188cad726c7c">  437</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_RESET_FROM_SEQ_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adbe1e0298e78a26c8cfa265efbbeb495">  438</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_RESET_FROM_SEQ_MSB    _u(7)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adfd76b689f6c8801cc247ca13ccc39dd">  439</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_RESET_FROM_SEQ_LSB    _u(7)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a600198b395cbf32664cd6eaf093b5c0e">  440</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_RESET_FROM_SEQ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM0_ENAB_ACK</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">// Description : Indicates the state of the enable to the power domain.</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aee981807cffd3458dd6dff600ea00cb1">  444</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_ENAB_ACK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a8f0c950778cadf9432760be0782a9c12">  445</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_ENAB_ACK_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa7bf470ffa09846fcf48fa38a042930e">  446</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_ENAB_ACK_MSB    _u(6)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#abbe6f1f4b8d84cb855634341b845b70c">  447</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_ENAB_ACK_LSB    _u(6)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a1c997815a65d62d7f8fed2860daf5ebb">  448</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_ENAB_ACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM0_ISOLATE_FROM_SEQ</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">// Description : Indicates the state of the isolation control to the power</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">//               domain.</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a0b8cbd11c1e45a3f438cb636e20d2184">  453</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_ISOLATE_FROM_SEQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab97709649d698abeb5593dff9f510b0b">  454</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_ISOLATE_FROM_SEQ_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af88e0bb508ee7ba50a2bfb912d71b9ab">  455</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_ISOLATE_FROM_SEQ_MSB    _u(5)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a1936e24a8f93caea70d315c0538d499f">  456</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_ISOLATE_FROM_SEQ_LSB    _u(5)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa0fea3b5e7a3a33521c0e66e3e0ce899">  457</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_ISOLATE_FROM_SEQ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM0_LARGE_ACK</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">// Description : Indicates the state of the large power switches for the power</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">//               domain.</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af0bd10ab4c8ce5701d6c4953276b40fb">  462</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_LARGE_ACK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aec2ba86d538a6823515ca460a6ae9ad0">  463</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_LARGE_ACK_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a751dc67fc1f350c7ec5262383481005b">  464</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_LARGE_ACK_MSB    _u(4)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a2f18efa7dc1820fa15db2a676b44186d">  465</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_LARGE_ACK_LSB    _u(4)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a853b16888347b4a0d6b3f27b57bbe721">  466</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_LARGE_ACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK2</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">// Description : The small switches are split into 3 chains. In the power up</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">//               sequence they are switched on separately to allow management of</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">//               the VDD rise time. In the power down sequence they switch off</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">//               simultaneously with the large power switches.</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">//               This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">//               switch chain 2.</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adbe730536fe44c42cda3e62cbe221c31">  475</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7c529799ffc0b3c27ed00ee12104affb">  476</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK2_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a31d10f6c3d24a615f97ba36ceeee8914">  477</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK2_MSB    _u(3)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a291694a58a114e4fdeda546abccf6c03">  478</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK2_LSB    _u(3)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a84f005620c2edff0bd5f8f79d2f799c5">  479</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK1</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// Description : This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">//               switch chain 1.</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a053e60d4350c4501bf4d6d2194db41e4">  484</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a4734b4a8c5ef1c1809356a248908d3a8">  485</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK1_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a1f9decabb6278a56d874e3ac5aa42dc5">  486</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK1_MSB    _u(2)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a3d22696fa034504d6e4efe43e5162436">  487</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK1_LSB    _u(2)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ad9a6e8a18796156ba02e2463320bd904">  488</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK0</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">// Description : This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">//               switch chain 0.</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a9489813cc8429c812504d6ae6857ec7f">  493</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a30018ea1a0053621dc5cca7d579d7fbe">  494</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK0_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a929b96f560c5d1fc9b424f350e8f3496">  495</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK0_MSB    _u(1)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a1a375947c49743eaed4f30dfae2f8c71">  496</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK0_LSB    _u(1)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a1a81001690c790648529fa05ffce431f">  497</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_SMALL_ACK0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM0_IS_PD</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">// Description : Indicates the power somain is fully powered down.</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a0bd422f935892eb0164dd602bf993d52">  501</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_IS_PD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a8667998ac46f4853ea2e48e9dfddb6a9">  502</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_IS_PD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a069fcd6a74c49800cfc3558032e4a210">  503</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_IS_PD_MSB    _u(0)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af44a90af1a637d977063798c5df8394d">  504</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_IS_PD_LSB    _u(0)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a663489ae9231ece0cf9619cc18b011ff">  505</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM0_IS_PD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">// Register    : RP_AP_DBG_POW_STATE_SRAM1</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">// Description : This register indicates the state of the power sequencer for</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">//               the SRAM1 domain.</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">//               The sequencer timing is managed by the POWMAN_SEQ_* registers.</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">//               See the header file for those registers for more information on</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">//               the timing.</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">//               Power up of the domain commences by clearing bit 0 (IS_PD) then</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">//               bits 1-8 are set in sequence. Bit 8 (IS_PU) indicates the</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">//               sequence is complete.</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">//               Power down of the domain commences by clearing bit 8 (IS_PU)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">//               then bits 7-1 are cleared in sequence. Bit 0 (IS_PU) is then</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">//               set to indicate the sequence is complete.</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aac6e7d199f9d6f7e2b807ad2d5f6e952">  519</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a40ee621fddf5953d0396e42f95b6f074">  520</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa2cf5aa6beea389bb0375f768b129490">  521</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM1_IS_PU</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">// Description : Indicates the power somain is fully powered up.</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adc8f78fbc4c29016f9ae0e8652444e5e">  525</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_IS_PU_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a381dac8d3d59c77db88e74a2af5f5715">  526</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_IS_PU_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a48a044e24fc24138bbaef93978ae8fa7">  527</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_IS_PU_MSB    _u(8)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a74d9d9db87871efadbc56cfa6176c8f6">  528</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_IS_PU_LSB    _u(8)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a1f1a2ba9a4554fa3c821c0af4bf36b31">  529</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_IS_PU_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM1_RESET_FROM_SEQ</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">// Description : Indicates the state of the reset to the power domain.</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7656f8b520995ea88258f4f436132213">  533</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_RESET_FROM_SEQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa852bab1afdc65bdb78970f44b8b829e">  534</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_RESET_FROM_SEQ_BITS   _u(0x00000080)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae0000ab6ec05d634ff67933e86cad5fa">  535</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_RESET_FROM_SEQ_MSB    _u(7)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a79b4b96f6621316aa5de68fb47a510e8">  536</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_RESET_FROM_SEQ_LSB    _u(7)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ac07a1867f06cda5091945f5c646bb080">  537</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_RESET_FROM_SEQ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM1_ENAB_ACK</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">// Description : Indicates the state of the enable to the power domain.</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#affc5ee2ff8dd1295a6eed2bafe8edf51">  541</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_ENAB_ACK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae64eafc7a95c47923bdb3af2318284f0">  542</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_ENAB_ACK_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af4f7dba518749ecd89d32682883eff70">  543</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_ENAB_ACK_MSB    _u(6)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aed6bbf7bcd2b80e8eb1d631da932d6ad">  544</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_ENAB_ACK_LSB    _u(6)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae337db8f91e53719600d4525440f5733">  545</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_ENAB_ACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM1_ISOLATE_FROM_SEQ</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">// Description : Indicates the state of the isolation control to the power</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">//               domain.</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a50c7b65008b31203f2450c56a2b6aa5c">  550</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_ISOLATE_FROM_SEQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa237c52d8c893e0afd37944c2d34aef3">  551</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_ISOLATE_FROM_SEQ_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a0be45e63b25928c5d363ebb7da5ff1d6">  552</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_ISOLATE_FROM_SEQ_MSB    _u(5)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a774c14d37048556da9a60e36b9ad4696">  553</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_ISOLATE_FROM_SEQ_LSB    _u(5)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a56d5782d9197d5331abfddbb93796475">  554</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_ISOLATE_FROM_SEQ_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM1_LARGE_ACK</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">// Description : Indicates the state of the large power switches for the power</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">//               domain.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a97f1ea7de38f7ae7278f34d14617b41d">  559</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_LARGE_ACK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa94fe38f0f2ecbd9f241d897b8829e61">  560</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_LARGE_ACK_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a498a432a9290954eb15b4deaaf59cf29">  561</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_LARGE_ACK_MSB    _u(4)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae44b1f89dae7e9af0d27940c41a5cbea">  562</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_LARGE_ACK_LSB    _u(4)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a273b2bcb4ddd8ab17496117810fcdc9f">  563</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_LARGE_ACK_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK2</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">// Description : The small switches are split into 3 chains. In the power up</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">//               sequence they are switched on separately to allow management of</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">//               the VDD rise time. In the power down sequence they switch off</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">//               simultaneously with the large power switches.</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">//               This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">//               switch chain 2.</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a736cec92c6bf5be51d03009c733915ed">  572</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a41b874f7bf5a79d9be2fbb75203a7f3c">  573</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK2_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a05864c95b69e0b2479101c5ea83f3d63">  574</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK2_MSB    _u(3)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a8cb3568e5b7e4c071672c8689e6f0bea">  575</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK2_LSB    _u(3)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab0d61a857f514843e7002ac21089cfe9">  576</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK1</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">// Description : This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">//               switch chain 1.</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a0d4b3cacf3b70f481b484595a28dafad">  581</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a1ae7979d1777c97a004cdb796f6e11d2">  582</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK1_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a6bed9536d89c74a33933f3446b944179">  583</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK1_MSB    _u(2)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af975dea87e96ef75877d885eab9bef7f">  584</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK1_LSB    _u(2)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a84ca66c0e85650dbf9b1e51149810731">  585</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK0</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">// Description : This bit indicates the state of the last element in small power</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">//               switch chain 0.</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#adea2d27c161f5ff73935f9368d9e795a">  590</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a4d11f15962f2d51bcea6b3e68c865e1c">  591</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK0_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a74df37c4726bda82946a3a1c1268ea78">  592</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK0_MSB    _u(1)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a3f972a0540db2d09cdcc67955c9a9924">  593</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK0_LSB    _u(1)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#abd372e33f4596b91190b9ab9a71b3df8">  594</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_SMALL_ACK0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">// Field       : RP_AP_DBG_POW_STATE_SRAM1_IS_PD</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">// Description : Indicates the power somain is fully powered down.</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa822a45992782c624371d74efb6e3e1a">  598</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_IS_PD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa51fbd98cd72ec98899fd3ed891aa326">  599</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_IS_PD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a37e917c6ca076c1273c522079e8b02f0">  600</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_IS_PD_MSB    _u(0)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#abbdd8141cd71d6c6667242394600cfc2">  601</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_IS_PD_LSB    _u(0)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a8b3a5301183c40aa0c575a0acdd1d3a0">  602</a></span><span class="preprocessor">#define RP_AP_DBG_POW_STATE_SRAM1_IS_PD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">// Register    : RP_AP_DBG_POW_OVRD</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">// Description : This register allows external control of the power sequencer</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">//               outputs for all the switched power domains. If any of the power</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">//               sequencers stall at any stage then force power up operation of</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">//               all domains by running this sequence:</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment">//               - set DBG_POW_OVRD = 0x3b to force small power switches on,</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">//               large power switches off, resets on and isolation on</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">//               - allow time for the domain power supplies to reach full rail</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">//               - set DBG_POW_OVRD = 0x3b to force large power switches on</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">//               - set DBG_POW_OVRD = 0x37 to remove isolation</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">//               - set DBG_POW_OVRD = 0x17 to remove resets</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a20dc7e3319de6c2a6004fc8b244a3d7e">  615</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a851c82f1d81092b4d5a27e37dc233bd1">  616</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_BITS   _u(0x0000007f)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aeebabca92cd7c04259484706a765c1ad">  617</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">// Field       : RP_AP_DBG_POW_OVRD_DBG_POW_RESTART_FROM_XOSC</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">// Description : By default the system begins boot as soon as a clock is</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">//               available from the ROSC, then it switches to the XOSC when it</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">//               is available. This is done because the XOSC takes several ms to</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">//               start up. If there is a problem with the ROSC then the default</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">//               behaviour can be changed to not use the ROSC and wait for XOSC.</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">//               However, this requires a mask change to modify the reset value</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">//               of the Power Manager START_FROM_XOSC register. To allow</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">//               experimentation the default can be temporarily changed by</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">//               setting this register bit to 1. After setting this bit the core</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">//               must be reset by a Coresight dprst or a rescue reset (see</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">//               RESCUE_RESTART in the RP_AP_CTRL register above). A power-on</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">//               reset, brown-out reset or RUN pin reset will reset this control</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">//               and revert to the default behaviour.</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ad95bee9cdecbb8f5240915bf8062afa8">  633</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_RESTART_FROM_XOSC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa2d135529136b8fe650538a88721a35e">  634</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_RESTART_FROM_XOSC_BITS   _u(0x00000040)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a65cff82263c10eb44760e3bacd366a37">  635</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_RESTART_FROM_XOSC_MSB    _u(6)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a48bc9f742bf78f10604e589febf7969a">  636</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_RESTART_FROM_XOSC_LSB    _u(6)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab285f1de973c3af5b81a2e0d5e39c618">  637</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_RESTART_FROM_XOSC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">// Field       : RP_AP_DBG_POW_OVRD_DBG_POW_RESET</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">// Description : When DBG_POW_OVRD_RESET=1 this register bit controls the resets</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">//               for all domains. 1 = reset. 0 = not reset.</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ad1aa7f0d88ece7036320e3235f33af8f">  642</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_RESET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a454265087c91f4c9d80f37fbd7764eca">  643</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_RESET_BITS   _u(0x00000020)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ad872fbcfa74075bb10e9c77df7790d60">  644</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_RESET_MSB    _u(5)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a44c08a4aba470a02781eb4544d6ebfb5">  645</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_RESET_LSB    _u(5)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a54c8d88c1d16ad5c11065c185f77a495">  646</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_RESET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">// Field       : RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_RESET</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">// Description : Enables DBG_POW_RESET to control the resets for the power</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">//               manager and the switched-core. Essentially that is everythjing</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">//               except the Coresight 2-wire interface and the RP_AP registers.</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a3228f27324e0bd37fa1ba72a832a5e66">  652</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_RESET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a061b1408ecb44e31dd658ffc11fb7526">  653</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_RESET_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a5258378ea21783dc24b2a49e28f284ab">  654</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_RESET_MSB    _u(4)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af8fee99e276a696b49aba6e027012017">  655</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_RESET_LSB    _u(4)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aba027fe7a96a8b0b2bf98e098ed08255">  656</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_RESET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">// Field       : RP_AP_DBG_POW_OVRD_DBG_POW_ISO</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">// Description : When DBG_POW_OVRD_ISO=1 this register bit controls the</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">//               isolation gates for all domains. 1 = isolated. 0 = not</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">//               isolated.</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a630aad0f15c7866d4ec1cc481867d7a7">  662</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_ISO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af26f218cce077477fe10a279d191ada8">  663</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_ISO_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a76485369d70087e3a062b55162370271">  664</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_ISO_MSB    _u(3)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a048aa45b583942712a99d705a3f6bad2">  665</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_ISO_LSB    _u(3)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aff44f60b241c15d0ca22a041f5d34edc">  666</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_ISO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">// Field       : RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_ISO</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">// Description : Enables DBG_POW_ISO to control the isolation gates between</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">//               domains.</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a2bad55deb9966382690249e44a545dc6">  671</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_ISO_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a98de9461f515a9b050f318919a4936fb">  672</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_ISO_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a10130443f335660fbc981b303ffe13ca">  673</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_ISO_MSB    _u(2)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7d16e875818bb98266a2de812b8d17de">  674</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_ISO_LSB    _u(2)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ac10ad9177cac9ec4fabd6e3f41140b36">  675</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_ISO_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">// Field       : RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_LARGE_REQ</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">// Description : Turn on the large power switches for all domains. This should</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">//               not be done until sufficient time has been allowed for the</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">//               small switches to bring the supplies up. Switching the large</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">//               switches on too soon risks browning out the always-on domain</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">//               and corrupting these very registers.</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#aa56acc54228e076039f4c7cb81b74439">  683</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_LARGE_REQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a949d71b1cc5cb78e2a05324eae092f70">  684</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_LARGE_REQ_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a19d91fb0ce5e8662e8738d259343fd54">  685</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_LARGE_REQ_MSB    _u(1)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#abb3232fa22b1f23c9f7c6a5a4e59046d">  686</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_LARGE_REQ_LSB    _u(1)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a1c387c013091c36597c572f666b160a3">  687</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_LARGE_REQ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">// Field       : RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_SMALL_REQ</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">// Description : Turn on the small power switches for all domains. This switches</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">//               on chain 0 for each domain and switches off chains 2 &amp; 3 and</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">//               the large power switch chain. This will bring the power up for</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">//               all domains without browning out the always-on power domain.</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a4fbfa99b8fb44ee1e07b36c5d895a45d">  694</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_SMALL_REQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a5014c23a48e19d1e89924a43300a0861">  695</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_SMALL_REQ_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a1fef8ef2fc2b8ae8dd49267f68a45d66">  696</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_SMALL_REQ_MSB    _u(0)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#afa9cb92484db3110ddf9603eb7335bec">  697</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_SMALL_REQ_LSB    _u(0)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#af2c764e999f2895bfe7dd3b558edd44b">  698</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OVRD_DBG_POW_OVRD_SMALL_REQ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">// Register    : RP_AP_DBG_POW_OUTPUT_TO_GPIO</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">// Description : Send some, or all, bits of DBG_POW_STATE_SWCORE to gpios.</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">//               Bit 0  sends bit 0  of DBG_POW_STATE_SWCORE to GPIO 34</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">//               Bit 1  sends bit 1  of DBG_POW_STATE_SWCORE to GPIO 35</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">//               Bit 2  sends bit 2  of DBG_POW_STATE_SWCORE to GPIO 36</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">//               .</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">//               .</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">//               Bit 11 sends bit 11 of DBG_POW_STATE_SWCORE to GPIO 45</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a842bdf99368ded3026839e8d16fda58e">  708</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OUTPUT_TO_GPIO_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a70cdcc692b10c6510ffcdc3520428474">  709</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OUTPUT_TO_GPIO_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a062099e15895f7f2c6f74808ed2ebc62">  710</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OUTPUT_TO_GPIO_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">// Field       : RP_AP_DBG_POW_OUTPUT_TO_GPIO_ENABLE</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a66012f7bd6704905e77f26be738a372a">  713</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OUTPUT_TO_GPIO_ENABLE_RESET  _u(0x000)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a3753b539547b026a1a511d02d70b25a8">  714</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OUTPUT_TO_GPIO_ENABLE_BITS   _u(0x00000fff)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a0d618d1c2399984acc426a7a9745ec2e">  715</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OUTPUT_TO_GPIO_ENABLE_MSB    _u(11)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a337a7c519854c870f3c9aaa066072433">  716</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OUTPUT_TO_GPIO_ENABLE_LSB    _u(0)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab77e62da531e1286e6d9a2c1264855a5">  717</a></span><span class="preprocessor">#define RP_AP_DBG_POW_OUTPUT_TO_GPIO_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">// Register    : RP_AP_IDR</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment">// Description : Standard Coresight ID Register</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a4ff11202c14aa3dd722e4b05383b575c">  721</a></span><span class="preprocessor">#define RP_AP_IDR_OFFSET _u(0x00000dfc)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ab9de02efab907ae33e75f0393b1d2814">  722</a></span><span class="preprocessor">#define RP_AP_IDR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a9fa5a1e4d1ab2f9465eabf19453a6584">  723</a></span><span class="preprocessor">#define RP_AP_IDR_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#ae5f995248d81febdad2fa2b7522cabcf">  724</a></span><span class="preprocessor">#define RP_AP_IDR_MSB    _u(31)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a7bb79d956c9d8b06186acc014534a8e5">  725</a></span><span class="preprocessor">#define RP_AP_IDR_LSB    _u(0)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="rp__ap_8h.html#a344dbe68cea7d21e3e5beea4eb7104fd">  726</a></span><span class="preprocessor">#define RP_AP_IDR_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_RP_AP_H</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp__ap_8h.html">rp_ap.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
