// Seed: 2777416108
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    output tri0  id_2
);
  `define pp_4 0
  wire id_5;
  ;
endmodule
module module_0 #(
    parameter id_7 = 32'd74
) (
    output wand id_0,
    input wor id_1,
    output tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    output tri0 id_6,
    input wor _id_7,
    output wor id_8,
    output supply1 id_9,
    input supply1 id_10,
    input wor module_1
);
  wire id_13;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
  assign modCall_1.id_0 = 0;
  logic id_14;
  ;
  assign id_14[id_7] = id_10;
  parameter id_15 = 1;
  wire id_16;
  or primCall (id_6, id_13, id_10, id_3, id_5);
endmodule
