<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Vivado -&gt; TMR -&gt; Vivado &mdash; simpleCounter  documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Yosys -&gt; TMR -&gt; F4PGA" href="../Yosys_F4PGA/index.html" />
    <link rel="prev" title="&lt;no title&gt;" href="../index.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> simpleCounter
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">Vivado -&gt; TMR -&gt; Vivado</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#uploading-the-verilog-hdl-into-vivado">Uploading the Verilog HDL into Vivado</a></li>
<li class="toctree-l2"><a class="reference internal" href="#getting-the-netlist-from-vivado">Getting the Netlist from Vivado</a></li>
<li class="toctree-l2"><a class="reference internal" href="#exporting-the-netlist">Exporting the Netlist</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#using-the-tcl-command-line">Using the tcl command line</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#triplicating-the-design-spydrnet-tmr">Triplicating the design - SpyDrNet TMR</a></li>
<li class="toctree-l2"><a class="reference internal" href="#spydrnet-tmr-to-vivado">SpyDrNet TMR to Vivado</a></li>
<li class="toctree-l2"><a class="reference internal" href="#vivado-to-bitstream">Vivado to Bitstream</a></li>
<li class="toctree-l2"><a class="reference internal" href="#verifying-if-the-design-works">Verifying if the Design Works</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Yosys_F4PGA/index.html">Yosys -&gt; TMR -&gt; F4PGA</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">simpleCounter</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Vivado -&gt; TMR -&gt; Vivado</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/vivado_vivado/index.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="vivado-tmr-vivado">
<h1>Vivado -&gt; TMR -&gt; Vivado<a class="headerlink" href="#vivado-tmr-vivado" title="Permalink to this heading"></a></h1>
<section id="uploading-the-verilog-hdl-into-vivado">
<h2>Uploading the Verilog HDL into Vivado<a class="headerlink" href="#uploading-the-verilog-hdl-into-vivado" title="Permalink to this heading"></a></h2>
<p>The first step is to create an RTL project.</p>
<img alt="../_images/vivado_screenshot1.png" class="align-center" src="../_images/vivado_screenshot1.png" />
<p>Add <strong>simpleCounter.sv</strong> to the project.</p>
<p>Download: <a class="reference download internal" download="" href="../_downloads/2b04ff2c7a8db0cd5a028b837ebe3795/simpleCounter.sv"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter.sv</span></code></a></p>
</section>
<section id="getting-the-netlist-from-vivado">
<h2>Getting the Netlist from Vivado<a class="headerlink" href="#getting-the-netlist-from-vivado" title="Permalink to this heading"></a></h2>
<p>After adding the simpleCounter.sv file to your project, go to the “Flow Navigator” window on the left hand side of the screen, and click on “Run Synthesis.”</p>
<img alt="../_images/vivado_screenshot3.png" class="align-center" id="img-vivado-run-synthesis" src="../_images/vivado_screenshot3.png" />
</section>
<section id="exporting-the-netlist">
<h2>Exporting the Netlist<a class="headerlink" href="#exporting-the-netlist" title="Permalink to this heading"></a></h2>
<p>Once synthesis has been run expand the “Open Synthesized Design” tab under the “Synthesis” section, and click on the “Schematic” option.</p>
<p>To Export the Netlist click on file in the upper left, go down to Export, then click on Export Netlist.</p>
<p>A window pops up with the option to export EDIF and Verilog Netlists. Select the desired file format and file destination.</p>
<img alt="../_images/export_netlist.png" class="align-center" id="img-vivado-export-netlist" src="../_images/export_netlist.png" />
<ul class="simple">
<li><p>If downloading an EDIF file change the file type from .edn to .edf</p></li>
</ul>
<section id="using-the-tcl-command-line">
<h3>Using the tcl command line<a class="headerlink" href="#using-the-tcl-command-line" title="Permalink to this heading"></a></h3>
<ul class="simple">
<li><p>To export the netlist using the tcl command line in Vivado type <strong>write_edif simpleCounter.edf</strong> or <strong>write_verilog simpleCounter.v</strong></p></li>
</ul>
</section>
</section>
<section id="triplicating-the-design-spydrnet-tmr">
<h2>Triplicating the design - SpyDrNet TMR<a class="headerlink" href="#triplicating-the-design-spydrnet-tmr" title="Permalink to this heading"></a></h2>
<p>If using the .edf file, the following code runs the netlist through SpyDrNet TMR.</p>
<div class="highlight-sv notranslate"><div class="highlight"><pre><span></span><span class="kn">import</span><span class="w"> </span><span class="nn">spydrnet</span><span class="w"> </span><span class="n">as</span><span class="w"> </span><span class="n">sdn</span><span class="w"></span>
<span class="n">from</span><span class="w"> </span><span class="n">spydrnet</span><span class="p">.</span><span class="n">uniquify</span><span class="w"> </span><span class="k">import</span><span class="w"> </span><span class="n">uniquify</span><span class="w"></span>
<span class="n">from</span><span class="w"> </span><span class="n">spydrnet_tmr</span><span class="p">.</span><span class="n">support_files</span><span class="p">.</span><span class="n">vendor_names</span><span class="w"> </span><span class="k">import</span><span class="w"> </span><span class="n">XILINX</span><span class="w"></span>
<span class="n">from</span><span class="w"> </span><span class="n">spydrnet_tmr</span><span class="p">.</span><span class="n">apply_tmr_to_netlist</span><span class="w"> </span><span class="k">import</span><span class="w"> </span><span class="n">apply_tmr_to_netlist</span><span class="w"></span>

<span class="p">#</span><span class="w"> </span><span class="n">Parse</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">downloaded</span><span class="w"> </span><span class="p">.</span><span class="n">edf</span><span class="w"> </span><span class="n">netlist</span><span class="w"></span>
<span class="n">netlist</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">sdn</span><span class="p">.</span><span class="n">parse</span><span class="p">(</span><span class="s">&quot;simpleCounter.edf&quot;</span><span class="p">)</span><span class="w"></span>

<span class="p">#</span><span class="w"> </span><span class="n">Makes</span><span class="w"> </span><span class="n">all</span><span class="w"> </span><span class="n">instances</span><span class="w"> </span><span class="k">unique</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">netlist</span><span class="w"></span>
<span class="n">uniquify</span><span class="p">(</span><span class="n">netlist</span><span class="p">)</span><span class="w"></span>

<span class="p">#</span><span class="w"> </span><span class="n">Gets</span><span class="w"> </span><span class="n">all</span><span class="w"> </span><span class="n">of</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">hinstances</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="k">design</span><span class="w"> </span><span class="n">but</span><span class="w"> </span><span class="n">leaves</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="n">VCC</span><span class="w"> </span><span class="n">GND</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">IBUF</span><span class="w"> </span><span class="n">as</span><span class="w"> </span><span class="n">those</span><span class="w"> </span><span class="n">should</span><span class="w"> </span><span class="k">not</span><span class="w"> </span><span class="n">be</span><span class="w"> </span><span class="n">triplicated</span><span class="w"></span>
<span class="n">hinstances_to_replicate</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">list</span><span class="p">(</span><span class="w"></span>
<span class="w">   </span><span class="n">netlist</span><span class="p">.</span><span class="n">get_hinstances</span><span class="p">(</span><span class="w"></span>
<span class="w">      </span><span class="n">recursive</span><span class="o">=</span><span class="n">True</span><span class="p">,</span><span class="w"> </span><span class="n">filter</span><span class="o">=</span><span class="n">lambda</span><span class="w"> </span><span class="nl">x:</span><span class="w"> </span><span class="n">x</span><span class="p">.</span><span class="n">item</span><span class="p">.</span><span class="n">reference</span><span class="p">.</span><span class="n">is_leaf</span><span class="p">()</span><span class="w"> </span><span class="n">is</span><span class="w"> </span><span class="n">True</span><span class="w"></span>
<span class="w">                                                   </span><span class="k">and</span><span class="w"> </span><span class="s">&quot;VCC&quot;</span><span class="w"> </span><span class="k">not</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="n">x</span><span class="p">.</span><span class="n">name</span><span class="w"></span>
<span class="w">                                                   </span><span class="k">and</span><span class="w"> </span><span class="s">&quot;GND&quot;</span><span class="w"> </span><span class="k">not</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="n">x</span><span class="p">.</span><span class="n">name</span><span class="w"></span>
<span class="w">                                                   </span><span class="k">and</span><span class="w"> </span><span class="s">&quot;ibuf&quot;</span><span class="w"> </span><span class="k">not</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="n">x</span><span class="p">.</span><span class="n">name</span><span class="p">.</span><span class="n">lower</span><span class="p">()</span><span class="w"></span>
<span class="w">                                                   </span><span class="k">and</span><span class="w"> </span><span class="s">&quot;IBUF&quot;</span><span class="w"> </span><span class="k">not</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="n">x</span><span class="p">.</span><span class="n">item</span><span class="p">.</span><span class="n">reference</span><span class="p">.</span><span class="n">name</span><span class="w"> </span><span class="p">))</span><span class="w"></span>

<span class="p">#</span><span class="w"> </span><span class="n">Gets</span><span class="w"> </span><span class="n">all</span><span class="w"> </span><span class="n">of</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">OUT</span><span class="w"> </span><span class="n">hports</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="k">design</span><span class="w"></span>
<span class="n">hports_to_replicate</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">list</span><span class="p">(</span><span class="n">netlist</span><span class="p">.</span><span class="n">get_hports</span><span class="p">(</span><span class="n">filter</span><span class="o">=</span><span class="n">lambda</span><span class="w"> </span><span class="nl">x:</span><span class="w"> </span><span class="n">x</span><span class="p">.</span><span class="n">item</span><span class="p">.</span><span class="n">direction</span><span class="w"> </span><span class="n">is</span><span class="w"> </span><span class="n">sdn</span><span class="p">.</span><span class="n">OUT</span><span class="p">))</span><span class="w"></span>


<span class="n">valid_voter_point_dict</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">dict</span><span class="p">()</span><span class="w"></span>
<span class="n">valid_voter_point_dict</span><span class="p">[</span><span class="s">&quot;after_ff&quot;</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">[</span><span class="w"></span>
<span class="w">      </span><span class="o">*</span><span class="n">hinstances_to_replicate</span><span class="p">,</span><span class="w"></span>
<span class="w">      </span><span class="o">*</span><span class="n">hports_to_replicate</span><span class="p">,</span><span class="w"></span>
<span class="w">   </span><span class="p">]</span><span class="w"></span>

<span class="p">#</span><span class="w"> </span><span class="n">Triplicates</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="k">design</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">inserts</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">voters</span><span class="w"></span>
<span class="n">apply_tmr_to_netlist</span><span class="p">(</span><span class="w"></span>
<span class="w">      </span><span class="n">netlist</span><span class="p">,</span><span class="w"></span>
<span class="w">      </span><span class="n">XILINX</span><span class="p">,</span><span class="w"></span>
<span class="w">      </span><span class="n">hinstances_and_hports_to_replicate</span><span class="o">=</span><span class="p">[</span><span class="w"></span>
<span class="w">            </span><span class="o">*</span><span class="n">hinstances_to_replicate</span><span class="p">,</span><span class="w"></span>
<span class="w">            </span><span class="o">*</span><span class="n">hports_to_replicate</span><span class="p">,</span><span class="w"></span>
<span class="w">      </span><span class="p">],</span><span class="w"></span>
<span class="w">      </span><span class="n">valid_voter_point_dict</span><span class="o">=</span><span class="n">valid_voter_point_dict</span><span class="p">,</span><span class="w"></span>
<span class="w">   </span><span class="p">)</span><span class="w"></span>

<span class="p">#</span><span class="w"> </span><span class="n">Compose</span><span class="w"> </span><span class="n">the</span><span class="w"> </span><span class="n">triplicated</span><span class="w"> </span><span class="n">netlist</span><span class="w"></span>
<span class="n">netlist</span><span class="p">.</span><span class="n">compose</span><span class="p">(</span><span class="s">&quot;simpleCounter_tmr.edf&quot;</span><span class="p">)</span><span class="w"></span>
</pre></div>
</div>
<p>Download: <a class="reference download internal" download="" href="../_downloads/d9789331128a439f8c66d7085f3465fa/edf_tmr_script.txt"><code class="xref download docutils literal notranslate"><span class="pre">edf_tmr_script.py</span></code></a></p>
<p>If using the .v file the following code can be downloaded to triplicate the design</p>
<p><em>Note: To be able to run the design through Spydrnet TMR any instances, ports, or wires that have a as the first character and a space as the last character need to have them removed before replication and then replaced after triplication, but before composing.</em></p>
<p>Download: <a class="reference download internal" download="" href="../_downloads/5c9f78f0f067a2a0484e2293ad419895/verilog_tmr_script.txt"><code class="xref download docutils literal notranslate"><span class="pre">verilog_tmr_script.py</span></code></a></p>
</section>
<section id="spydrnet-tmr-to-vivado">
<h2>SpyDrNet TMR to Vivado<a class="headerlink" href="#spydrnet-tmr-to-vivado" title="Permalink to this heading"></a></h2>
<p>Create new project in Vivado and choose Post-synthesis Project</p>
<img alt="../_images/post_synthesis.png" class="align-center" id="img-post-synthesis" src="../_images/post_synthesis.png" />
<p>If working with a .edf file, upload <strong>simpleCounter_tmr.edf</strong> that was just created and <strong>simpleCounter_tmr.xdc</strong> to the project.</p>
<p>If working with a .v file, upload <strong>simpleCoutner_tmr.v</strong> and <strong>simpleCounter_tmr.xdc</strong> to the project.</p>
<p>Download: <a class="reference download internal" download="" href="../_downloads/b10720fc5adbe7b860d5d9e92eb9fea1/simpleCounter_tmr.xdc"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter_tmr.xdc</span></code></a></p>
</section>
<section id="vivado-to-bitstream">
<h2>Vivado to Bitstream<a class="headerlink" href="#vivado-to-bitstream" title="Permalink to this heading"></a></h2>
<p>The verilog netlist asks for a top module to be specified. <em>Click on auto find</em></p>
<p>After adding the source files for your project, go to the “Flow Navigator” window on the left hand side of the screen, and click on “Generate Bitstream” under “Program and Debug.”</p>
<img alt="../_images/vivado_screenshot3.png" class="align-center" id="img-vivado-run-generate-bitstream" src="../_images/vivado_screenshot3.png" />
<p>Once the Bitstream has been generated click on “Open Hardware Manager” under the tab “Program and Debug”, click on “Open Target” then click on “Auto Connect”, next click on “Program Device” then click on the box that pops up. A “Program Device” window should open up, click on program to download the bitstream to your device.</p>
</section>
<section id="verifying-if-the-design-works">
<h2>Verifying if the Design Works<a class="headerlink" href="#verifying-if-the-design-works" title="Permalink to this heading"></a></h2>
<p>The counter in this design increments when btnc is pressed. Once it reaches a count of 16 it rolls over to 0 and starts counting up again. If at any point btnu is pressed the count is reset to 0.
Since this is a TMR design there should be 3 sets of 4 leds in total.</p>
<ul class="simple">
<li><p>Set 1 (LEDS 0-3), Set 2 (LEDs 5-8), Set 3 (LEDs 10-13)</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ol class="arabic simple">
<li><p>This example was designed using a BASYS 3 board. If a different FPGA is being used the simpleCounter_tmr.xdc file will need to be modified accordingly.</p></li>
<li><p>The Verilog Netlist portion of this example is not functioning properly. The design composes with no problems, but in Vivado the design is not getting the desired output.</p></li>
</ol>
</div>
<p>Files:</p>
<p><a class="reference download internal" download="" href="../_downloads/2b04ff2c7a8db0cd5a028b837ebe3795/simpleCounter.sv"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter.sv</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/0d41711b6b69bf38621277904f963d59/simpleCounter.edf"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter.edf</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/fcb492610f61152781df7fe66dbdbbd8/simpleCounter_tmr.edf"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter_tmr.edf</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/b10720fc5adbe7b860d5d9e92eb9fea1/simpleCounter_tmr.xdc"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter_tmr.xdc</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/d9789331128a439f8c66d7085f3465fa/edf_tmr_script.txt"><code class="xref download docutils literal notranslate"><span class="pre">edf_tmr_script.py</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/5f889d343b84ed8f44e016449b8e64bb/simpleCounter.v"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter.v</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/d4df469a0bb208d412d618252a84476b/simpleCounter_tmr.v"><code class="xref download docutils literal notranslate"><span class="pre">simpleCounter_tmr.v</span></code></a></p>
<p><a class="reference download internal" download="" href="../_downloads/5c9f78f0f067a2a0484e2293ad419895/verilog_tmr_script.txt"><code class="xref download docutils literal notranslate"><span class="pre">verilog_tmr_script.py</span></code></a></p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../index.html" class="btn btn-neutral float-left" title="&lt;no title&gt;" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../Yosys_F4PGA/index.html" class="btn btn-neutral float-right" title="Yosys -&gt; TMR -&gt; F4PGA" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2022, Ethan.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>