Efinity Synthesis report for project WS2812_Custom
Version: 2023.2.307
Generated at: Jun 18, 2024 16:03:17
Copyright (C) 2013 - 2023  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : WS2812_TOP

### ### File List (begin) ### ### ###
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_config_ctrl.v
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_TOP.v
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/test_uart_rx.v
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ws2812_Interface.v
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_data_ctrl.v
/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'ram'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO/phy_FIFO.v:719)
"MEM|SYN-0677" : ... Zero initialization of uninitialized memory block 'led_reg'. (/home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_bram.v:16)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 46
Total number of FFs with enable signals: 211
CE signal <uartrx_config/n509>, number of controlling flip flops: 1
CE signal <ceg_net63>, number of controlling flip flops: 11
CE signal <ceg_net743>, number of controlling flip flops: 1
CE signal <ceg_net454>, number of controlling flip flops: 3
CE signal <uartrx_config/n485>, number of controlling flip flops: 1
CE signal <uartrx_config/n487>, number of controlling flip flops: 1
CE signal <uartrx_config/n489>, number of controlling flip flops: 1
CE signal <uartrx_config/n491>, number of controlling flip flops: 1
CE signal <uartrx_config/n502>, number of controlling flip flops: 1
CE signal <uartrx_config/n503>, number of controlling flip flops: 1
CE signal <uartrx_config/n506>, number of controlling flip flops: 1
CE signal <uartrx_data/n511>, number of controlling flip flops: 1
CE signal <ceg_net142>, number of controlling flip flops: 11
CE signal <ceg_net745>, number of controlling flip flops: 1
CE signal <ceg_net462>, number of controlling flip flops: 3
CE signal <uartrx_data/n485>, number of controlling flip flops: 1
CE signal <uartrx_data/n487>, number of controlling flip flops: 1
CE signal <uartrx_data/n489>, number of controlling flip flops: 1
CE signal <uartrx_data/n491>, number of controlling flip flops: 1
CE signal <uartrx_data/n500>, number of controlling flip flops: 1
CE signal <uartrx_data/n503>, number of controlling flip flops: 1
CE signal <uartrx_data/n506>, number of controlling flip flops: 1
CE signal <ws_wr_fifo_config/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <ws_wr_fifo_config/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <ws_wr_fifo_data/u_efx_fifo_top/wr_en_int>, number of controlling flip flops: 10
CE signal <ws_wr_fifo_data/u_efx_fifo_top/rd_en_int>, number of controlling flip flops: 10
CE signal <ceg_net533>, number of controlling flip flops: 8
CE signal <ceg_net602>, number of controlling flip flops: 16
CE signal <ceg_net635>, number of controlling flip flops: 8
CE signal <ceg_net642>, number of controlling flip flops: 8
CE signal <ceg_net477>, number of controlling flip flops: 4
CE signal <ceg_net768>, number of controlling flip flops: 1
CE signal <ceg_net769>, number of controlling flip flops: 1
CE signal <ceg_net493>, number of controlling flip flops: 1
CE signal <wsctrl/n937>, number of controlling flip flops: 1
CE signal <ceg_net497>, number of controlling flip flops: 1
CE signal <ceg_net500>, number of controlling flip flops: 1
CE signal <ceg_net758>, number of controlling flip flops: 4
CE signal <ceg_net507>, number of controlling flip flops: 1
CE signal <ceg_net557>, number of controlling flip flops: 8
CE signal <ceg_net666>, number of controlling flip flops: 8
CE signal <data_ctrl/equal_21/n7>, number of controlling flip flops: 20
CE signal <w_write_config>, number of controlling flip flops: 16
CE signal <WS2812_Interface/n1317>, number of controlling flip flops: 1
CE signal <WS2812_Interface/equal_47/n7>, number of controlling flip flops: 1
CE signal <WS2812_Interface/n2050>, number of controlling flip flops: 16
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 9
Total number of FFs with set/reset signals: 142
SR signal <uartrx_config/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uartrx_config/n481>, number of controlling flip flops: 1
SR signal <uartrx_data/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uartrx_data/n481>, number of controlling flip flops: 1
SR signal <ws_wr_fifo_config/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <ws_wr_fifo_config/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <ws_wr_fifo_data/u_efx_fifo_top/genblk2.wr_rst[1]>, number of controlling flip flops: 30
SR signal <ws_wr_fifo_data/u_efx_fifo_top/genblk2.rd_rst[1]>, number of controlling flip flops: 30
SR signal <w_write_config>, number of controlling flip flops: 16
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF Output: WS2812_Interface/led_color[1](=0)
FF Output: WS2812_Interface/led_color[2](=0)
FF Output: WS2812_Interface/led_color[3](=0)
FF Output: WS2812_Interface/led_color[4](=0)
FF Output: WS2812_Interface/led_color[5](=0)
FF Output: WS2812_Interface/led_color[6](=0)
FF Output: WS2812_Interface/led_color[7](=0)
FF Output: WS2812_Interface/led_color[8](=0)
FF Output: WS2812_Interface/led_color[9](=0)
FF Output: WS2812_Interface/led_color[10](=0)
FF Output: WS2812_Interface/led_color[11](=0)
FF Output: WS2812_Interface/led_color[12](=0)
FF Output: WS2812_Interface/led_color[13](=0)
FF Output: WS2812_Interface/led_color[14](=0)
FF Output: WS2812_Interface/led_color[15](=0)
FF Output: WS2812_Interface/led_color[16](=0)
FF Output: WS2812_Interface/led_color[17](=0)
FF Output: WS2812_Interface/led_color[18](=0)
FF Output: WS2812_Interface/led_color[19](=0)
FF Output: WS2812_Interface/led_color[20](=0)
FF Output: WS2812_Interface/led_color[21](=0)
FF Output: WS2812_Interface/led_color[22](=0)
FF Output: WS2812_Interface/led_color[23](=0)
FF instance: wsctrl/r_data_depth[16]~FF(unreachable)
FF instance: wsctrl/r_data_depth[17]~FF(unreachable)
FF instance: w_rgb_data[4]~FF(unreachable)
FF instance: w_rgb_data[5]~FF(unreachable)
FF instance: w_rgb_data[6]~FF(unreachable)
FF instance: w_rgb_data[7]~FF(unreachable)
FF instance: w_rgb_data[8]~FF(unreachable)
FF instance: w_rgb_data[9]~FF(unreachable)
FF instance: w_rgb_data[10]~FF(unreachable)
FF instance: w_rgb_data[11]~FF(unreachable)
FF instance: w_rgb_data[12]~FF(unreachable)
FF instance: w_rgb_data[13]~FF(unreachable)
FF instance: w_rgb_data[14]~FF(unreachable)
FF instance: w_rgb_data[15]~FF(unreachable)
FF instance: w_rgb_data[16]~FF(unreachable)
FF instance: w_rgb_data[17]~FF(unreachable)
FF instance: w_rgb_data[18]~FF(unreachable)
FF instance: w_rgb_data[19]~FF(unreachable)
FF instance: w_rgb_data[20]~FF(unreachable)
FF instance: w_rgb_data[21]~FF(unreachable)
FF instance: w_rgb_data[22]~FF(unreachable)
FF instance: w_rgb_data[23]~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
WS2812_TOP:WS2812_TOP                                             498(0)       60(0)      837(0)      3(0)      0(0)
 +uartrx_config:test_uart_rx                                      28(28)        0(0)      57(57)      0(0)      0(0)
 +uartrx_data:test_uart_rx                                        28(28)        0(0)      56(56)      0(0)      0(0)
 +ws_wr_fifo_config:phy_FIFO                                      104(0)       30(0)       48(0)      1(0)      0(0)
  +u_efx_fifo_top:efx_fifo_top_32d04aeed835495e81d0eaddcc...      104(4)       30(0)       48(0)      1(0)      0(0)
   +xefx_fifo_ram:efx_fifo_ram_32d04aeed835495e81d0eaddcc...        0(0)        0(0)        0(0)      1(1)      0(0)
   +xefx_fifo_ctl:efx_fifo_ctl_32d04aeed835495e81d0eaddcc...     100(60)      30(30)      48(12)      0(0)      0(0)
    +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_32d04aeed8...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_32d04aeed...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_32d04aeed8...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
    +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_32d04aeed83...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.wr2rd_addr_sync:efx_fifo_datasync_32d04aeed8...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_32d04aeed83...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
 +ws_wr_fifo_data:phy_FIFO                                        104(0)       30(0)       48(0)      1(0)      0(0)
  +u_efx_fifo_top:efx_fifo_top_32d04aeed835495e81d0eaddcc...      104(4)       30(0)       48(0)      1(0)      0(0)
   +xefx_fifo_ram:efx_fifo_ram_32d04aeed835495e81d0eaddcc...        0(0)        0(0)        0(0)      1(1)      0(0)
   +xefx_fifo_ctl:efx_fifo_ctl_32d04aeed835495e81d0eaddcc...     100(60)      30(30)      48(12)      0(0)      0(0)
    +genblk7.xrd2wr_bin2gray:efx_fifo_bin2gray_32d04aeed8...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.xrd2wr_addr_sync:efx_fifo_datasync_32d04aeed...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.xrd2wr_gray2bin:efx_fifo_gray2bin_32d04aeed8...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
    +genblk7.wr2rd_bin2gray:efx_fifo_bin2gray_32d04aeed83...        0(0)        0(0)        9(9)      0(0)      0(0)
    +genblk7.wr2rd_addr_sync:efx_fifo_datasync_32d04aeed8...      20(20)        0(0)        0(0)      0(0)      0(0)
    +genblk7.wr2rd_gray2bin:efx_fifo_gray2bin_32d04aeed83...        0(0)        0(0)        9(1)      0(0)      0(0)
     +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04a...        0(0)        0(0)        8(1)      0(0)      0(0)
      +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d04...        0(0)        0(0)        7(1)      0(0)      0(0)
       +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d0...        0(0)        0(0)        6(1)      0(0)      0(0)
        +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32d...        0(0)        0(0)        5(1)      0(0)      0(0)
         +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_32...        0(0)        0(0)        4(1)      0(0)      0(0)
          +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_3...        0(0)        0(0)        3(1)      0(0)      0(0)
           +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin_...        0(0)        0(0)        2(1)      0(0)      0(0)
            +genblk1.genblk1.u_gray2bin:efx_fifo_gray2bin...        0(0)        0(0)        1(1)      0(0)      0(0)
 +ws_bram:bram                                                      2(2)        0(0)        2(2)      1(1)      0(0)
 +wsctrl:WS2812_config_ctrl                                       71(71)        0(0)    175(175)      0(0)      0(0)
 +data_ctrl:ws2812_data_ctrl                                      32(32)        0(0)    100(100)      0(0)      0(0)
 +WS2812_Interface:WS2812_Interface                             129(129)        0(0)    351(351)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
   clk            498              6              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : WS2812_Custom
project-xml : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/WS2812_Custom.xml
root : WS2812_TOP
I,include : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom
I,include : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/ip/phy_FIFO
I,include : ip/phy_FIFO
output-dir : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/outflow
work-dir : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/work_syn
write-efx-verilog : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/outflow/WS2812_Custom.map.v
binary-db : /home/tejas/Downloads/efinity/2023.2/project/WS2812_Custom/outflow/WS2812_Custom.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	3
OUTPUT PORTS    : 	2

EFX_ADD         : 	60
EFX_LUT4        : 	837
   1-2  Inputs  : 	260
   3    Inputs  : 	178
   4    Inputs  : 	399
EFX_FF          : 	498
EFX_RAM_5K      : 	3
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 11s
Elapsed synthesis time : 11s
