{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460765218743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460765218743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 17:06:58 2016 " "Processing started: Fri Apr 15 17:06:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460765218743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460765218743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off file_register -c file_register " "Command: quartus_map --read_settings_files=on --write_settings_files=off file_register -c file_register" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460765218743 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1460765219710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shared_modules/mux_2to1/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file shared_modules/mux_2to1/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "shared_modules/mux_2to1/mux_2to1.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/shared_modules/mux_2to1/mux_2to1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460765219835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460765219835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit/d_flipflop/d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit/d_flipflop/d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "register_32bit/d_flipflop/d_flipflop.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/d_flipflop/d_flipflop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460765219835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460765219835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5bit/decoder_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5bit/decoder_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5bit " "Found entity 1: decoder_5bit" {  } { { "decoder_5bit/decoder_5bit.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/decoder_5bit/decoder_5bit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460765219850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460765219850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit/register_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit/register_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit/register_32bit.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/register_32bit.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460765219850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460765219850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_register.v 2 2 " "Found 2 design units, including 2 entities, in source file file_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_register " "Found entity 1: file_register" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460765219866 ""} { "Info" "ISGN_ENTITY_NAME" "2 file_register_low " "Found entity 2: file_register_low" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460765219866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460765219866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "file_reg_de1soc_test.v(39) " "Verilog HDL warning at file_reg_de1soc_test.v(39): extended using \"x\" or \"z\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460765219866 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "file_reg_de1soc_test.v(41) " "Verilog HDL warning at file_reg_de1soc_test.v(41): extended using \"x\" or \"z\"" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460765219866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_reg_de1soc_test.v 2 2 " "Found 2 design units, including 2 entities, in source file file_reg_de1soc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_reg_de1soc_test " "Found entity 1: file_reg_de1soc_test" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460765219866 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460765219866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460765219866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "file_reg_de1soc_test " "Elaborating entity \"file_reg_de1soc_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460765219944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "file_reg_de1soc_test.v" "clock_divider" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460765219975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register file_register:reg_file " "Elaborating entity \"file_register\" for hierarchy \"file_register:reg_file\"" {  } { { "file_reg_de1soc_test.v" "reg_file" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460765219991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_register_low file_register:reg_file\|file_register_low:FILE_REG_HW " "Elaborating entity \"file_register_low\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\"" {  } { { "file_register.v" "FILE_REG_HW" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460765219991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 file_register:reg_file\|file_register_low:FILE_REG_HW\|mux_2to1:WRITE\[0\].mux " "Elaborating entity \"mux_2to1\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|mux_2to1:WRITE\[0\].mux\"" {  } { { "file_register.v" "WRITE\[0\].mux" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460765220006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5bit file_register:reg_file\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder " "Elaborating entity \"decoder_5bit\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|decoder_5bit:write_decoder\"" {  } { { "file_register.v" "write_decoder" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460765220037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG " "Elaborating entity \"register_32bit\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\"" {  } { { "file_register.v" "FILE_REGISTER\[0\].F_REG" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460765220162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF " "Elaborating entity \"d_flipflop\" for hierarchy \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\"" {  } { { "register_32bit/register_32bit.v" "REGISTER\[0\].FF" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/register_32bit/register_32bit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460765220193 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "8 " "Ignored 8 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "8 " "Ignored 8 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1460765223735 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1460765223735 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1460765224296 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[0\] led_data\[0\] " "Converted the fan-out from the tri-state buffer \"read_data\[0\]\" to the node \"led_data\[0\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[1\] led_data\[1\] " "Converted the fan-out from the tri-state buffer \"read_data\[1\]\" to the node \"led_data\[1\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[2\] led_data\[2\] " "Converted the fan-out from the tri-state buffer \"read_data\[2\]\" to the node \"led_data\[2\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[3\] led_data\[3\] " "Converted the fan-out from the tri-state buffer \"read_data\[3\]\" to the node \"led_data\[3\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[4\] led_data\[4\] " "Converted the fan-out from the tri-state buffer \"read_data\[4\]\" to the node \"led_data\[4\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[5\] led_data\[5\] " "Converted the fan-out from the tri-state buffer \"read_data\[5\]\" to the node \"led_data\[5\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[6\] led_data\[6\] " "Converted the fan-out from the tri-state buffer \"read_data\[6\]\" to the node \"led_data\[6\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[7\] led_data\[7\] " "Converted the fan-out from the tri-state buffer \"read_data\[7\]\" to the node \"led_data\[7\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|write_data\[0\] file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|write_data\[0\]\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[0\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|write_data\[1\] file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[1\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|write_data\[1\]\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[1\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|write_data\[2\] file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[2\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|write_data\[2\]\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[2\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|write_data\[3\] file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[3\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|write_data\[3\]\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[3\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|write_data\[4\] file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[4\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|write_data\[4\]\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[4\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|write_data\[5\] file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[5\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|write_data\[5\]\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[5\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|write_data\[6\] file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[6\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|write_data\[6\]\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[6\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "file_register:reg_file\|write_data\[7\] file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[7\].FF\|q " "Converted the fan-out from the tri-state buffer \"file_register:reg_file\|write_data\[7\]\" to the node \"file_register:reg_file\|file_register_low:FILE_REG_HW\|register_32bit:FILE_REGISTER\[0\].F_REG\|d_flipflop:REGISTER\[7\].FF\|q\" into an OR gate" {  } { { "file_register.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_register.v" 30 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1460765224327 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[0\] read_data\[0\] " "Converted the fan-out from the tri-state buffer \"data_bus\[0\]\" to the node \"read_data\[0\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[1\] read_data\[1\] " "Converted the fan-out from the tri-state buffer \"data_bus\[1\]\" to the node \"read_data\[1\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[2\] read_data\[2\] " "Converted the fan-out from the tri-state buffer \"data_bus\[2\]\" to the node \"read_data\[2\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[3\] read_data\[3\] " "Converted the fan-out from the tri-state buffer \"data_bus\[3\]\" to the node \"read_data\[3\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[4\] read_data\[4\] " "Converted the fan-out from the tri-state buffer \"data_bus\[4\]\" to the node \"read_data\[4\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[5\] read_data\[5\] " "Converted the fan-out from the tri-state buffer \"data_bus\[5\]\" to the node \"read_data\[5\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[6\] read_data\[6\] " "Converted the fan-out from the tri-state buffer \"data_bus\[6\]\" to the node \"read_data\[6\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[7\] read_data\[7\] " "Converted the fan-out from the tri-state buffer \"data_bus\[7\]\" to the node \"read_data\[7\]\" into an OR gate" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460765224327 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1460765224327 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460765224359 "|file_reg_de1soc_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "file_reg_de1soc_test.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/file_register/file_reg_de1soc_test.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460765224359 "|file_reg_de1soc_test|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460765224359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1460765224483 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "254 " "254 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1460765224780 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE_469/git/EE469/Lab2/verilog/file_register/output_files/file_register.map.smsg " "Generated suppressed messages file C:/EE_469/git/EE469/Lab2/verilog/file_register/output_files/file_register.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1460765224858 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460765225622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460765225622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460765225700 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460765225700 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460765225700 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460765225700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460765225763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 17:07:05 2016 " "Processing ended: Fri Apr 15 17:07:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460765225763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460765225763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460765225763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460765225763 ""}
