

================================================================
== Vitis HLS Report for 'adpcm_main_Pipeline_reset_label4'
================================================================
* Date:           Fri Aug  2 16:09:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        adpcm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.826 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- reset_label4  |        6|        6|         2|          1|          1|     6|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       9|     60|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln553_fu_112_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln553_fu_106_p2  |      icmp|   0|  0|  11|           3|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           7|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    3|          6|
    |i_fu_38                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_3_reg_137              |  3|   0|    3|          0|
    |i_fu_38                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  adpcm_main_Pipeline_reset_label4|  return value|
|delay_dltx_address0    |  out|    3|   ap_memory|                        delay_dltx|         array|
|delay_dltx_ce0         |  out|    1|   ap_memory|                        delay_dltx|         array|
|delay_dltx_we0         |  out|    1|   ap_memory|                        delay_dltx|         array|
|delay_dltx_d0          |  out|   16|   ap_memory|                        delay_dltx|         array|
|delay_dhx_address0     |  out|    3|   ap_memory|                         delay_dhx|         array|
|delay_dhx_ce0          |  out|    1|   ap_memory|                         delay_dhx|         array|
|delay_dhx_we0          |  out|    1|   ap_memory|                         delay_dhx|         array|
|delay_dhx_d0           |  out|   14|   ap_memory|                         delay_dhx|         array|
|dec_del_dltx_address0  |  out|    3|   ap_memory|                      dec_del_dltx|         array|
|dec_del_dltx_ce0       |  out|    1|   ap_memory|                      dec_del_dltx|         array|
|dec_del_dltx_we0       |  out|    1|   ap_memory|                      dec_del_dltx|         array|
|dec_del_dltx_d0        |  out|   16|   ap_memory|                      dec_del_dltx|         array|
|dec_del_dhx_address0   |  out|    3|   ap_memory|                       dec_del_dhx|         array|
|dec_del_dhx_ce0        |  out|    1|   ap_memory|                       dec_del_dhx|         array|
|dec_del_dhx_we0        |  out|    1|   ap_memory|                       dec_del_dhx|         array|
|dec_del_dhx_d0         |  out|   14|   ap_memory|                       dec_del_dhx|         array|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln544 = store i3 0, i3 %i" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 6 'store' 'store_ln544' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 8 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.65ns)   --->   "%icmp_ln553 = icmp_eq  i3 %i_3, i3 6" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 9 'icmp' 'icmp_ln553' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.65ns)   --->   "%add_ln553 = add i3 %i_3, i3 1" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 10 'add' 'add_ln553' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln553 = br i1 %icmp_ln553, void %for.inc.i.split, void %for.inc18.i.preheader.exitStub" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 11 'br' 'br_ln553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln544 = store i3 %add_ln553, i3 %i" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 12 'store' 'store_ln544' <Predicate = (!icmp_ln553)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln553)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i3 %i_3" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 13 'zext' 'zext_ln553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln544 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 14 'specpipeline' 'specpipeline_ln544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln544 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [benchmarks/chstone/adpcm/src/adpcm.c:544->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln553 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 16 'specloopname' 'specloopname_ln553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%delay_dltx_addr = getelementptr i16 %delay_dltx, i64 0, i64 %zext_ln553" [benchmarks/chstone/adpcm/src/adpcm.c:555->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 17 'getelementptr' 'delay_dltx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.32ns)   --->   "%store_ln555 = store i16 0, i3 %delay_dltx_addr" [benchmarks/chstone/adpcm/src/adpcm.c:555->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 18 'store' 'store_ln555' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%delay_dhx_addr = getelementptr i14 %delay_dhx, i64 0, i64 %zext_ln553" [benchmarks/chstone/adpcm/src/adpcm.c:556->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 19 'getelementptr' 'delay_dhx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.32ns)   --->   "%store_ln556 = store i14 0, i3 %delay_dhx_addr" [benchmarks/chstone/adpcm/src/adpcm.c:556->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 20 'store' 'store_ln556' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%dec_del_dltx_addr = getelementptr i16 %dec_del_dltx, i64 0, i64 %zext_ln553" [benchmarks/chstone/adpcm/src/adpcm.c:557->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 21 'getelementptr' 'dec_del_dltx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.32ns)   --->   "%store_ln557 = store i16 0, i3 %dec_del_dltx_addr" [benchmarks/chstone/adpcm/src/adpcm.c:557->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 22 'store' 'store_ln557' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%dec_del_dhx_addr = getelementptr i14 %dec_del_dhx, i64 0, i64 %zext_ln553" [benchmarks/chstone/adpcm/src/adpcm.c:558->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 23 'getelementptr' 'dec_del_dhx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.32ns)   --->   "%store_ln558 = store i14 0, i3 %dec_del_dhx_addr" [benchmarks/chstone/adpcm/src/adpcm.c:558->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 24 'store' 'store_ln558' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 6> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln553 = br void %for.inc.i" [benchmarks/chstone/adpcm/src/adpcm.c:553->benchmarks/chstone/adpcm/src/adpcm.c:774]   --->   Operation 25 'br' 'br_ln553' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ delay_dltx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ delay_dhx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dec_del_dltx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dec_del_dhx]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
store_ln544             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_3                     (load             ) [ 011]
icmp_ln553              (icmp             ) [ 010]
add_ln553               (add              ) [ 000]
br_ln553                (br               ) [ 000]
store_ln544             (store            ) [ 000]
zext_ln553              (zext             ) [ 000]
specpipeline_ln544      (specpipeline     ) [ 000]
speclooptripcount_ln544 (speclooptripcount) [ 000]
specloopname_ln553      (specloopname     ) [ 000]
delay_dltx_addr         (getelementptr    ) [ 000]
store_ln555             (store            ) [ 000]
delay_dhx_addr          (getelementptr    ) [ 000]
store_ln556             (store            ) [ 000]
dec_del_dltx_addr       (getelementptr    ) [ 000]
store_ln557             (store            ) [ 000]
dec_del_dhx_addr        (getelementptr    ) [ 000]
store_ln558             (store            ) [ 000]
br_ln553                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="delay_dltx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dltx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="delay_dhx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_dhx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dec_del_dltx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dltx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dec_del_dhx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dec_del_dhx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="delay_dltx_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="3" slack="0"/>
<pin id="46" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_dltx_addr/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="store_ln555_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="3" slack="0"/>
<pin id="51" dir="0" index="1" bw="16" slack="0"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln555/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="delay_dhx_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="14" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="3" slack="0"/>
<pin id="60" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_dhx_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln556_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="0" index="1" bw="14" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln556/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="dec_del_dltx_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="3" slack="0"/>
<pin id="74" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dec_del_dltx_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln557_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln557/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="dec_del_dhx_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dec_del_dhx_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln558_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="0" index="1" bw="14" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln558/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln544_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="3" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln544/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_3_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln553_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln553/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln553_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln553/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln544_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="3" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln544/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln553_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="1"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln553/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_3_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="1"/>
<pin id="139" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="32" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="34" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="55"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="36" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="123" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="129"><net_src comp="123" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="133"><net_src comp="38" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="135"><net_src comp="130" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="136"><net_src comp="130" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="140"><net_src comp="103" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="123" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: delay_dltx | {2 }
	Port: delay_dhx | {2 }
	Port: dec_del_dltx | {2 }
	Port: dec_del_dhx | {2 }
 - Input state : 
	Port: adpcm_main_Pipeline_reset_label4 : delay_dltx | {}
	Port: adpcm_main_Pipeline_reset_label4 : delay_dhx | {}
	Port: adpcm_main_Pipeline_reset_label4 : dec_del_dltx | {}
	Port: adpcm_main_Pipeline_reset_label4 : dec_del_dhx | {}
  - Chain level:
	State 1
		store_ln544 : 1
		i_3 : 1
		icmp_ln553 : 2
		add_ln553 : 2
		br_ln553 : 3
		store_ln544 : 3
	State 2
		delay_dltx_addr : 1
		store_ln555 : 2
		delay_dhx_addr : 1
		store_ln556 : 2
		dec_del_dltx_addr : 1
		store_ln557 : 2
		dec_del_dhx_addr : 1
		store_ln558 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln553_fu_106 |    0    |    11   |
|----------|-------------------|---------|---------|
|    add   |  add_ln553_fu_112 |    0    |    11   |
|----------|-------------------|---------|---------|
|   zext   | zext_ln553_fu_123 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    22   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_3_reg_137|    3   |
| i_reg_130 |    3   |
+-----------+--------+
|   Total   |    6   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   22   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   22   |
+-----------+--------+--------+
