Name:S.Sriharshan
company:CODETECH IT SOLUTIONS
ID:CT4VLSI4317
Domain:VLSI
Duration:JULY 10-2024 TO AUGUST 10-2024
Mentor:Neela Santhosh Kumar

Overview of Project

Objective:

The objective of this project is todesign FSM's using verilog or VHDL in the software environment. To test different states and transitions of the FSM and to simulate and verify its correctness

key Activities:

To represent some function inform of i/o that have some finite states

Technologies used:

Verilog HDL: Hardware description language to implement digital design
![image](https://github.com/user-attachments/assets/a13a8559-c78c-40f5-8f9b-1bed9e03a2b9)

