// Seed: 2674958016
module module_0 (
    input logic id_0,
    output id_1
);
  type_3(
      id_0, 1, 1'b0
  );
  assign id_1[1] = id_0;
  assign id_1[1] = id_0;
endmodule
