{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430933038371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430933038415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 06 10:23:58 2015 " "Processing started: Wed May 06 10:23:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430933038415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430933038415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430933038415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1430933042658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/flag.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag " "Found entity 1: flag" {  } { { "sourceCode/flag.v" "" { Text "U:/EE471/Lab3/sourceCode/flag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933043539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933043539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/implementation/mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/implementation/mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "sourceCode/Implementation/mux2_1.sv" "" { Text "U:/EE471/Lab3/sourceCode/Implementation/mux2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933043751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933043751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/hexonhex.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/hexonhex.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexOnHex " "Found entity 1: hexOnHex" {  } { { "sourceCode/hexOnHex.v" "" { Text "U:/EE471/Lab3/sourceCode/hexOnHex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933043970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933043970 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE1_SoCPhase1.v(92) " "Verilog HDL information at DE1_SoCPhase1.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430933044205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoCPhase1.v(37) " "Verilog HDL Declaration information at DE1_SoCPhase1.v(37): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430933044217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoCPhase1.v(37) " "Verilog HDL Declaration information at DE1_SoCPhase1.v(37): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430933044350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE1_SoCPhase1.v(37) " "Verilog HDL Declaration information at DE1_SoCPhase1.v(37): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430933044350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE1_SoCPhase1.v(37) " "Verilog HDL Declaration information at DE1_SoCPhase1.v(37): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430933044350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/de1_socphase1.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/de1_socphase1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoCPhase1 " "Found entity 1: DE1_SoCPhase1" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933044367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933044367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM2Kby16.v(15) " "Verilog HDL warning at SRAM2Kby16.v(15): extended using \"x\" or \"z\"" {  } { { "sourceCode/SRAM2Kby16.v" "" { Text "U:/EE471/Lab3/sourceCode/SRAM2Kby16.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430933044570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sram2kby16.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/sram2kby16.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM2Kby16 " "Found entity 1: SRAM2Kby16" {  } { { "sourceCode/SRAM2Kby16.v" "" { Text "U:/EE471/Lab3/sourceCode/SRAM2Kby16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933044593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933044593 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerFile.sv(44) " "Verilog HDL warning at registerFile.sv(44): extended using \"x\" or \"z\"" {  } { { "sourceCode/registerFile.sv" "" { Text "U:/EE471/Lab3/sourceCode/registerFile.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430933044773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "sourceCode/registerFile.sv" "" { Text "U:/EE471/Lab3/sourceCode/registerFile.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933044795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933044795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/lookahead4b.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/lookahead4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 lookAhead4b " "Found entity 1: lookAhead4b" {  } { { "sourceCode/lookAhead4b.v" "" { Text "U:/EE471/Lab3/sourceCode/lookAhead4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933045004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933045004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p fullAdder1b.v(3) " "Verilog HDL Declaration information at fullAdder1b.v(3): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "sourceCode/fullAdder1b.v" "" { Text "U:/EE471/Lab3/sourceCode/fullAdder1b.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430933045212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g fullAdder1b.v(3) " "Verilog HDL Declaration information at fullAdder1b.v(3): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "sourceCode/fullAdder1b.v" "" { Text "U:/EE471/Lab3/sourceCode/fullAdder1b.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430933045219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S s fullAdder1b.v(3) " "Verilog HDL Declaration information at fullAdder1b.v(3): object \"S\" differs only in case from object \"s\" in the same scope" {  } { { "sourceCode/fullAdder1b.v" "" { Text "U:/EE471/Lab3/sourceCode/fullAdder1b.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430933045219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/fulladder1b.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/fulladder1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder1b " "Found entity 1: fullAdder1b" {  } { { "sourceCode/fullAdder1b.v" "" { Text "U:/EE471/Lab3/sourceCode/fullAdder1b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933045233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933045233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g adder4b.v(5) " "Verilog HDL Declaration information at adder4b.v(5): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "sourceCode/adder4b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder4b.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430933045436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p adder4b.v(6) " "Verilog HDL Declaration information at adder4b.v(6): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "sourceCode/adder4b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder4b.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430933045444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder4b.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/adder4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder4b " "Found entity 1: adder4b" {  } { { "sourceCode/adder4b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933045457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933045457 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sourceCode/Implementation Details/mux2_1.sv " "Can't analyze file -- file sourceCode/Implementation Details/mux2_1.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1430933045536 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sourceCode/Implementation Details/DFlipFlop.sv " "Can't analyze file -- file sourceCode/Implementation Details/DFlipFlop.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1430933045615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/xorgate.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/xorgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorGate " "Found entity 1: xorGate" {  } { { "sourceCode/xorGate.v" "" { Text "U:/EE471/Lab3/sourceCode/xorGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933045827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933045827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "sourceCode/subtract.v" "" { Text "U:/EE471/Lab3/sourceCode/subtract.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933046038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933046038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftll.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/shiftll.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftll " "Found entity 1: shiftll" {  } { { "sourceCode/shiftll.v" "" { Text "U:/EE471/Lab3/sourceCode/shiftll.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933046246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933046246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/setlt.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/setlt.v" { { "Info" "ISGN_ENTITY_NAME" "1 setLT " "Found entity 1: setLT" {  } { { "sourceCode/setLT.v" "" { Text "U:/EE471/Lab3/sourceCode/setLT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933046484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933046484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/orgate.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/orgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "sourceCode/orGate.v" "" { Text "U:/EE471/Lab3/sourceCode/orGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933046701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933046701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/andgate.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/andgate.v" { { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "sourceCode/andGate.v" "" { Text "U:/EE471/Lab3/sourceCode/andGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933046950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933046950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/alunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file sourcecode/alunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUnit " "Found entity 1: ALUnit" {  } { { "sourceCode/ALUnit.sv" "" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933047142 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUnit_Testbench " "Found entity 2: ALUnit_Testbench" {  } { { "sourceCode/ALUnit.sv" "" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933047142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933047142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/addition.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/addition.v" { { "Info" "ISGN_ENTITY_NAME" "1 addition " "Found entity 1: addition" {  } { { "sourceCode/addition.v" "" { Text "U:/EE471/Lab3/sourceCode/addition.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933047362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933047362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g adder16b.v(5) " "Verilog HDL Declaration information at adder16b.v(5): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "sourceCode/adder16b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder16b.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430933047573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p adder16b.v(6) " "Verilog HDL Declaration information at adder16b.v(6): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "sourceCode/adder16b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder16b.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430933047580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder16b.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/adder16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16b " "Found entity 1: adder16b" {  } { { "sourceCode/adder16b.v" "" { Text "U:/EE471/Lab3/sourceCode/adder16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933047593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933047593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/adder_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "sourceCode/adder_subtractor.v" "" { Text "U:/EE471/Lab3/sourceCode/adder_subtractor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933047816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933047816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/alube.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/alube.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALuBe " "Found entity 1: ALuBe" {  } { { "sourceCode/ALuBe.v" "" { Text "U:/EE471/Lab3/sourceCode/ALuBe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430933048028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430933048026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoCPhase1 " "Elaborating entity \"DE1_SoCPhase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430933049055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DE1_SoCPhase1.v(135) " "Verilog HDL assignment warning at DE1_SoCPhase1.v(135): truncated value with size 32 to match size of target (2)" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430933049063 "|DE1_SoCPhase1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] DE1_SoCPhase1.v(36) " "Output port \"LEDR\[9..4\]\" at DE1_SoCPhase1.v(36) has no driver" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1430933049070 "|DE1_SoCPhase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexOnHex hexOnHex:hex0 " "Elaborating entity \"hexOnHex\" for hierarchy \"hexOnHex:hex0\"" {  } { { "sourceCode/DE1_SoCPhase1.v" "hex0" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933052209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUnit ALUnit:alzheimers " "Elaborating entity \"ALUnit\" for hierarchy \"ALUnit:alzheimers\"" {  } { { "sourceCode/DE1_SoCPhase1.v" "alzheimers" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933052264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addition ALUnit:alzheimers\|addition:add1 " "Elaborating entity \"addition\" for hierarchy \"ALUnit:alzheimers\|addition:add1\"" {  } { { "sourceCode/ALUnit.sv" "add1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933052362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1 " "Elaborating entity \"adder_subtractor\" for hierarchy \"ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1\"" {  } { { "sourceCode/addition.v" "a1" { Text "U:/EE471/Lab3/sourceCode/addition.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933052433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1\|mux2_1:AddorSubtract\[0\].choose1 " "Elaborating entity \"mux2_1\" for hierarchy \"ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1\|mux2_1:AddorSubtract\[0\].choose1\"" {  } { { "sourceCode/adder_subtractor.v" "AddorSubtract\[0\].choose1" { Text "U:/EE471/Lab3/sourceCode/adder_subtractor.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933052528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16b ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1\|adder16b:a0 " "Elaborating entity \"adder16b\" for hierarchy \"ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1\|adder16b:a0\"" {  } { { "sourceCode/adder_subtractor.v" "a0" { Text "U:/EE471/Lab3/sourceCode/adder_subtractor.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933052668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4b ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0 " "Elaborating entity \"adder4b\" for hierarchy \"ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0\"" {  } { { "sourceCode/adder16b.v" "a0" { Text "U:/EE471/Lab3/sourceCode/adder16b.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933052737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder1b ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0\|fullAdder1b:a0 " "Elaborating entity \"fullAdder1b\" for hierarchy \"ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0\|fullAdder1b:a0\"" {  } { { "sourceCode/adder4b.v" "a0" { Text "U:/EE471/Lab3/sourceCode/adder4b.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933052798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookAhead4b ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0\|lookAhead4b:LCU4bit " "Elaborating entity \"lookAhead4b\" for hierarchy \"ALUnit:alzheimers\|addition:add1\|adder_subtractor:a1\|adder16b:a0\|adder4b:a0\|lookAhead4b:LCU4bit\"" {  } { { "sourceCode/adder4b.v" "LCU4bit" { Text "U:/EE471/Lab3/sourceCode/adder4b.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933052861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag ALUnit:alzheimers\|addition:add1\|flag:test " "Elaborating entity \"flag\" for hierarchy \"ALUnit:alzheimers\|addition:add1\|flag:test\"" {  } { { "sourceCode/addition.v" "test" { Text "U:/EE471/Lab3/sourceCode/addition.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933053067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract ALUnit:alzheimers\|subtract:sub1 " "Elaborating entity \"subtract\" for hierarchy \"ALUnit:alzheimers\|subtract:sub1\"" {  } { { "sourceCode/ALUnit.sv" "sub1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933053171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andGate ALUnit:alzheimers\|andGate:and1 " "Elaborating entity \"andGate\" for hierarchy \"ALUnit:alzheimers\|andGate:and1\"" {  } { { "sourceCode/ALUnit.sv" "and1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933053335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orGate ALUnit:alzheimers\|orGate:or1 " "Elaborating entity \"orGate\" for hierarchy \"ALUnit:alzheimers\|orGate:or1\"" {  } { { "sourceCode/ALUnit.sv" "or1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933053399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorGate ALUnit:alzheimers\|xorGate:xor1 " "Elaborating entity \"xorGate\" for hierarchy \"ALUnit:alzheimers\|xorGate:xor1\"" {  } { { "sourceCode/ALUnit.sv" "xor1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933053451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setLT ALUnit:alzheimers\|setLT:slt1 " "Elaborating entity \"setLT\" for hierarchy \"ALUnit:alzheimers\|setLT:slt1\"" {  } { { "sourceCode/ALUnit.sv" "slt1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933053530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftll ALUnit:alzheimers\|shiftll:sll1 " "Elaborating entity \"shiftll\" for hierarchy \"ALUnit:alzheimers\|shiftll:sll1\"" {  } { { "sourceCode/ALUnit.sv" "sll1" { Text "U:/EE471/Lab3/sourceCode/ALUnit.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430933053756 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1430933055409 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1430933055409 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1430933055409 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1430933058756 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1430933058756 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430933059781 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1430933059832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430933060373 "|DE1_SoCPhase1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430933060373 "|DE1_SoCPhase1|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430933060373 "|DE1_SoCPhase1|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430933060373 "|DE1_SoCPhase1|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430933060373 "|DE1_SoCPhase1|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sourceCode/DE1_SoCPhase1.v" "" { Text "U:/EE471/Lab3/sourceCode/DE1_SoCPhase1.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430933060373 "|DE1_SoCPhase1|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1430933060373 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1430933060522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "390 " "Implemented 390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430933062031 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430933062031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "332 " "Implemented 332 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430933062031 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1430933062031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430933062031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE471/Lab3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/EE471/Lab3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1430933062847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430933064446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 06 10:24:24 2015 " "Processing ended: Wed May 06 10:24:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430933064446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430933064446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430933064446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430933064446 ""}
