{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650993327351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650993327361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 12:15:27 2022 " "Processing started: Tue Apr 26 12:15:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650993327361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993327361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 385_acc -c 385_acc " "Command: quartus_map --read_settings_files=on --write_settings_files=off 385_acc -c 385_acc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993327361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650993328760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650993328760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385-helpertools-master/png to hex/on-chip memory/background.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece385-helpertools-master/png to hex/on-chip memory/background.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backgroundROM " "Found entity 1: backgroundROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/background.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/color_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/color_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_rom " "Found entity 1: color_rom" {  } { { "385_code/color_rom.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/color_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece385-helpertools-master/png to hex/on-chip memory/ram.sv 4 4 " "Found 4 design units, including 4 entities, in source file ece385-helpertools-master/png to hex/on-chip memory/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteROM " "Found entity 1: spriteROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338412 ""} { "Info" "ISGN_ENTITY_NAME" "2 asteroid_ROM " "Found entity 2: asteroid_ROM" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338412 ""} { "Info" "ISGN_ENTITY_NAME" "3 lelt_motion_rom " "Found entity 3: lelt_motion_rom" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338412 ""} { "Info" "ISGN_ENTITY_NAME" "4 right_motion_rom " "Found entity 4: right_motion_rom" {  } { { "ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/ECE385-HelperTools-master/PNG To Hex/On-Chip Memory/ram.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/corruptedl_ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/corruptedl_ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball_two " "Found entity 1: ball_two" {  } { { "385_code/corruptedl_ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/corruptedl_ball.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/extra/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/extra/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "385_code/extra/ball.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/extra/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/final_project_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/final_project_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform " "Found entity 1: final_project_platform" {  } { { "final_project_platform/synthesis/final_project_platform.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/final_project_platform.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_platform/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_irq_mapper " "Found entity 1: final_project_platform_irq_mapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0 " "Found entity 1: final_project_platform_mm_interconnect_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338524 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_platform_mm_interconnect_0_rsp_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_mux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_platform_mm_interconnect_0_cmd_demux" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338558 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338558 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338558 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338558 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993338565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993338575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993338589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993338590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_007_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338593 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_007 " "Found entity 2: final_project_platform_mm_interconnect_0_router_007" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993338596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993338596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338599 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router_002 " "Found entity 2: final_project_platform_mm_interconnect_0_router_002" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_platform_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993338602 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_platform_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_platform_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650993338602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_platform_mm_interconnect_0_router_default_decode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338606 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_mm_interconnect_0_router " "Found entity 2: final_project_platform_mm_interconnect_0_router" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_rst " "Found entity 1: final_project_platform_usb_rst" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_usb_gpx " "Found entity 1: final_project_platform_usb_gpx" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_timer " "Found entity 1: final_project_platform_timer" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_timer.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sysid_qsys_0 " "Found entity 1: final_project_platform_sysid_qsys_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_spi_0 " "Found entity 1: final_project_platform_spi_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_platform_sdram_pll_dffpipe_l2c" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338677 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_platform_sdram_pll_stdsync_sv6" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338677 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_sdram_pll_altpll_vg92 " "Found entity 3: final_project_platform_sdram_pll_altpll_vg92" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338677 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_sdram_pll " "Found entity 4: final_project_platform_sdram_pll" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_sdram_input_efifo_module " "Found entity 1: final_project_platform_sdram_input_efifo_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338686 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_sdram " "Found entity 2: final_project_platform_sdram" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_sdram.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_onchip_memory2_0 " "Found entity 1: final_project_platform_onchip_memory2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0 " "Found entity 1: final_project_platform_nios2_gen2_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_platform_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_platform_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_platform_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_platform_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_platform_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_platform_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_platform_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_platform_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_platform_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_platform_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_platform_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_platform_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_platform_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_platform_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_platform_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_platform_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_platform_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_platform_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_platform_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_platform_nios2_gen2_0_cpu " "Found entity 21: final_project_platform_nios2_gen2_0_cpu" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_platform_nios2_gen2_0_cpu_test_bench" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_leds_pio " "Found entity 1: final_project_platform_leds_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_keycode " "Found entity 1: final_project_platform_keycode" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_keycode.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_key.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_key " "Found entity 1: final_project_platform_key" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_key.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_platform_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338809 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_platform_jtag_uart_0_scfifo_w " "Found entity 2: final_project_platform_jtag_uart_0_scfifo_w" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338809 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_platform_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_platform_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338809 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_platform_jtag_uart_0_scfifo_r " "Found entity 4: final_project_platform_jtag_uart_0_scfifo_r" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338809 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_platform_jtag_uart_0 " "Found entity 5: final_project_platform_jtag_uart_0" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_hex_digits_pio " "Found entity 1: final_project_platform_hex_digits_pio" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_platform/synthesis/submodules/final_project_platform_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_platform/synthesis/submodules/final_project_platform_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_platform_SW " "Found entity 1: final_project_platform_SW" {  } { { "final_project_platform/synthesis/submodules/final_project_platform_SW.v" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/final_project_platform/synthesis/submodules/final_project_platform_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338823 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" final385_top.sv(424) " "Verilog HDL syntax error at final385_top.sv(424) near end of file ;  expecting \"endmodule\"" {  } { { "385_code/final385_top.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/final385_top.sv" 424 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/final385_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file 385_code/final385_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "385_code/VGA_controller.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "385_code/Color_Mapper.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338842 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1650993338846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338851 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "obstacle.sv(48) " "Verilog HDL information at obstacle.sv(48): always construct contains both blocking and non-blocking assignments" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650993338854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/obstacle.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/obstacle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 obstacle " "Found entity 1: obstacle" {  } { { "385_code/obstacle.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/obstacle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/gamefsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/gamefsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameFSM " "Found entity 1: gameFSM" {  } { { "385_code/gameFSM.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/gameFSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/bullet.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/bullet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "385_code/bullet.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/bullet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/random_generator.sv 2 2 " "Found 2 design units, including 2 entities, in source file 385_code/random_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_generater " "Found entity 1: random_generater" {  } { { "385_code/random_generator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/random_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338887 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_v1 " "Found entity 2: LFSR_v1" {  } { { "385_code/random_generator.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/random_generator.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "385_code/counter_rand.sv 1 1 " "Found 1 design units, including 1 entities, in source file 385_code/counter_rand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_rand " "Found entity 1: counter_rand" {  } { { "385_code/counter_rand.sv" "" { Text "C:/Users/ldm18/Desktop/New folder/acceler/385_code/counter_rand.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650993338896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338896 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ldm18/Desktop/New folder/acceler/385_acc.map.smsg " "Generated suppressed messages file C:/Users/ldm18/Desktop/New folder/acceler/385_acc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993338968 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650993340541 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 26 12:15:40 2022 " "Processing ended: Tue Apr 26 12:15:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650993340541 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650993340541 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650993340541 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993340541 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650993341149 ""}
