{"Source Block": ["hdl/library/common/up_axi.v@140:179@HdlStmProcess", "  assign up_wreq = up_wreq_int;\n  assign up_waddr = up_waddr_int;\n  assign up_wdata = up_wdata_int;\n  assign up_wack_s = (up_wcount == 5'h1f) ? 1'b1 : (up_wcount[4] & up_wack);\n\n  always @(posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_wack_d <= 'd0;\n      up_wsel <= 'd0;\n      up_wreq_int <= 'd0;\n      up_waddr_int <= 'd0;\n      up_wdata_int <= 'd0;\n      up_wcount <= 'd0;\n    end else begin\n      up_wack_d <= up_wack_s;\n      if (up_wsel == 1'b1) begin\n        if ((up_axi_bready == 1'b1) && (up_axi_bvalid_int == 1'b1)) begin\n          up_wsel <= 1'b0;\n        end\n        up_wreq_int <= 1'b0;\n      end else begin\n        up_wsel <= up_axi_awvalid & up_axi_wvalid;\n        up_wreq_int <= up_axi_awvalid & up_axi_wvalid;\n        up_waddr_int <= up_axi_awaddr[(ADDRESS_WIDTH+1):2];\n        up_wdata_int <= up_axi_wdata;\n      end\n      if (up_wack_s == 1'b1) begin\n        up_wcount <= 5'h00;\n      end else if (up_wcount[4] == 1'b1) begin\n        up_wcount <= up_wcount + 1'b1;\n      end else if (up_wreq_int == 1'b1) begin\n        up_wcount <= 5'h10;\n      end\n    end\n  end\n\n  // read channel interface\n\n  assign up_axi_arready = up_axi_arready_int;\n  assign up_axi_rvalid = up_axi_rvalid_int;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[163, "        up_waddr_int <= up_axi_awaddr[(ADDRESS_WIDTH+1):2];\n"]], "Add": [[163, "        up_waddr_int <= up_axi_awaddr[(AXI_ADDRESS_WIDTH-1):2];\n"]]}}