strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3f28464890>",
		fillcolor=turquoise,
		label="21:BL
q[63:0] <= data[63:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3f281ce550>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"21:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"38:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3f280d8bd0>",
		fillcolor=springgreen,
		label="38:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"39:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3f280d8910>",
		fillcolor=turquoise,
		label="39:BL
q[63:8] <= q[56:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3f280d8fd0>]",
		style=filled,
		typ=Block];
	"38:IF" -> "39:BL"	[cond="['amount']",
		label="(amount == 2'b11)",
		lineno=38];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f3f284771d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'ena', 'amount', 'data', 'load']"];
	"Leaf_18:AL" -> "18:AL";
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3f28467e90>",
		fillcolor=turquoise,
		label="27:BL
q[63:1] <= q[62:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3f28467ad0>]",
		style=filled,
		typ=Block];
	"27:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3f28472150>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3f284eae50>",
		fillcolor=turquoise,
		label="25:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"24:IF" -> "25:BL"	[cond="['ena']",
		label=ena,
		lineno=24];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3f2847d6d0>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:IF" -> "27:BL"	[cond="['amount']",
		label="(amount == 2'b00)",
		lineno=26];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3f28464d10>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3f28467f50>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3f284ea110>",
		fillcolor=turquoise,
		label="31:BL
q[63:8] <= q[56:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3f284ea1d0>]",
		style=filled,
		typ=Block];
	"30:IF" -> "31:BL"	[cond="['amount']",
		label="(amount == 2'b01)",
		lineno=30];
	"31:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"35:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3f280d83d0>",
		fillcolor=turquoise,
		label="35:BL
q[63:1] <= q[62:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3f280d8350>]",
		style=filled,
		typ=Block];
	"35:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"19:BL" -> "24:IF"	[cond="[]",
		lineno=None];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3f28464790>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"39:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:IF" -> "21:BL"	[cond="['load']",
		label=load,
		lineno=20];
	"25:BL" -> "38:IF"	[cond="[]",
		lineno=None];
	"25:BL" -> "26:IF"	[cond="[]",
		lineno=None];
	"25:BL" -> "30:IF"	[cond="[]",
		lineno=None];
	"34:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3f28486150>",
		fillcolor=springgreen,
		label="34:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:BL" -> "34:IF"	[cond="[]",
		lineno=None];
	"34:IF" -> "35:BL"	[cond="['amount']",
		label="(amount == 2'b10)",
		lineno=34];
}
