-- -------------------------------------------------------------
-- 
-- File Name: D:\Matlab_Vhd\hdl_prj\hdlsrc\smartCart3111\head_ip_src_Manager.vhd
-- Created: 2016-07-17 11:16:19
-- 
-- Generated by MATLAB 9.0 and HDL Coder 3.8
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: head_ip_src_Manager
-- Source Path: smartCart3111/head/Manager
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.head_ip_src_head_pkg.ALL;

ENTITY head_ip_src_Manager IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        AdrrIN                            :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        DataIN                            :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        Start                             :   IN    std_logic;
        Stop                              :   IN    std_logic;
        RD                                :   IN    std_logic;
        STEP                              :   IN    std_logic_vector(7 DOWNTO 0);  -- uint8
        RST_IRQ                           :   IN    std_logic;
        data_in_1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        data_in_2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        data_in_3                         :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        data_in_4                         :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        data_in_5                         :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        data_in_6                         :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        data_in_7                         :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        data_in_8                         :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        addrout                           :   OUT   std_logic_vector(7 DOWNTO 0);  -- uint8
        DATA_OUT                          :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        Out1                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- uint8
        Out2                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- uint8
        Out3                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- uint8
        Out4                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- uint8
        Out5                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- uint8
        Out6                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- uint8
        Out7                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- uint8
        Out8                              :   OUT   std_logic_vector(7 DOWNTO 0);  -- uint8
        irq                               :   OUT   std_logic;
        addr_mux                          :   OUT   std_logic_vector(7 DOWNTO 0);  -- uint8
        data_mux                          :   OUT   std_logic_vector(31 DOWNTO 0)  -- uint32
        );
END head_ip_src_Manager;


ARCHITECTURE rtl OF head_ip_src_Manager IS

  -- Component Declarations
  COMPONENT head_ip_src_signal_edg
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          In1                             :   IN    std_logic;
          Out1                            :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : head_ip_src_signal_edg
    USE ENTITY work.head_ip_src_signal_edg(rtl);

  -- Signals
  SIGNAL Constant29_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant23_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL AdrrIN_unsigned                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant12_out1       : std_logic;
  SIGNAL Logical_Operator5_out1           : std_logic;
  SIGNAL Logical_Operator4_out1           : std_logic;
  SIGNAL Compare_To_Constant1_out1        : std_logic;
  SIGNAL Delay1_out1                      : std_logic;
  SIGNAL Logical_Operator2_out1           : std_logic;
  SIGNAL Logical_Operator3_out1           : std_logic;
  SIGNAL Compare_To_Constant13_out1       : std_logic;
  SIGNAL Logical_Operator14_out1          : std_logic;
  SIGNAL DataIN_unsigned                  : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Unit_Delay_Enabled_Resettable1_switch_delay : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL Unit_Delay_Enabled_Resettable1_out1 : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Bit_Slice3_out1                  : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Compare_To_Constant10_out1       : std_logic;
  SIGNAL Constant15_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice4_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch10_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL STEP_unsigned                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Relational_Operator_relop1       : std_logic;
  SIGNAL Logical_Operator19_out1          : std_logic;
  SIGNAL HDL_Counter5_out1                : std_logic;  -- ufix1
  SIGNAL Compare_To_Constant3_out1        : std_logic;
  SIGNAL Logical_Operator11_out1          : std_logic;
  SIGNAL Constant10_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Add5_out1                        : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Logical_Operator12_out1          : std_logic;
  SIGNAL HDL_Counter4_out1                : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Relational_Operator4_relop1      : std_logic;
  SIGNAL Logical_Operator18_out1          : std_logic;
  SIGNAL Delay6_out1                      : std_logic;
  SIGNAL Logical_Operator17_out1          : std_logic;
  SIGNAL Logical_Operator8_out1           : std_logic;
  SIGNAL Constant9_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Add_out1                         : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Data_Type_Conversion6_out1       : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Unit_Delay_Enabled_Resettable4_out1 : std_logic;
  SIGNAL HDL_Counter7_out1                : std_logic;  -- ufix1
  SIGNAL Compare_To_Constant5_out1        : std_logic;
  SIGNAL Relational_Operator2_relop1      : std_logic;
  SIGNAL Delay3_out1                      : std_logic;
  SIGNAL Logical_Operator10_out1          : std_logic;
  SIGNAL Logical_Operator9_out1           : std_logic;
  SIGNAL HDL_Counter2_out1                : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Unit_Delay_Enabled_Resettable4_switch_delay : std_logic;  -- ufix1
  SIGNAL Constant2_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant1_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch1_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch13_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Add1_out1                        : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Data_Type_Conversion4_out1       : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay8_out1                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant30_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant22_out1                  : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Constant24_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Add3_out1                        : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Data_Type_Conversion9_out1       : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Unit_Delay_Enabled_Resettable3_out1 : std_logic;
  SIGNAL HDL_Counter6_out1                : std_logic;  -- ufix1
  SIGNAL Compare_To_Constant4_out1        : std_logic;
  SIGNAL Relational_Operator1_relop1      : std_logic;
  SIGNAL Delay2_out1                      : std_logic;
  SIGNAL Logical_Operator7_out1           : std_logic;
  SIGNAL Logical_Operator6_out1           : std_logic;
  SIGNAL HDL_Counter1_out1                : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL Unit_Delay_Enabled_Resettable3_switch_delay : std_logic;  -- ufix1
  SIGNAL Constant_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant_out1_dtc                : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Data_Type_Conversion_out1        : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant5_out1                   : std_logic;
  SIGNAL Bit_Concat1_out1                 : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Constant25_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant3_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch14_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant4_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch2_out1                     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch3_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Data_Type_Conversion10_out1      : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Bit_Concat_out1                  : unsigned(10 DOWNTO 0);  -- ufix11
  SIGNAL Data_Type_Conversion1_out1       : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Switch12_out1                    : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Add2_out1                        : unsigned(32 DOWNTO 0);  -- ufix33
  SIGNAL Data_Type_Conversion5_out1       : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Delay7_out1                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Constant7_out1                   : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Add4_out1                        : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL Compare_To_Constant9_out1        : std_logic;
  SIGNAL signal_edg_out1                  : std_logic;
  SIGNAL Relational_Operator3_relop1      : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable5_switch_delay : std_logic;  -- ufix1
  SIGNAL Unit_Delay_Enabled_Resettable5_out1 : std_logic;
  SIGNAL HDL_Counter8_out1                : std_logic;  -- ufix1
  SIGNAL Compare_To_Constant2_out1        : std_logic;
  SIGNAL HDL_Counter3_out1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant6_out1        : std_logic;
  SIGNAL Constant14_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Bit_Slice5_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Switch9_out1                     : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay4_reg                       : vector_of_unsigned8(0 TO 2);  -- ufix8 [3]
  SIGNAL Delay4_out1                      : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Unit_Delay_Enabled_Resettable6_switch_delay : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Unit_Delay_Enabled_Resettable6_out1 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant7_out1        : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable7_switch_delay : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Unit_Delay_Enabled_Resettable7_out1 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant8_out1        : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable8_switch_delay : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Unit_Delay_Enabled_Resettable8_out1 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant11_out1       : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable9_switch_delay : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Unit_Delay_Enabled_Resettable9_out1 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant14_out1       : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable10_switch_delay : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Unit_Delay_Enabled_Resettable10_out1 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant15_out1       : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable11_switch_delay : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Unit_Delay_Enabled_Resettable11_out1 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant16_out1       : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable12_switch_delay : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Unit_Delay_Enabled_Resettable12_out1 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant17_out1       : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable13_switch_delay : unsigned(7 DOWNTO 0);  -- ufix8
  SIGNAL Unit_Delay_Enabled_Resettable13_out1 : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Delay5_out1                      : std_logic;
  SIGNAL Unit_Delay_Enabled_Resettable14_switch_delay : std_logic;  -- ufix1
  SIGNAL Unit_Delay_Enabled_Resettable14_out1 : std_logic;
  SIGNAL Constant11_out1                  : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Constant8_out1                   : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Constant6_out1                   : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Switch5_out1                     : unsigned(31 DOWNTO 0);  -- uint32

BEGIN
  -- Декодер команд
  -- 
  -- Схема декодирования команд 
  -- 
  -- Схема синхр
  -- 
  -- Схема включения и выключения
  -- 
  -- Схема  управления приёмника

  u_signal_edg : head_ip_src_signal_edg
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              In1 => Compare_To_Constant9_out1,
              Out1 => signal_edg_out1
              );

  Constant29_out1 <= to_unsigned(16#00#, 8);

  Constant23_out1 <= to_unsigned(16#00#, 8);

  AdrrIN_unsigned <= unsigned(AdrrIN);

  
  Compare_To_Constant12_out1 <= '1' WHEN AdrrIN_unsigned = to_unsigned(16#01#, 8) ELSE
      '0';

  Logical_Operator5_out1 <=  NOT Start;

  Logical_Operator4_out1 <= Logical_Operator5_out1 AND Stop;

  
  Compare_To_Constant1_out1 <= '1' WHEN Logical_Operator4_out1 = '1' ELSE
      '0';

  Delay1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay1_out1 <= Compare_To_Constant1_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  Logical_Operator2_out1 <= Delay1_out1 XOR Compare_To_Constant1_out1;

  Logical_Operator3_out1 <= Logical_Operator2_out1 AND Compare_To_Constant1_out1;

  
  Compare_To_Constant13_out1 <= '1' WHEN AdrrIN_unsigned = to_unsigned(16#02#, 8) ELSE
      '0';

  Logical_Operator14_out1 <= Logical_Operator3_out1 OR Compare_To_Constant13_out1;

  DataIN_unsigned <= unsigned(DataIN);

  Unit_Delay_Enabled_Resettable1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable1_switch_delay <= to_unsigned(0, 32);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator14_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable1_switch_delay <= to_unsigned(0, 32);
        ELSIF Compare_To_Constant12_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable1_switch_delay <= DataIN_unsigned;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable1_process;

  
  Unit_Delay_Enabled_Resettable1_out1 <= to_unsigned(0, 32) WHEN Logical_Operator14_out1 = '1' ELSE
      Unit_Delay_Enabled_Resettable1_switch_delay;

  Bit_Slice3_out1 <= Unit_Delay_Enabled_Resettable1_out1(1 DOWNTO 0);

  
  Compare_To_Constant10_out1 <= '1' WHEN Bit_Slice3_out1 = to_unsigned(16#1#, 2) ELSE
      '0';

  Constant15_out1 <= to_unsigned(16#00#, 8);

  Bit_Slice4_out1 <= Unit_Delay_Enabled_Resettable1_out1(9 DOWNTO 2);

  
  Switch10_out1 <= Constant15_out1 WHEN Compare_To_Constant10_out1 = '0' ELSE
      Bit_Slice4_out1;

  STEP_unsigned <= unsigned(STEP);

  
  Relational_Operator_relop1 <= '1' WHEN Switch10_out1 = STEP_unsigned ELSE
      '0';

  Logical_Operator19_out1 <= Compare_To_Constant10_out1 AND Relational_Operator_relop1;

  -- Free running, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  HDL_Counter5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      HDL_Counter5_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' AND Logical_Operator19_out1 = '1' THEN
        HDL_Counter5_out1 <=  NOT HDL_Counter5_out1;
      END IF;
    END IF;
  END PROCESS HDL_Counter5_process;


  
  Compare_To_Constant3_out1 <= '1' WHEN HDL_Counter5_out1 = '1' ELSE
      '0';

  Logical_Operator11_out1 <=  NOT Compare_To_Constant3_out1;

  Constant10_out1 <= to_unsigned(16#01#, 8);

  Add5_out1 <= resize(Constant10_out1, 9) + resize(STEP_unsigned, 9);

  -- Free running, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  HDL_Counter4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      HDL_Counter4_out1 <= to_unsigned(16#0#, 4);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator11_out1 = '1' THEN 
          HDL_Counter4_out1 <= to_unsigned(16#0#, 4);
        ELSIF Logical_Operator12_out1 = '1' THEN 
          HDL_Counter4_out1 <= HDL_Counter4_out1 + to_unsigned(16#1#, 4);
        END IF;
      END IF;
    END IF;
  END PROCESS HDL_Counter4_process;


  
  Relational_Operator4_relop1 <= '1' WHEN resize(HDL_Counter4_out1, 9) = Add5_out1 ELSE
      '0';

  Logical_Operator18_out1 <=  NOT Relational_Operator4_relop1;

  Logical_Operator12_out1 <= Compare_To_Constant3_out1 AND Logical_Operator18_out1;

  Delay6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay6_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay6_out1 <= Logical_Operator12_out1;
      END IF;
    END IF;
  END PROCESS Delay6_process;


  Logical_Operator17_out1 <= Relational_Operator_relop1 AND Delay6_out1;

  Logical_Operator8_out1 <= Logical_Operator17_out1 AND Delay6_out1;

  Constant9_out1 <= to_unsigned(16#02#, 8);

  Add_out1 <= resize(Constant9_out1, 9) + resize(STEP_unsigned, 9);

  Data_Type_Conversion6_out1 <= Add_out1(3 DOWNTO 0);

  -- Free running, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  HDL_Counter7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      HDL_Counter7_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' AND Unit_Delay_Enabled_Resettable4_out1 = '1' THEN
        HDL_Counter7_out1 <=  NOT HDL_Counter7_out1;
      END IF;
    END IF;
  END PROCESS HDL_Counter7_process;


  
  Compare_To_Constant5_out1 <= '1' WHEN HDL_Counter7_out1 = '1' ELSE
      '0';

  Delay3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay3_out1 <= Relational_Operator2_relop1;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  Logical_Operator10_out1 <= Delay3_out1 XOR Relational_Operator2_relop1;

  Logical_Operator9_out1 <= Relational_Operator2_relop1 AND Logical_Operator10_out1;

  -- Free running, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  HDL_Counter2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      HDL_Counter2_out1 <= to_unsigned(16#0#, 4);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator9_out1 = '1' THEN 
          HDL_Counter2_out1 <= to_unsigned(16#0#, 4);
        ELSIF Compare_To_Constant5_out1 = '1' THEN 
          HDL_Counter2_out1 <= HDL_Counter2_out1 + to_unsigned(16#1#, 4);
        END IF;
      END IF;
    END IF;
  END PROCESS HDL_Counter2_process;


  
  Relational_Operator2_relop1 <= '1' WHEN HDL_Counter2_out1 = Data_Type_Conversion6_out1 ELSE
      '0';

  Unit_Delay_Enabled_Resettable4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable4_switch_delay <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Relational_Operator2_relop1 = '1' THEN
          Unit_Delay_Enabled_Resettable4_switch_delay <= '0';
        ELSIF Logical_Operator8_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable4_switch_delay <= Logical_Operator8_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable4_process;

  
  Unit_Delay_Enabled_Resettable4_out1 <= '0' WHEN Relational_Operator2_relop1 = '1' ELSE
      Unit_Delay_Enabled_Resettable4_switch_delay;

  Constant2_out1 <= to_unsigned(16#00#, 8);

  Constant1_out1 <= to_unsigned(16#01#, 8);

  
  Switch1_out1 <= Constant2_out1 WHEN Unit_Delay_Enabled_Resettable4_out1 = '0' ELSE
      Constant1_out1;

  
  Switch13_out1 <= Constant23_out1 WHEN RD = '0' ELSE
      Switch1_out1;

  Add1_out1 <= resize(Constant29_out1, 9) + resize(Switch13_out1, 9);

  Data_Type_Conversion4_out1 <= Add1_out1(7 DOWNTO 0);

  Delay8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay8_out1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay8_out1 <= Data_Type_Conversion4_out1;
      END IF;
    END IF;
  END PROCESS Delay8_process;


  addrout <= std_logic_vector(Delay8_out1);

  Constant30_out1 <= to_unsigned(16#00#, 8);

  Constant22_out1 <= to_unsigned(0, 32);

  Constant24_out1 <= to_unsigned(16#01#, 8);

  Add3_out1 <= resize(Constant24_out1, 9) + resize(STEP_unsigned, 9);

  Data_Type_Conversion9_out1 <= Add3_out1(3 DOWNTO 0);

  -- Free running, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  HDL_Counter6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      HDL_Counter6_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' AND Unit_Delay_Enabled_Resettable3_out1 = '1' THEN
        HDL_Counter6_out1 <=  NOT HDL_Counter6_out1;
      END IF;
    END IF;
  END PROCESS HDL_Counter6_process;


  
  Compare_To_Constant4_out1 <= '1' WHEN HDL_Counter6_out1 = '1' ELSE
      '0';

  Delay2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay2_out1 <= Relational_Operator1_relop1;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  Logical_Operator7_out1 <= Delay2_out1 XOR Relational_Operator1_relop1;

  Logical_Operator6_out1 <= Relational_Operator1_relop1 AND Logical_Operator7_out1;

  -- Free running, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  HDL_Counter1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      HDL_Counter1_out1 <= to_unsigned(16#0#, 4);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator6_out1 = '1' THEN 
          HDL_Counter1_out1 <= to_unsigned(16#0#, 4);
        ELSIF Compare_To_Constant4_out1 = '1' THEN 
          HDL_Counter1_out1 <= HDL_Counter1_out1 + to_unsigned(16#1#, 4);
        END IF;
      END IF;
    END IF;
  END PROCESS HDL_Counter1_process;


  
  Relational_Operator1_relop1 <= '1' WHEN HDL_Counter1_out1 = Data_Type_Conversion9_out1 ELSE
      '0';

  Unit_Delay_Enabled_Resettable3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable3_switch_delay <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Relational_Operator1_relop1 = '1' THEN
          Unit_Delay_Enabled_Resettable3_switch_delay <= '0';
        ELSIF Logical_Operator8_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable3_switch_delay <= Logical_Operator8_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable3_process;

  
  Unit_Delay_Enabled_Resettable3_out1 <= '0' WHEN Relational_Operator1_relop1 = '1' ELSE
      Unit_Delay_Enabled_Resettable3_switch_delay;

  Constant_out1 <= to_unsigned(16#00#, 8);

  Constant_out1_dtc <= resize(Constant_out1, 9);

  Data_Type_Conversion_out1 <= resize(HDL_Counter1_out1, 8);

  Constant5_out1 <= '1';

  Bit_Concat1_out1 <= Data_Type_Conversion_out1 & Constant5_out1;

  Constant25_out1 <= to_unsigned(16#00#, 8);

  Constant3_out1 <= to_unsigned(16#01#, 8);

  
  Switch14_out1 <= Constant25_out1 WHEN Unit_Delay_Enabled_Resettable4_out1 = '0' ELSE
      Constant3_out1;

  Constant4_out1 <= to_unsigned(16#02#, 8);

  
  Switch2_out1 <= Constant_out1_dtc WHEN Unit_Delay_Enabled_Resettable3_out1 = '0' ELSE
      Bit_Concat1_out1;

  
  Switch3_out1 <= Switch14_out1 WHEN Unit_Delay_Enabled_Resettable3_out1 = '0' ELSE
      Constant4_out1;

  Data_Type_Conversion10_out1 <= Switch3_out1(1 DOWNTO 0);

  Bit_Concat_out1 <= Switch2_out1 & Data_Type_Conversion10_out1;

  Data_Type_Conversion1_out1 <= resize(Bit_Concat_out1, 32);

  
  Switch12_out1 <= Constant22_out1 WHEN RD = '0' ELSE
      Data_Type_Conversion1_out1;

  Add2_out1 <= resize(Constant30_out1, 33) + resize(Switch12_out1, 33);

  Data_Type_Conversion5_out1 <= Add2_out1(31 DOWNTO 0);

  Delay7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay7_out1 <= to_unsigned(0, 32);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay7_out1 <= Data_Type_Conversion5_out1;
      END IF;
    END IF;
  END PROCESS Delay7_process;


  DATA_OUT <= std_logic_vector(Delay7_out1);

  Constant7_out1 <= to_unsigned(16#01#, 8);

  Add4_out1 <= resize(Constant7_out1, 9) + resize(STEP_unsigned, 9);

  
  Compare_To_Constant9_out1 <= '1' WHEN Bit_Slice3_out1 = to_unsigned(16#2#, 2) ELSE
      '0';

  Unit_Delay_Enabled_Resettable5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable5_switch_delay <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Relational_Operator3_relop1 = '1' THEN
          Unit_Delay_Enabled_Resettable5_switch_delay <= '0';
        ELSIF signal_edg_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable5_switch_delay <= signal_edg_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable5_process;

  
  Unit_Delay_Enabled_Resettable5_out1 <= '0' WHEN Relational_Operator3_relop1 = '1' ELSE
      Unit_Delay_Enabled_Resettable5_switch_delay;

  -- Free running, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  HDL_Counter8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      HDL_Counter8_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Relational_Operator3_relop1 = '1' THEN 
          HDL_Counter8_out1 <= '0';
        ELSIF Unit_Delay_Enabled_Resettable5_out1 = '1' THEN 
          HDL_Counter8_out1 <=  NOT HDL_Counter8_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS HDL_Counter8_process;


  
  Compare_To_Constant2_out1 <= '1' WHEN HDL_Counter8_out1 = '1' ELSE
      '0';

  
  Relational_Operator3_relop1 <= '1' WHEN Add4_out1 = resize(HDL_Counter3_out1, 9) ELSE
      '0';

  -- Free running, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  HDL_Counter3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      HDL_Counter3_out1 <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Relational_Operator3_relop1 = '1' THEN 
          HDL_Counter3_out1 <= to_unsigned(16#00#, 8);
        ELSIF Compare_To_Constant2_out1 = '1' THEN 
          HDL_Counter3_out1 <= HDL_Counter3_out1 + to_unsigned(16#01#, 8);
        END IF;
      END IF;
    END IF;
  END PROCESS HDL_Counter3_process;


  
  Compare_To_Constant6_out1 <= '1' WHEN HDL_Counter3_out1 = to_unsigned(16#01#, 8) ELSE
      '0';

  Constant14_out1 <= to_unsigned(16#00#, 8);

  Bit_Slice5_out1 <= Unit_Delay_Enabled_Resettable1_out1(17 DOWNTO 10);

  
  Switch9_out1 <= Constant14_out1 WHEN Compare_To_Constant9_out1 = '0' ELSE
      Bit_Slice5_out1;

  Delay4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_reg <= (OTHERS => to_unsigned(16#00#, 8));
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay4_reg(0) <= Switch9_out1;
        Delay4_reg(1 TO 2) <= Delay4_reg(0 TO 1);
      END IF;
    END IF;
  END PROCESS Delay4_process;

  Delay4_out1 <= Delay4_reg(2);

  Unit_Delay_Enabled_Resettable6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable6_switch_delay <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator3_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable6_switch_delay <= to_unsigned(16#00#, 8);
        ELSIF Compare_To_Constant6_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable6_switch_delay <= Delay4_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable6_process;

  
  Unit_Delay_Enabled_Resettable6_out1 <= to_unsigned(16#00#, 8) WHEN Logical_Operator3_out1 = '1' ELSE
      Unit_Delay_Enabled_Resettable6_switch_delay;

  Out1 <= std_logic_vector(Unit_Delay_Enabled_Resettable6_out1);

  
  Compare_To_Constant7_out1 <= '1' WHEN HDL_Counter3_out1 = to_unsigned(16#02#, 8) ELSE
      '0';

  Unit_Delay_Enabled_Resettable7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable7_switch_delay <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator3_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable7_switch_delay <= to_unsigned(16#00#, 8);
        ELSIF Compare_To_Constant7_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable7_switch_delay <= Delay4_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable7_process;

  
  Unit_Delay_Enabled_Resettable7_out1 <= to_unsigned(16#00#, 8) WHEN Logical_Operator3_out1 = '1' ELSE
      Unit_Delay_Enabled_Resettable7_switch_delay;

  Out2 <= std_logic_vector(Unit_Delay_Enabled_Resettable7_out1);

  
  Compare_To_Constant8_out1 <= '1' WHEN HDL_Counter3_out1 = to_unsigned(16#03#, 8) ELSE
      '0';

  Unit_Delay_Enabled_Resettable8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable8_switch_delay <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator3_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable8_switch_delay <= to_unsigned(16#00#, 8);
        ELSIF Compare_To_Constant8_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable8_switch_delay <= Delay4_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable8_process;

  
  Unit_Delay_Enabled_Resettable8_out1 <= to_unsigned(16#00#, 8) WHEN Logical_Operator3_out1 = '1' ELSE
      Unit_Delay_Enabled_Resettable8_switch_delay;

  Out3 <= std_logic_vector(Unit_Delay_Enabled_Resettable8_out1);

  
  Compare_To_Constant11_out1 <= '1' WHEN HDL_Counter3_out1 = to_unsigned(16#04#, 8) ELSE
      '0';

  Unit_Delay_Enabled_Resettable9_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable9_switch_delay <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator3_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable9_switch_delay <= to_unsigned(16#00#, 8);
        ELSIF Compare_To_Constant11_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable9_switch_delay <= Delay4_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable9_process;

  
  Unit_Delay_Enabled_Resettable9_out1 <= to_unsigned(16#00#, 8) WHEN Logical_Operator3_out1 = '1' ELSE
      Unit_Delay_Enabled_Resettable9_switch_delay;

  Out4 <= std_logic_vector(Unit_Delay_Enabled_Resettable9_out1);

  
  Compare_To_Constant14_out1 <= '1' WHEN HDL_Counter3_out1 = to_unsigned(16#05#, 8) ELSE
      '0';

  Unit_Delay_Enabled_Resettable10_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable10_switch_delay <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator3_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable10_switch_delay <= to_unsigned(16#00#, 8);
        ELSIF Compare_To_Constant14_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable10_switch_delay <= Delay4_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable10_process;

  
  Unit_Delay_Enabled_Resettable10_out1 <= to_unsigned(16#00#, 8) WHEN Logical_Operator3_out1 = '1' ELSE
      Unit_Delay_Enabled_Resettable10_switch_delay;

  Out5 <= std_logic_vector(Unit_Delay_Enabled_Resettable10_out1);

  
  Compare_To_Constant15_out1 <= '1' WHEN HDL_Counter3_out1 = to_unsigned(16#06#, 8) ELSE
      '0';

  Unit_Delay_Enabled_Resettable11_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable11_switch_delay <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator3_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable11_switch_delay <= to_unsigned(16#00#, 8);
        ELSIF Compare_To_Constant15_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable11_switch_delay <= Delay4_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable11_process;

  
  Unit_Delay_Enabled_Resettable11_out1 <= to_unsigned(16#00#, 8) WHEN Logical_Operator3_out1 = '1' ELSE
      Unit_Delay_Enabled_Resettable11_switch_delay;

  Out6 <= std_logic_vector(Unit_Delay_Enabled_Resettable11_out1);

  
  Compare_To_Constant16_out1 <= '1' WHEN HDL_Counter3_out1 = to_unsigned(16#07#, 8) ELSE
      '0';

  Unit_Delay_Enabled_Resettable12_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable12_switch_delay <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator3_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable12_switch_delay <= to_unsigned(16#00#, 8);
        ELSIF Compare_To_Constant16_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable12_switch_delay <= Delay4_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable12_process;

  
  Unit_Delay_Enabled_Resettable12_out1 <= to_unsigned(16#00#, 8) WHEN Logical_Operator3_out1 = '1' ELSE
      Unit_Delay_Enabled_Resettable12_switch_delay;

  Out7 <= std_logic_vector(Unit_Delay_Enabled_Resettable12_out1);

  
  Compare_To_Constant17_out1 <= '1' WHEN HDL_Counter3_out1 = to_unsigned(16#08#, 8) ELSE
      '0';

  Unit_Delay_Enabled_Resettable13_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable13_switch_delay <= to_unsigned(16#00#, 8);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF Logical_Operator3_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable13_switch_delay <= to_unsigned(16#00#, 8);
        ELSIF Compare_To_Constant17_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable13_switch_delay <= Delay4_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable13_process;

  
  Unit_Delay_Enabled_Resettable13_out1 <= to_unsigned(16#00#, 8) WHEN Logical_Operator3_out1 = '1' ELSE
      Unit_Delay_Enabled_Resettable13_switch_delay;

  Out8 <= std_logic_vector(Unit_Delay_Enabled_Resettable13_out1);

  Delay5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay5_out1 <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay5_out1 <= Relational_Operator3_relop1;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  Unit_Delay_Enabled_Resettable14_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Unit_Delay_Enabled_Resettable14_switch_delay <= '0';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        IF RST_IRQ = '1' THEN
          Unit_Delay_Enabled_Resettable14_switch_delay <= '0';
        ELSIF Delay5_out1 = '1' THEN
          Unit_Delay_Enabled_Resettable14_switch_delay <= Delay5_out1;
        END IF;
      END IF;
    END IF;
  END PROCESS Unit_Delay_Enabled_Resettable14_process;

  
  Unit_Delay_Enabled_Resettable14_out1 <= '0' WHEN RST_IRQ = '1' ELSE
      Unit_Delay_Enabled_Resettable14_switch_delay;

  Constant11_out1 <= to_unsigned(16#04#, 8);

  addr_mux <= std_logic_vector(Constant11_out1);

  Constant8_out1 <= to_unsigned(1, 32);

  Constant6_out1 <= to_unsigned(0, 32);

  
  Switch5_out1 <= Constant8_out1 WHEN RD = '0' ELSE
      Constant6_out1;

  data_mux <= std_logic_vector(Switch5_out1);

  irq <= Unit_Delay_Enabled_Resettable14_out1;

END rtl;

