{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 19:54:04 2007 " "Info: Processing started: Wed May 02 19:54:04 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file part2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-Behavior " "Info: Found design unit 1: part2-Behavior" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 modulo-Behavior " "Info: Found design unit 2: modulo-Behavior" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 88 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bcd7seg-Behavior " "Info: Found design unit 3: bcd7seg-Behavior" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 118 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Info: Found entity 1: part2" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 modulo " "Info: Found entity 2: modulo" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 82 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 bcd7seg " "Info: Found entity 3: bcd7seg" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Info: Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo modulo:seconds_0 " "Info: Elaborating entity \"modulo\" for hierarchy \"modulo:seconds_0\"" {  } { { "part2.vhd" "seconds_0" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:digit7 " "Info: Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:digit7\"" {  } { { "part2.vhd" "digit7" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning: Pin \"HEX1\[6\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 12 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Warning: Pin \"HEX1\[5\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 12 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Warning: Pin \"HEX1\[4\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 12 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Warning: Pin \"HEX1\[3\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 12 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Warning: Pin \"HEX1\[2\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 12 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Warning: Pin \"HEX1\[1\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 12 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning: Pin \"HEX1\[0\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 12 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Warning: Pin \"HEX0\[6\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Warning: Pin \"HEX0\[5\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Warning: Pin \"HEX0\[4\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Warning: Pin \"HEX0\[3\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Warning: Pin \"HEX0\[2\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Warning: Pin \"HEX0\[1\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Warning: Pin \"HEX0\[0\]\" stuck at VCC" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning: No output dependent on input pin \"KEY\[1\]\"" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 11 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning: No output dependent on input pin \"KEY\[2\]\"" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 11 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "215 " "Info: Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "138 " "Info: Implemented 138 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "149 " "Info: Allocated 149 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 19:54:06 2007 " "Info: Processing ended: Wed May 02 19:54:06 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
