// Seed: 1222912681
module module_0 (
    output supply0 id_0,
    output wand id_1,
    input uwire id_2,
    input tri1 id_3,
    output tri id_4,
    output wor id_5,
    output tri1 id_6
);
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5,
    output wire id_6,
    output wire id_7
    , id_29,
    output wand id_8,
    input wor id_9,
    output wor id_10,
    output uwire id_11,
    input supply1 id_12,
    output tri1 id_13,
    input wor id_14,
    input tri0 id_15,
    input uwire id_16,
    input tri id_17,
    output wire id_18,
    input wire id_19,
    input tri0 id_20,
    input supply0 id_21,
    input tri1 id_22,
    input wand id_23,
    input uwire id_24,
    output tri0 id_25,
    input wor id_26,
    output supply1 id_27
);
  assign id_2 = id_14 & id_14;
  xor (
      id_5,
      id_0,
      id_24,
      id_9,
      id_1,
      id_15,
      id_20,
      id_17,
      id_12,
      id_21,
      id_26,
      id_22,
      id_29,
      id_19,
      id_16
  );
  module_0(
      id_8, id_5, id_26, id_20, id_18, id_2, id_5
  );
endmodule
