# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/MUX.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/micro_store.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/microPC.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/ins_register.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/incrementer.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/decoder.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/debounce.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/microCU_top.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/LUT.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/Lab2.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/new/DSP_REG.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/ClkDiv.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/ALU_Behavioural.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/sources_1/sevseg.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/imports/new/micro_proc.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/new/ins_module.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sources_1/new/Top.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sim_1/imports/new/Top_tb.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sim_1/imports/new/inst-control_tb.vhd"
vhdl xil_defaultlib  "../../../Lab6.srcs/sim_1/imports/new/mem_alu_tb.vhd"

# Do not sort compile order
nosort
