{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707917785005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707917785005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 16:36:24 2024 " "Processing started: Wed Feb 14 16:36:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707917785005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707917785005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDLstart02 -c VHDLstart02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDLstart02 -c VHDLstart02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707917785005 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1707917785208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdlstart02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdlstart02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDLstart02-Behavioral " "Found design unit 1: VHDLstart02-Behavioral" {  } { { "VHDLstart02.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart02/VHDLstart02.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707917785536 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDLstart02 " "Found entity 1: VHDLstart02" {  } { { "VHDLstart02.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart02/VHDLstart02.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707917785536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707917785536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VHDLstart02 " "Elaborating entity \"VHDLstart02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707917785552 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bufferForIndicator0 VHDLstart02.vhd(74) " "VHDL Process Statement warning at VHDLstart02.vhd(74): signal \"bufferForIndicator0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDLstart02.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart02/VHDLstart02.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707917785552 "|VHDLstart02"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bufferForIndicator1 VHDLstart02.vhd(77) " "VHDL Process Statement warning at VHDLstart02.vhd(77): signal \"bufferForIndicator1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDLstart02.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart02/VHDLstart02.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707917785552 "|VHDLstart02"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bufferForIndicator2 VHDLstart02.vhd(80) " "VHDL Process Statement warning at VHDLstart02.vhd(80): signal \"bufferForIndicator2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDLstart02.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart02/VHDLstart02.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707917785552 "|VHDLstart02"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bufferForIndicator3 VHDLstart02.vhd(83) " "VHDL Process Statement warning at VHDLstart02.vhd(83): signal \"bufferForIndicator3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDLstart02.vhd" "" { Text "D:/GITEA/GitHub/ES/pcbteach/VHDLstart02/VHDLstart02.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1707917785552 "|VHDLstart02"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1707917786239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1707917786661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707917786661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "291 " "Implemented 291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1707917786708 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1707917786708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1707917786708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1707917786708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707917786724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 16:36:26 2024 " "Processing ended: Wed Feb 14 16:36:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707917786724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707917786724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707917786724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707917786724 ""}
