Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Apr 10 17:53:28 2024
| Host         : P1-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-16  Warning   Large setup violation          195         
TIMING-18  Warning   Missing input or output delay  34          
TIMING-23  Warning   Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (46)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (46)
----------------------
 There are 46 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.246    -1734.666                    394                 2390        0.159        0.000                      0                 2390        4.500        0.000                       0                  1334  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -16.246    -1734.666                    394                 2385        0.159        0.000                      0                 2385        4.500        0.000                       0                  1334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.336        0.000                      0                    5        0.728        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          394  Failing Endpoints,  Worst Slack      -16.246ns,  Total Violation    -1734.666ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.246ns  (required time - arrival time)
  Source:                 CPU/rs2reg/thirtyone/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/ninth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        26.210ns  (logic 4.768ns (18.192%)  route 21.442ns (81.808%))
  Logic Levels:           31  (LUT3=2 LUT4=2 LUT5=6 LUT6=21)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/rs2reg/thirtyone/notClock
    SLICE_X22Y31         FDCE                                         r  CPU/rs2reg/thirtyone/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/rs2reg/thirtyone/q_reg/Q
                         net (fo=82, routed)          1.018    11.887    CPU/rs2reg/twentyseven/q_reg_6
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.154    12.041 r  CPU/rs2reg/twentyseven/q_i_17__1_comp/O
                         net (fo=1, routed)           1.003    13.044    CPU/rs2reg/thirtyone/q_reg_2_repN_alias
    SLICE_X22Y34         LUT6 (Prop_lut6_I3_O)        0.327    13.371 r  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=3, routed)           1.195    14.567    CPU/holdIns/twentyseven/q_reg_1_alias_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.691 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=10, routed)          0.601    15.292    CPU/holdIns/twentythree/q_i_12__6
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.124    15.416 r  CPU/holdIns/twentythree/q_i_16__5/O
                         net (fo=1, routed)           1.160    16.576    CPU/holdIns/twentyseven/q_i_4__65_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.700 r  CPU/holdIns/twentyseven/q_i_8__13/O
                         net (fo=1, routed)           0.161    16.862    CPU/holdIns/twentyseven/q_i_8__13_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.986 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.794    17.779    CPU/md1/M1/reg3/eighth/q_reg_4_alias
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.903 r  CPU/md1/M1/reg3/eighth/q_i_2__93_comp/O
                         net (fo=3, routed)           0.831    18.734    CPU/md1/M1/reg3/ninth/q_reg_7
    SLICE_X24Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.858 r  CPU/md1/M1/reg3/ninth/q_i_3__10/O
                         net (fo=3, routed)           0.456    19.314    CPU/md1/M1/reg3/eighth/q_reg_13
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    19.438 r  CPU/md1/M1/reg3/eighth/q_i_6__2/O
                         net (fo=2, routed)           0.644    20.082    CPU/md1/M1/reg3/twentythree/q_reg_6_alias
    SLICE_X27Y37         LUT6 (Prop_lut6_I1_O)        0.124    20.206 r  CPU/md1/M1/reg3/twentythree/q_i_2__15_comp_4/O
                         net (fo=10, routed)          0.529    20.735    CPU/md1/M1/reg3/twentynine/q_i_7
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.859 r  CPU/md1/M1/reg3/twentynine/q_i_33/O
                         net (fo=2, routed)           0.356    21.215    CPU/md1/M1/reg3/twentythree/q_i_6__0_1
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.339 f  CPU/md1/M1/reg3/twentythree/q_i_14__0/O
                         net (fo=1, routed)           0.570    21.910    CPU/md1/M1/reg3/zero/q_i_2__97_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.034 r  CPU/md1/M1/reg3/zero/q_i_6__0/O
                         net (fo=1, routed)           1.137    23.171    CPU/md1/M1/reg3/twentynine/q_reg_8
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124    23.295 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.424    23.719    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.124    23.843 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.294    24.136    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.260 r  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.154    24.414    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.538 r  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=36, routed)          1.025    25.563    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124    25.687 r  CPU/holdIns/twentyseven/q_i_2__117/O
                         net (fo=22, routed)          0.879    26.566    CPU/execute/ALU/subbed1/useRS1[3]
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.124    26.690 r  CPU/execute/ALU/subbed1/i_/q_i_8__2/O
                         net (fo=2, routed)           0.446    27.136    CPU/execute/ALU/subbed1/q_reg_26
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.124    27.260 f  CPU/execute/ALU/subbed1/i_/q_i_6__2/O
                         net (fo=3, routed)           0.435    27.694    CPU/execute/ALU/subbed1/q_reg_25
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.818 f  CPU/execute/ALU/subbed1/i_/q_i_7__4/O
                         net (fo=2, routed)           0.167    27.985    CPU/execute/ALU/subbed1/q_reg_24
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.109 f  CPU/execute/ALU/subbed1/i_/q_i_5__8/O
                         net (fo=2, routed)           0.318    28.427    CPU/execute/ALU/subbed1/q_reg_22
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.551 r  CPU/execute/ALU/subbed1/i_/q_i_9__1/O
                         net (fo=6, routed)           0.831    29.381    CPU/execute/ALU/subbed1/q_reg_21
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    29.505 f  CPU/execute/ALU/subbed1/i_/q_i_7__2/O
                         net (fo=7, routed)           0.595    30.101    CPU/execute/ALU/subbed1/q_reg_18
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124    30.225 r  CPU/execute/ALU/subbed1/i_/q_i_22/O
                         net (fo=2, routed)           0.991    31.215    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.339 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.338    31.678    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.802 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=6, routed)           0.495    32.296    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124    32.420 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=46, routed)          1.317    33.737    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.153    33.890 r  CPU/holdIns/twentyseven/q_i_2__37_comp/O
                         net (fo=2, routed)           1.496    35.386    CPU/holdIns/twentyseven/q_i_2__37_n_0_repN
    SLICE_X11Y39         LUT6 (Prop_lut6_I2_O)        0.327    35.713 r  CPU/holdIns/twentyseven/q_i_4__9_comp_3/O
                         net (fo=1, routed)           0.783    36.495    CPU/holdIns/twentyseven/q_i_4__9_n_0_repN_3
    SLICE_X15Y35         LUT4 (Prop_lut4_I3_O)        0.124    36.619 r  CPU/holdIns/twentyseven/q_i_1__153_comp_1/O
                         net (fo=1, routed)           0.000    36.619    CPU/resultreg/ninth/result[0]
    SLICE_X15Y35         FDCE                                         r  CPU/resultreg/ninth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.687    20.109    CPU/resultreg/ninth/notClock
    SLICE_X15Y35         FDCE                                         r  CPU/resultreg/ninth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X15Y35         FDCE (Setup_fdce_C_D)        0.032    20.373    CPU/resultreg/ninth/q_reg
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -36.619    
  -------------------------------------------------------------------
                         slack                                -16.246    

Slack (VIOLATED) :        -16.126ns  (required time - arrival time)
  Source:                 CPU/rs2reg/thirtyone/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/sixteenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        26.141ns  (logic 4.764ns (18.224%)  route 21.377ns (81.776%))
  Logic Levels:           31  (LUT3=2 LUT4=2 LUT5=6 LUT6=21)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 20.110 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/rs2reg/thirtyone/notClock
    SLICE_X22Y31         FDCE                                         r  CPU/rs2reg/thirtyone/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/rs2reg/thirtyone/q_reg/Q
                         net (fo=82, routed)          1.018    11.887    CPU/rs2reg/twentyseven/q_reg_6
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.154    12.041 r  CPU/rs2reg/twentyseven/q_i_17__1_comp/O
                         net (fo=1, routed)           1.003    13.044    CPU/rs2reg/thirtyone/q_reg_2_repN_alias
    SLICE_X22Y34         LUT6 (Prop_lut6_I3_O)        0.327    13.371 r  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=3, routed)           1.195    14.567    CPU/holdIns/twentyseven/q_reg_1_alias_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.691 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=10, routed)          0.601    15.292    CPU/holdIns/twentythree/q_i_12__6
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.124    15.416 r  CPU/holdIns/twentythree/q_i_16__5/O
                         net (fo=1, routed)           1.160    16.576    CPU/holdIns/twentyseven/q_i_4__65_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.700 r  CPU/holdIns/twentyseven/q_i_8__13/O
                         net (fo=1, routed)           0.161    16.862    CPU/holdIns/twentyseven/q_i_8__13_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.986 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.794    17.779    CPU/md1/M1/reg3/eighth/q_reg_4_alias
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.903 r  CPU/md1/M1/reg3/eighth/q_i_2__93_comp/O
                         net (fo=3, routed)           0.831    18.734    CPU/md1/M1/reg3/ninth/q_reg_7
    SLICE_X24Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.858 r  CPU/md1/M1/reg3/ninth/q_i_3__10/O
                         net (fo=3, routed)           0.456    19.314    CPU/md1/M1/reg3/eighth/q_reg_13
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    19.438 r  CPU/md1/M1/reg3/eighth/q_i_6__2/O
                         net (fo=2, routed)           0.644    20.082    CPU/md1/M1/reg3/twentythree/q_reg_6_alias
    SLICE_X27Y37         LUT6 (Prop_lut6_I1_O)        0.124    20.206 r  CPU/md1/M1/reg3/twentythree/q_i_2__15_comp_4/O
                         net (fo=10, routed)          0.529    20.735    CPU/md1/M1/reg3/twentynine/q_i_7
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.859 r  CPU/md1/M1/reg3/twentynine/q_i_33/O
                         net (fo=2, routed)           0.356    21.215    CPU/md1/M1/reg3/twentythree/q_i_6__0_1
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.339 f  CPU/md1/M1/reg3/twentythree/q_i_14__0/O
                         net (fo=1, routed)           0.570    21.910    CPU/md1/M1/reg3/zero/q_i_2__97_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.034 r  CPU/md1/M1/reg3/zero/q_i_6__0/O
                         net (fo=1, routed)           1.137    23.171    CPU/md1/M1/reg3/twentynine/q_reg_8
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124    23.295 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.424    23.719    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.124    23.843 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.294    24.136    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.260 r  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.154    24.414    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.538 r  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=36, routed)          1.025    25.563    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124    25.687 r  CPU/holdIns/twentyseven/q_i_2__117/O
                         net (fo=22, routed)          0.879    26.566    CPU/execute/ALU/subbed1/useRS1[3]
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.124    26.690 r  CPU/execute/ALU/subbed1/i_/q_i_8__2/O
                         net (fo=2, routed)           0.446    27.136    CPU/execute/ALU/subbed1/q_reg_26
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.124    27.260 f  CPU/execute/ALU/subbed1/i_/q_i_6__2/O
                         net (fo=3, routed)           0.435    27.694    CPU/execute/ALU/subbed1/q_reg_25
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.818 f  CPU/execute/ALU/subbed1/i_/q_i_7__4/O
                         net (fo=2, routed)           0.167    27.985    CPU/execute/ALU/subbed1/q_reg_24
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.109 f  CPU/execute/ALU/subbed1/i_/q_i_5__8/O
                         net (fo=2, routed)           0.318    28.427    CPU/execute/ALU/subbed1/q_reg_22
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.551 r  CPU/execute/ALU/subbed1/i_/q_i_9__1/O
                         net (fo=6, routed)           0.831    29.381    CPU/execute/ALU/subbed1/q_reg_21
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    29.505 f  CPU/execute/ALU/subbed1/i_/q_i_7__2/O
                         net (fo=7, routed)           0.595    30.101    CPU/execute/ALU/subbed1/q_reg_18
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124    30.225 r  CPU/execute/ALU/subbed1/i_/q_i_22/O
                         net (fo=2, routed)           0.991    31.215    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.339 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.338    31.678    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.802 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=6, routed)           0.495    32.296    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124    32.420 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=46, routed)          1.054    33.474    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.150    33.624 r  CPU/holdIns/twentyseven/q_i_2__46_comp/O
                         net (fo=2, routed)           1.835    35.459    CPU/holdIns/twentyseven/q_i_2__46_n_0_repN
    SLICE_X14Y37         LUT6 (Prop_lut6_I2_O)        0.326    35.785 r  CPU/holdIns/twentyseven/q_i_4__11_comp_1/O
                         net (fo=1, routed)           0.641    36.427    CPU/holdIns/twentyseven/q_i_4__11_n_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I1_O)        0.124    36.551 r  CPU/holdIns/twentyseven/q_i_1__156_comp_1/O
                         net (fo=1, routed)           0.000    36.551    CPU/resultreg/sixteenth/result[0]
    SLICE_X14Y37         FDCE                                         r  CPU/resultreg/sixteenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.688    20.110    CPU/resultreg/sixteenth/notClock
    SLICE_X14Y37         FDCE                                         r  CPU/resultreg/sixteenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.378    
                         clock uncertainty           -0.035    20.342    
    SLICE_X14Y37         FDCE (Setup_fdce_C_D)        0.082    20.424    CPU/resultreg/sixteenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.424    
                         arrival time                         -36.551    
  -------------------------------------------------------------------
                         slack                                -16.126    

Slack (VIOLATED) :        -15.477ns  (required time - arrival time)
  Source:                 CPU/rs2reg/thirtyone/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/seventeenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        25.441ns  (logic 4.536ns (17.830%)  route 20.905ns (82.170%))
  Logic Levels:           31  (LUT3=3 LUT4=1 LUT5=6 LUT6=21)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/rs2reg/thirtyone/notClock
    SLICE_X22Y31         FDCE                                         r  CPU/rs2reg/thirtyone/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/rs2reg/thirtyone/q_reg/Q
                         net (fo=82, routed)          1.018    11.887    CPU/rs2reg/twentyseven/q_reg_6
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.154    12.041 r  CPU/rs2reg/twentyseven/q_i_17__1_comp/O
                         net (fo=1, routed)           1.003    13.044    CPU/rs2reg/thirtyone/q_reg_2_repN_alias
    SLICE_X22Y34         LUT6 (Prop_lut6_I3_O)        0.327    13.371 r  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=3, routed)           1.195    14.567    CPU/holdIns/twentyseven/q_reg_1_alias_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.691 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=10, routed)          0.601    15.292    CPU/holdIns/twentythree/q_i_12__6
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.124    15.416 r  CPU/holdIns/twentythree/q_i_16__5/O
                         net (fo=1, routed)           1.160    16.576    CPU/holdIns/twentyseven/q_i_4__65_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.700 r  CPU/holdIns/twentyseven/q_i_8__13/O
                         net (fo=1, routed)           0.161    16.862    CPU/holdIns/twentyseven/q_i_8__13_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.986 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.794    17.779    CPU/md1/M1/reg3/eighth/q_reg_4_alias
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.903 r  CPU/md1/M1/reg3/eighth/q_i_2__93_comp/O
                         net (fo=3, routed)           0.831    18.734    CPU/md1/M1/reg3/ninth/q_reg_7
    SLICE_X24Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.858 r  CPU/md1/M1/reg3/ninth/q_i_3__10/O
                         net (fo=3, routed)           0.456    19.314    CPU/md1/M1/reg3/eighth/q_reg_13
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    19.438 r  CPU/md1/M1/reg3/eighth/q_i_6__2/O
                         net (fo=2, routed)           0.644    20.082    CPU/md1/M1/reg3/twentythree/q_reg_6_alias
    SLICE_X27Y37         LUT6 (Prop_lut6_I1_O)        0.124    20.206 r  CPU/md1/M1/reg3/twentythree/q_i_2__15_comp_4/O
                         net (fo=10, routed)          0.529    20.735    CPU/md1/M1/reg3/twentynine/q_i_7
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.859 r  CPU/md1/M1/reg3/twentynine/q_i_33/O
                         net (fo=2, routed)           0.356    21.215    CPU/md1/M1/reg3/twentythree/q_i_6__0_1
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.339 f  CPU/md1/M1/reg3/twentythree/q_i_14__0/O
                         net (fo=1, routed)           0.570    21.910    CPU/md1/M1/reg3/zero/q_i_2__97_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.034 r  CPU/md1/M1/reg3/zero/q_i_6__0/O
                         net (fo=1, routed)           1.137    23.171    CPU/md1/M1/reg3/twentynine/q_reg_8
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124    23.295 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.424    23.719    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.124    23.843 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.294    24.136    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.260 r  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.154    24.414    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.538 r  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=36, routed)          1.025    25.563    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124    25.687 r  CPU/holdIns/twentyseven/q_i_2__117/O
                         net (fo=22, routed)          0.879    26.566    CPU/execute/ALU/subbed1/useRS1[3]
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.124    26.690 r  CPU/execute/ALU/subbed1/i_/q_i_8__2/O
                         net (fo=2, routed)           0.446    27.136    CPU/execute/ALU/subbed1/q_reg_26
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.124    27.260 f  CPU/execute/ALU/subbed1/i_/q_i_6__2/O
                         net (fo=3, routed)           0.435    27.694    CPU/execute/ALU/subbed1/q_reg_25
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.818 f  CPU/execute/ALU/subbed1/i_/q_i_7__4/O
                         net (fo=2, routed)           0.167    27.985    CPU/execute/ALU/subbed1/q_reg_24
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.109 f  CPU/execute/ALU/subbed1/i_/q_i_5__8/O
                         net (fo=2, routed)           0.318    28.427    CPU/execute/ALU/subbed1/q_reg_22
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.551 r  CPU/execute/ALU/subbed1/i_/q_i_9__1/O
                         net (fo=6, routed)           0.831    29.381    CPU/execute/ALU/subbed1/q_reg_21
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    29.505 f  CPU/execute/ALU/subbed1/i_/q_i_7__2/O
                         net (fo=7, routed)           0.595    30.101    CPU/execute/ALU/subbed1/q_reg_18
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124    30.225 r  CPU/execute/ALU/subbed1/i_/q_i_22/O
                         net (fo=2, routed)           0.991    31.215    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.339 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.338    31.678    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.802 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=6, routed)           0.495    32.296    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124    32.420 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=46, routed)          1.133    33.553    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X12Y35         LUT3 (Prop_lut3_I2_O)        0.124    33.677 r  CPU/holdIns/twentyseven/q_i_2__45_comp/O
                         net (fo=2, routed)           0.923    34.600    CPU/holdIns/twentyseven/q_i_2__45_n_0_repN
    SLICE_X15Y41         LUT3 (Prop_lut3_I0_O)        0.124    34.724 r  CPU/holdIns/twentyseven/q_i_4__66_comp_9/O
                         net (fo=1, routed)           1.003    35.727    CPU/holdIns/twentyseven/q_i_4__66_n_0_repN_1
    SLICE_X15Y36         LUT6 (Prop_lut6_I1_O)        0.124    35.851 r  CPU/holdIns/twentyseven/q_i_1__157_comp_2/O
                         net (fo=1, routed)           0.000    35.851    CPU/resultreg/seventeenth/result[0]
    SLICE_X15Y36         FDCE                                         r  CPU/resultreg/seventeenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.687    20.109    CPU/resultreg/seventeenth/notClock
    SLICE_X15Y36         FDCE                                         r  CPU/resultreg/seventeenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X15Y36         FDCE (Setup_fdce_C_D)        0.032    20.373    CPU/resultreg/seventeenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -35.850    
  -------------------------------------------------------------------
                         slack                                -15.477    

Slack (VIOLATED) :        -15.400ns  (required time - arrival time)
  Source:                 CPU/rs2reg/thirtyone/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/tenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        25.363ns  (logic 4.648ns (18.326%)  route 20.715ns (81.674%))
  Logic Levels:           30  (LUT3=2 LUT4=1 LUT5=6 LUT6=21)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/rs2reg/thirtyone/notClock
    SLICE_X22Y31         FDCE                                         r  CPU/rs2reg/thirtyone/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/rs2reg/thirtyone/q_reg/Q
                         net (fo=82, routed)          1.018    11.887    CPU/rs2reg/twentyseven/q_reg_6
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.154    12.041 r  CPU/rs2reg/twentyseven/q_i_17__1_comp/O
                         net (fo=1, routed)           1.003    13.044    CPU/rs2reg/thirtyone/q_reg_2_repN_alias
    SLICE_X22Y34         LUT6 (Prop_lut6_I3_O)        0.327    13.371 r  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=3, routed)           1.195    14.567    CPU/holdIns/twentyseven/q_reg_1_alias_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.691 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=10, routed)          0.601    15.292    CPU/holdIns/twentythree/q_i_12__6
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.124    15.416 r  CPU/holdIns/twentythree/q_i_16__5/O
                         net (fo=1, routed)           1.160    16.576    CPU/holdIns/twentyseven/q_i_4__65_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.700 r  CPU/holdIns/twentyseven/q_i_8__13/O
                         net (fo=1, routed)           0.161    16.862    CPU/holdIns/twentyseven/q_i_8__13_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.986 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.794    17.779    CPU/md1/M1/reg3/eighth/q_reg_4_alias
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.903 r  CPU/md1/M1/reg3/eighth/q_i_2__93_comp/O
                         net (fo=3, routed)           0.831    18.734    CPU/md1/M1/reg3/ninth/q_reg_7
    SLICE_X24Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.858 r  CPU/md1/M1/reg3/ninth/q_i_3__10/O
                         net (fo=3, routed)           0.456    19.314    CPU/md1/M1/reg3/eighth/q_reg_13
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    19.438 r  CPU/md1/M1/reg3/eighth/q_i_6__2/O
                         net (fo=2, routed)           0.644    20.082    CPU/md1/M1/reg3/twentythree/q_reg_6_alias
    SLICE_X27Y37         LUT6 (Prop_lut6_I1_O)        0.124    20.206 r  CPU/md1/M1/reg3/twentythree/q_i_2__15_comp_4/O
                         net (fo=10, routed)          0.529    20.735    CPU/md1/M1/reg3/twentynine/q_i_7
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.859 r  CPU/md1/M1/reg3/twentynine/q_i_33/O
                         net (fo=2, routed)           0.356    21.215    CPU/md1/M1/reg3/twentythree/q_i_6__0_1
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.339 f  CPU/md1/M1/reg3/twentythree/q_i_14__0/O
                         net (fo=1, routed)           0.570    21.910    CPU/md1/M1/reg3/zero/q_i_2__97_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.034 r  CPU/md1/M1/reg3/zero/q_i_6__0/O
                         net (fo=1, routed)           1.137    23.171    CPU/md1/M1/reg3/twentynine/q_reg_8
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124    23.295 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.424    23.719    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.124    23.843 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.294    24.136    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.260 r  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.154    24.414    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.538 r  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=36, routed)          1.025    25.563    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124    25.687 r  CPU/holdIns/twentyseven/q_i_2__117/O
                         net (fo=22, routed)          0.879    26.566    CPU/execute/ALU/subbed1/useRS1[3]
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.124    26.690 r  CPU/execute/ALU/subbed1/i_/q_i_8__2/O
                         net (fo=2, routed)           0.446    27.136    CPU/execute/ALU/subbed1/q_reg_26
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.124    27.260 f  CPU/execute/ALU/subbed1/i_/q_i_6__2/O
                         net (fo=3, routed)           0.435    27.694    CPU/execute/ALU/subbed1/q_reg_25
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.818 f  CPU/execute/ALU/subbed1/i_/q_i_7__4/O
                         net (fo=2, routed)           0.167    27.985    CPU/execute/ALU/subbed1/q_reg_24
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.109 f  CPU/execute/ALU/subbed1/i_/q_i_5__8/O
                         net (fo=2, routed)           0.318    28.427    CPU/execute/ALU/subbed1/q_reg_22
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.551 r  CPU/execute/ALU/subbed1/i_/q_i_9__1/O
                         net (fo=6, routed)           0.831    29.381    CPU/execute/ALU/subbed1/q_reg_21
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    29.505 f  CPU/execute/ALU/subbed1/i_/q_i_7__2/O
                         net (fo=7, routed)           0.595    30.101    CPU/execute/ALU/subbed1/q_reg_18
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124    30.225 r  CPU/execute/ALU/subbed1/i_/q_i_22/O
                         net (fo=2, routed)           0.991    31.215    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.339 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.338    31.678    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.802 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=6, routed)           0.495    32.296    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124    32.420 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=46, routed)          1.528    33.948    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.152    34.100 r  CPU/holdIns/twentyseven/q_i_2__38_comp/O
                         net (fo=1, routed)           1.341    35.441    CPU/holdIns/twentyseven/q_i_2__38_n_0_repN
    SLICE_X13Y35         LUT6 (Prop_lut6_I1_O)        0.332    35.773 r  CPU/holdIns/twentyseven/q_i_1__154_comp_1/O
                         net (fo=1, routed)           0.000    35.773    CPU/resultreg/tenth/result[0]
    SLICE_X13Y35         FDCE                                         r  CPU/resultreg/tenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.687    20.109    CPU/resultreg/tenth/notClock
    SLICE_X13Y35         FDCE                                         r  CPU/resultreg/tenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X13Y35         FDCE (Setup_fdce_C_D)        0.032    20.373    CPU/resultreg/tenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -35.773    
  -------------------------------------------------------------------
                         slack                                -15.400    

Slack (VIOLATED) :        -15.179ns  (required time - arrival time)
  Source:                 CPU/rs2reg/thirtyone/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twentyfour/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        25.139ns  (logic 4.412ns (17.550%)  route 20.727ns (82.450%))
  Logic Levels:           30  (LUT3=2 LUT4=1 LUT5=6 LUT6=21)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 20.106 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/rs2reg/thirtyone/notClock
    SLICE_X22Y31         FDCE                                         r  CPU/rs2reg/thirtyone/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/rs2reg/thirtyone/q_reg/Q
                         net (fo=82, routed)          1.018    11.887    CPU/rs2reg/twentyseven/q_reg_6
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.154    12.041 r  CPU/rs2reg/twentyseven/q_i_17__1_comp/O
                         net (fo=1, routed)           1.003    13.044    CPU/rs2reg/thirtyone/q_reg_2_repN_alias
    SLICE_X22Y34         LUT6 (Prop_lut6_I3_O)        0.327    13.371 r  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=3, routed)           1.195    14.567    CPU/holdIns/twentyseven/q_reg_1_alias_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.691 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=10, routed)          0.601    15.292    CPU/holdIns/twentythree/q_i_12__6
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.124    15.416 r  CPU/holdIns/twentythree/q_i_16__5/O
                         net (fo=1, routed)           1.160    16.576    CPU/holdIns/twentyseven/q_i_4__65_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.700 r  CPU/holdIns/twentyseven/q_i_8__13/O
                         net (fo=1, routed)           0.161    16.862    CPU/holdIns/twentyseven/q_i_8__13_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.986 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.794    17.779    CPU/md1/M1/reg3/eighth/q_reg_4_alias
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.903 r  CPU/md1/M1/reg3/eighth/q_i_2__93_comp/O
                         net (fo=3, routed)           0.831    18.734    CPU/md1/M1/reg3/ninth/q_reg_7
    SLICE_X24Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.858 r  CPU/md1/M1/reg3/ninth/q_i_3__10/O
                         net (fo=3, routed)           0.456    19.314    CPU/md1/M1/reg3/eighth/q_reg_13
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    19.438 r  CPU/md1/M1/reg3/eighth/q_i_6__2/O
                         net (fo=2, routed)           0.644    20.082    CPU/md1/M1/reg3/twentythree/q_reg_6_alias
    SLICE_X27Y37         LUT6 (Prop_lut6_I1_O)        0.124    20.206 r  CPU/md1/M1/reg3/twentythree/q_i_2__15_comp_4/O
                         net (fo=10, routed)          0.529    20.735    CPU/md1/M1/reg3/twentynine/q_i_7
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.859 r  CPU/md1/M1/reg3/twentynine/q_i_33/O
                         net (fo=2, routed)           0.356    21.215    CPU/md1/M1/reg3/twentythree/q_i_6__0_1
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.339 f  CPU/md1/M1/reg3/twentythree/q_i_14__0/O
                         net (fo=1, routed)           0.570    21.910    CPU/md1/M1/reg3/zero/q_i_2__97_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.034 r  CPU/md1/M1/reg3/zero/q_i_6__0/O
                         net (fo=1, routed)           1.137    23.171    CPU/md1/M1/reg3/twentynine/q_reg_8
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124    23.295 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.424    23.719    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.124    23.843 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.294    24.136    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.260 r  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.154    24.414    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.538 r  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=36, routed)          1.025    25.563    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124    25.687 r  CPU/holdIns/twentyseven/q_i_2__117/O
                         net (fo=22, routed)          0.879    26.566    CPU/execute/ALU/subbed1/useRS1[3]
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.124    26.690 r  CPU/execute/ALU/subbed1/i_/q_i_8__2/O
                         net (fo=2, routed)           0.446    27.136    CPU/execute/ALU/subbed1/q_reg_26
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.124    27.260 f  CPU/execute/ALU/subbed1/i_/q_i_6__2/O
                         net (fo=3, routed)           0.435    27.694    CPU/execute/ALU/subbed1/q_reg_25
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.818 f  CPU/execute/ALU/subbed1/i_/q_i_7__4/O
                         net (fo=2, routed)           0.167    27.985    CPU/execute/ALU/subbed1/q_reg_24
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.109 f  CPU/execute/ALU/subbed1/i_/q_i_5__8/O
                         net (fo=2, routed)           0.318    28.427    CPU/execute/ALU/subbed1/q_reg_22
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.551 r  CPU/execute/ALU/subbed1/i_/q_i_9__1/O
                         net (fo=6, routed)           0.831    29.381    CPU/execute/ALU/subbed1/q_reg_21
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    29.505 f  CPU/execute/ALU/subbed1/i_/q_i_7__2/O
                         net (fo=7, routed)           0.595    30.101    CPU/execute/ALU/subbed1/q_reg_18
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124    30.225 r  CPU/execute/ALU/subbed1/i_/q_i_22/O
                         net (fo=2, routed)           0.991    31.215    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.339 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.338    31.678    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.802 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=6, routed)           0.495    32.296    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124    32.420 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=46, routed)          1.528    33.948    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.124    34.072 r  CPU/holdIns/twentyseven/q_i_2__54_comp/O
                         net (fo=1, routed)           1.352    35.425    CPU/holdIns/twentyseven/q_i_2__54_n_0_repN
    SLICE_X19Y35         LUT6 (Prop_lut6_I5_O)        0.124    35.549 r  CPU/holdIns/twentyseven/q_i_1__160_comp/O
                         net (fo=1, routed)           0.000    35.549    CPU/resultreg/twentyfour/result[0]
    SLICE_X19Y35         FDCE                                         r  CPU/resultreg/twentyfour/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.684    20.106    CPU/resultreg/twentyfour/notClock
    SLICE_X19Y35         FDCE                                         r  CPU/resultreg/twentyfour/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X19Y35         FDCE (Setup_fdce_C_D)        0.032    20.370    CPU/resultreg/twentyfour/q_reg
  -------------------------------------------------------------------
                         required time                         20.370    
                         arrival time                         -35.549    
  -------------------------------------------------------------------
                         slack                                -15.179    

Slack (VIOLATED) :        -14.775ns  (required time - arrival time)
  Source:                 CPU/rs2reg/thirtyone/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/eleventh/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        24.792ns  (logic 4.642ns (18.723%)  route 20.150ns (81.277%))
  Logic Levels:           30  (LUT3=1 LUT4=1 LUT5=7 LUT6=21)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/rs2reg/thirtyone/notClock
    SLICE_X22Y31         FDCE                                         r  CPU/rs2reg/thirtyone/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/rs2reg/thirtyone/q_reg/Q
                         net (fo=82, routed)          1.018    11.887    CPU/rs2reg/twentyseven/q_reg_6
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.154    12.041 r  CPU/rs2reg/twentyseven/q_i_17__1_comp/O
                         net (fo=1, routed)           1.003    13.044    CPU/rs2reg/thirtyone/q_reg_2_repN_alias
    SLICE_X22Y34         LUT6 (Prop_lut6_I3_O)        0.327    13.371 r  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=3, routed)           1.195    14.567    CPU/holdIns/twentyseven/q_reg_1_alias_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.691 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=10, routed)          0.601    15.292    CPU/holdIns/twentythree/q_i_12__6
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.124    15.416 r  CPU/holdIns/twentythree/q_i_16__5/O
                         net (fo=1, routed)           1.160    16.576    CPU/holdIns/twentyseven/q_i_4__65_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.700 r  CPU/holdIns/twentyseven/q_i_8__13/O
                         net (fo=1, routed)           0.161    16.862    CPU/holdIns/twentyseven/q_i_8__13_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.986 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.794    17.779    CPU/md1/M1/reg3/eighth/q_reg_4_alias
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.903 r  CPU/md1/M1/reg3/eighth/q_i_2__93_comp/O
                         net (fo=3, routed)           0.831    18.734    CPU/md1/M1/reg3/ninth/q_reg_7
    SLICE_X24Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.858 r  CPU/md1/M1/reg3/ninth/q_i_3__10/O
                         net (fo=3, routed)           0.456    19.314    CPU/md1/M1/reg3/eighth/q_reg_13
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    19.438 r  CPU/md1/M1/reg3/eighth/q_i_6__2/O
                         net (fo=2, routed)           0.644    20.082    CPU/md1/M1/reg3/twentythree/q_reg_6_alias
    SLICE_X27Y37         LUT6 (Prop_lut6_I1_O)        0.124    20.206 r  CPU/md1/M1/reg3/twentythree/q_i_2__15_comp_4/O
                         net (fo=10, routed)          0.529    20.735    CPU/md1/M1/reg3/twentynine/q_i_7
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.859 r  CPU/md1/M1/reg3/twentynine/q_i_33/O
                         net (fo=2, routed)           0.356    21.215    CPU/md1/M1/reg3/twentythree/q_i_6__0_1
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.339 f  CPU/md1/M1/reg3/twentythree/q_i_14__0/O
                         net (fo=1, routed)           0.570    21.910    CPU/md1/M1/reg3/zero/q_i_2__97_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.034 r  CPU/md1/M1/reg3/zero/q_i_6__0/O
                         net (fo=1, routed)           1.137    23.171    CPU/md1/M1/reg3/twentynine/q_reg_8
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124    23.295 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.424    23.719    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.124    23.843 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.294    24.136    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.260 r  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.154    24.414    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.538 r  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=36, routed)          1.025    25.563    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124    25.687 r  CPU/holdIns/twentyseven/q_i_2__117/O
                         net (fo=22, routed)          0.879    26.566    CPU/execute/ALU/subbed1/useRS1[3]
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.124    26.690 r  CPU/execute/ALU/subbed1/i_/q_i_8__2/O
                         net (fo=2, routed)           0.446    27.136    CPU/execute/ALU/subbed1/q_reg_26
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.124    27.260 f  CPU/execute/ALU/subbed1/i_/q_i_6__2/O
                         net (fo=3, routed)           0.435    27.694    CPU/execute/ALU/subbed1/q_reg_25
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.818 f  CPU/execute/ALU/subbed1/i_/q_i_7__4/O
                         net (fo=2, routed)           0.167    27.985    CPU/execute/ALU/subbed1/q_reg_24
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.109 f  CPU/execute/ALU/subbed1/i_/q_i_5__8/O
                         net (fo=2, routed)           0.318    28.427    CPU/execute/ALU/subbed1/q_reg_22
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.551 r  CPU/execute/ALU/subbed1/i_/q_i_9__1/O
                         net (fo=6, routed)           0.831    29.381    CPU/execute/ALU/subbed1/q_reg_21
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    29.505 f  CPU/execute/ALU/subbed1/i_/q_i_7__2/O
                         net (fo=7, routed)           0.595    30.101    CPU/execute/ALU/subbed1/q_reg_18
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124    30.225 r  CPU/execute/ALU/subbed1/i_/q_i_22/O
                         net (fo=2, routed)           0.991    31.215    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.339 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.338    31.678    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.802 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=6, routed)           0.495    32.296    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124    32.420 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=46, routed)          1.138    33.559    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X16Y38         LUT5 (Prop_lut5_I3_O)        0.152    33.711 r  CPU/holdIns/twentyseven/q_i_2__103_comp_1/O
                         net (fo=1, routed)           1.166    34.876    CPU/holdIns/twentyseven/q_i_2__103_n_0_repN
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.326    35.202 r  CPU/holdIns/twentyseven/q_i_1__155_comp/O
                         net (fo=1, routed)           0.000    35.202    CPU/resultreg/eleventh/result[0]
    SLICE_X12Y35         FDCE                                         r  CPU/resultreg/eleventh/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.687    20.109    CPU/resultreg/eleventh/notClock
    SLICE_X12Y35         FDCE                                         r  CPU/resultreg/eleventh/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X12Y35         FDCE (Setup_fdce_C_D)        0.086    20.427    CPU/resultreg/eleventh/q_reg
  -------------------------------------------------------------------
                         required time                         20.427    
                         arrival time                         -35.202    
  -------------------------------------------------------------------
                         slack                                -14.775    

Slack (VIOLATED) :        -14.728ns  (required time - arrival time)
  Source:                 CPU/rs2reg/thirtyone/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/nineteenth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        24.695ns  (logic 4.412ns (17.866%)  route 20.283ns (82.134%))
  Logic Levels:           30  (LUT3=1 LUT4=1 LUT5=7 LUT6=21)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/rs2reg/thirtyone/notClock
    SLICE_X22Y31         FDCE                                         r  CPU/rs2reg/thirtyone/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/rs2reg/thirtyone/q_reg/Q
                         net (fo=82, routed)          1.018    11.887    CPU/rs2reg/twentyseven/q_reg_6
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.154    12.041 r  CPU/rs2reg/twentyseven/q_i_17__1_comp/O
                         net (fo=1, routed)           1.003    13.044    CPU/rs2reg/thirtyone/q_reg_2_repN_alias
    SLICE_X22Y34         LUT6 (Prop_lut6_I3_O)        0.327    13.371 r  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=3, routed)           1.195    14.567    CPU/holdIns/twentyseven/q_reg_1_alias_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.691 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=10, routed)          0.601    15.292    CPU/holdIns/twentythree/q_i_12__6
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.124    15.416 r  CPU/holdIns/twentythree/q_i_16__5/O
                         net (fo=1, routed)           1.160    16.576    CPU/holdIns/twentyseven/q_i_4__65_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.700 r  CPU/holdIns/twentyseven/q_i_8__13/O
                         net (fo=1, routed)           0.161    16.862    CPU/holdIns/twentyseven/q_i_8__13_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.986 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.794    17.779    CPU/md1/M1/reg3/eighth/q_reg_4_alias
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.903 r  CPU/md1/M1/reg3/eighth/q_i_2__93_comp/O
                         net (fo=3, routed)           0.831    18.734    CPU/md1/M1/reg3/ninth/q_reg_7
    SLICE_X24Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.858 r  CPU/md1/M1/reg3/ninth/q_i_3__10/O
                         net (fo=3, routed)           0.456    19.314    CPU/md1/M1/reg3/eighth/q_reg_13
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    19.438 r  CPU/md1/M1/reg3/eighth/q_i_6__2/O
                         net (fo=2, routed)           0.644    20.082    CPU/md1/M1/reg3/twentythree/q_reg_6_alias
    SLICE_X27Y37         LUT6 (Prop_lut6_I1_O)        0.124    20.206 r  CPU/md1/M1/reg3/twentythree/q_i_2__15_comp_4/O
                         net (fo=10, routed)          0.529    20.735    CPU/md1/M1/reg3/twentynine/q_i_7
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.859 r  CPU/md1/M1/reg3/twentynine/q_i_33/O
                         net (fo=2, routed)           0.356    21.215    CPU/md1/M1/reg3/twentythree/q_i_6__0_1
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.339 f  CPU/md1/M1/reg3/twentythree/q_i_14__0/O
                         net (fo=1, routed)           0.570    21.910    CPU/md1/M1/reg3/zero/q_i_2__97_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.034 r  CPU/md1/M1/reg3/zero/q_i_6__0/O
                         net (fo=1, routed)           1.137    23.171    CPU/md1/M1/reg3/twentynine/q_reg_8
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124    23.295 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.424    23.719    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.124    23.843 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.294    24.136    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.260 r  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.154    24.414    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.538 r  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=36, routed)          1.025    25.563    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124    25.687 r  CPU/holdIns/twentyseven/q_i_2__117/O
                         net (fo=22, routed)          0.879    26.566    CPU/execute/ALU/subbed1/useRS1[3]
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.124    26.690 r  CPU/execute/ALU/subbed1/i_/q_i_8__2/O
                         net (fo=2, routed)           0.446    27.136    CPU/execute/ALU/subbed1/q_reg_26
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.124    27.260 f  CPU/execute/ALU/subbed1/i_/q_i_6__2/O
                         net (fo=3, routed)           0.435    27.694    CPU/execute/ALU/subbed1/q_reg_25
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.818 f  CPU/execute/ALU/subbed1/i_/q_i_7__4/O
                         net (fo=2, routed)           0.167    27.985    CPU/execute/ALU/subbed1/q_reg_24
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.109 f  CPU/execute/ALU/subbed1/i_/q_i_5__8/O
                         net (fo=2, routed)           0.318    28.427    CPU/execute/ALU/subbed1/q_reg_22
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.551 r  CPU/execute/ALU/subbed1/i_/q_i_9__1/O
                         net (fo=6, routed)           0.831    29.381    CPU/execute/ALU/subbed1/q_reg_21
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    29.505 f  CPU/execute/ALU/subbed1/i_/q_i_7__2/O
                         net (fo=7, routed)           0.595    30.101    CPU/execute/ALU/subbed1/q_reg_18
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124    30.225 r  CPU/execute/ALU/subbed1/i_/q_i_22/O
                         net (fo=2, routed)           0.991    31.215    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.339 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.338    31.678    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.802 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=6, routed)           0.495    32.296    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124    32.420 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=46, routed)          1.317    33.737    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X35Y35         LUT5 (Prop_lut5_I3_O)        0.124    33.861 r  CPU/holdIns/twentyseven/q_i_2__44_comp_1/O
                         net (fo=1, routed)           1.120    34.981    CPU/holdIns/twentyseven/q_i_2__44_n_0_repN
    SLICE_X16Y39         LUT6 (Prop_lut6_I2_O)        0.124    35.105 r  CPU/holdIns/twentyseven/q_i_1__159_comp_1/O
                         net (fo=1, routed)           0.000    35.105    CPU/resultreg/nineteenth/result[0]
    SLICE_X16Y39         FDCE                                         r  CPU/resultreg/nineteenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.687    20.109    CPU/resultreg/nineteenth/notClock
    SLICE_X16Y39         FDCE                                         r  CPU/resultreg/nineteenth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X16Y39         FDCE (Setup_fdce_C_D)        0.035    20.376    CPU/resultreg/nineteenth/q_reg
  -------------------------------------------------------------------
                         required time                         20.376    
                         arrival time                         -35.105    
  -------------------------------------------------------------------
                         slack                                -14.728    

Slack (VIOLATED) :        -14.691ns  (required time - arrival time)
  Source:                 CPU/rs2reg/thirtyone/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twelfth/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        24.656ns  (logic 4.412ns (17.894%)  route 20.244ns (82.106%))
  Logic Levels:           30  (LUT3=1 LUT4=1 LUT5=7 LUT6=21)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 20.109 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/rs2reg/thirtyone/notClock
    SLICE_X22Y31         FDCE                                         r  CPU/rs2reg/thirtyone/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/rs2reg/thirtyone/q_reg/Q
                         net (fo=82, routed)          1.018    11.887    CPU/rs2reg/twentyseven/q_reg_6
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.154    12.041 r  CPU/rs2reg/twentyseven/q_i_17__1_comp/O
                         net (fo=1, routed)           1.003    13.044    CPU/rs2reg/thirtyone/q_reg_2_repN_alias
    SLICE_X22Y34         LUT6 (Prop_lut6_I3_O)        0.327    13.371 r  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=3, routed)           1.195    14.567    CPU/holdIns/twentyseven/q_reg_1_alias_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.691 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=10, routed)          0.601    15.292    CPU/holdIns/twentythree/q_i_12__6
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.124    15.416 r  CPU/holdIns/twentythree/q_i_16__5/O
                         net (fo=1, routed)           1.160    16.576    CPU/holdIns/twentyseven/q_i_4__65_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.700 r  CPU/holdIns/twentyseven/q_i_8__13/O
                         net (fo=1, routed)           0.161    16.862    CPU/holdIns/twentyseven/q_i_8__13_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.986 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.794    17.779    CPU/md1/M1/reg3/eighth/q_reg_4_alias
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.903 r  CPU/md1/M1/reg3/eighth/q_i_2__93_comp/O
                         net (fo=3, routed)           0.831    18.734    CPU/md1/M1/reg3/ninth/q_reg_7
    SLICE_X24Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.858 r  CPU/md1/M1/reg3/ninth/q_i_3__10/O
                         net (fo=3, routed)           0.456    19.314    CPU/md1/M1/reg3/eighth/q_reg_13
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    19.438 r  CPU/md1/M1/reg3/eighth/q_i_6__2/O
                         net (fo=2, routed)           0.644    20.082    CPU/md1/M1/reg3/twentythree/q_reg_6_alias
    SLICE_X27Y37         LUT6 (Prop_lut6_I1_O)        0.124    20.206 r  CPU/md1/M1/reg3/twentythree/q_i_2__15_comp_4/O
                         net (fo=10, routed)          0.529    20.735    CPU/md1/M1/reg3/twentynine/q_i_7
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.859 r  CPU/md1/M1/reg3/twentynine/q_i_33/O
                         net (fo=2, routed)           0.356    21.215    CPU/md1/M1/reg3/twentythree/q_i_6__0_1
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.339 f  CPU/md1/M1/reg3/twentythree/q_i_14__0/O
                         net (fo=1, routed)           0.570    21.910    CPU/md1/M1/reg3/zero/q_i_2__97_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.034 r  CPU/md1/M1/reg3/zero/q_i_6__0/O
                         net (fo=1, routed)           1.137    23.171    CPU/md1/M1/reg3/twentynine/q_reg_8
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124    23.295 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.424    23.719    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.124    23.843 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.294    24.136    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.260 r  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.154    24.414    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.538 r  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=36, routed)          1.025    25.563    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124    25.687 r  CPU/holdIns/twentyseven/q_i_2__117/O
                         net (fo=22, routed)          0.879    26.566    CPU/execute/ALU/subbed1/useRS1[3]
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.124    26.690 r  CPU/execute/ALU/subbed1/i_/q_i_8__2/O
                         net (fo=2, routed)           0.446    27.136    CPU/execute/ALU/subbed1/q_reg_26
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.124    27.260 f  CPU/execute/ALU/subbed1/i_/q_i_6__2/O
                         net (fo=3, routed)           0.435    27.694    CPU/execute/ALU/subbed1/q_reg_25
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.818 f  CPU/execute/ALU/subbed1/i_/q_i_7__4/O
                         net (fo=2, routed)           0.167    27.985    CPU/execute/ALU/subbed1/q_reg_24
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.109 f  CPU/execute/ALU/subbed1/i_/q_i_5__8/O
                         net (fo=2, routed)           0.318    28.427    CPU/execute/ALU/subbed1/q_reg_22
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.551 r  CPU/execute/ALU/subbed1/i_/q_i_9__1/O
                         net (fo=6, routed)           0.831    29.381    CPU/execute/ALU/subbed1/q_reg_21
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    29.505 f  CPU/execute/ALU/subbed1/i_/q_i_7__2/O
                         net (fo=7, routed)           0.595    30.101    CPU/execute/ALU/subbed1/q_reg_18
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124    30.225 r  CPU/execute/ALU/subbed1/i_/q_i_22/O
                         net (fo=2, routed)           0.991    31.215    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.339 f  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.338    31.678    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.802 f  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=6, routed)           0.458    32.260    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    32.384 f  CPU/holdIns/twentyseven/q_i_3__94/O
                         net (fo=32, routed)          1.634    34.018    CPU/holdIns/twentyseven/q_i_3__94_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.124    34.142 r  CPU/holdIns/twentyseven/q_i_3__85/O
                         net (fo=1, routed)           0.800    34.942    CPU/holdIns/twentyseven/q_i_3__85_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I5_O)        0.124    35.066 r  CPU/holdIns/twentyseven/q_i_1__169/O
                         net (fo=1, routed)           0.000    35.066    CPU/resultreg/twelfth/result[0]
    SLICE_X13Y35         FDCE                                         r  CPU/resultreg/twelfth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.687    20.109    CPU/resultreg/twelfth/notClock
    SLICE_X13Y35         FDCE                                         r  CPU/resultreg/twelfth/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X13Y35         FDCE (Setup_fdce_C_D)        0.034    20.375    CPU/resultreg/twelfth/q_reg
  -------------------------------------------------------------------
                         required time                         20.375    
                         arrival time                         -35.066    
  -------------------------------------------------------------------
                         slack                                -14.691    

Slack (VIOLATED) :        -14.668ns  (required time - arrival time)
  Source:                 CPU/rs2reg/thirtyone/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twentyseven/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        24.644ns  (logic 4.412ns (17.903%)  route 20.232ns (82.097%))
  Logic Levels:           30  (LUT3=1 LUT4=1 LUT5=8 LUT6=20)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 20.105 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/rs2reg/thirtyone/notClock
    SLICE_X22Y31         FDCE                                         r  CPU/rs2reg/thirtyone/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/rs2reg/thirtyone/q_reg/Q
                         net (fo=82, routed)          1.018    11.887    CPU/rs2reg/twentyseven/q_reg_6
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.154    12.041 r  CPU/rs2reg/twentyseven/q_i_17__1_comp/O
                         net (fo=1, routed)           1.003    13.044    CPU/rs2reg/thirtyone/q_reg_2_repN_alias
    SLICE_X22Y34         LUT6 (Prop_lut6_I3_O)        0.327    13.371 r  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=3, routed)           1.195    14.567    CPU/holdIns/twentyseven/q_reg_1_alias_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.691 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=10, routed)          0.601    15.292    CPU/holdIns/twentythree/q_i_12__6
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.124    15.416 r  CPU/holdIns/twentythree/q_i_16__5/O
                         net (fo=1, routed)           1.160    16.576    CPU/holdIns/twentyseven/q_i_4__65_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.700 r  CPU/holdIns/twentyseven/q_i_8__13/O
                         net (fo=1, routed)           0.161    16.862    CPU/holdIns/twentyseven/q_i_8__13_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.986 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.794    17.779    CPU/md1/M1/reg3/eighth/q_reg_4_alias
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.903 r  CPU/md1/M1/reg3/eighth/q_i_2__93_comp/O
                         net (fo=3, routed)           0.831    18.734    CPU/md1/M1/reg3/ninth/q_reg_7
    SLICE_X24Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.858 r  CPU/md1/M1/reg3/ninth/q_i_3__10/O
                         net (fo=3, routed)           0.456    19.314    CPU/md1/M1/reg3/eighth/q_reg_13
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    19.438 r  CPU/md1/M1/reg3/eighth/q_i_6__2/O
                         net (fo=2, routed)           0.644    20.082    CPU/md1/M1/reg3/twentythree/q_reg_6_alias
    SLICE_X27Y37         LUT6 (Prop_lut6_I1_O)        0.124    20.206 r  CPU/md1/M1/reg3/twentythree/q_i_2__15_comp_4/O
                         net (fo=10, routed)          0.529    20.735    CPU/md1/M1/reg3/twentynine/q_i_7
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.859 r  CPU/md1/M1/reg3/twentynine/q_i_33/O
                         net (fo=2, routed)           0.356    21.215    CPU/md1/M1/reg3/twentythree/q_i_6__0_1
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.339 f  CPU/md1/M1/reg3/twentythree/q_i_14__0/O
                         net (fo=1, routed)           0.570    21.910    CPU/md1/M1/reg3/zero/q_i_2__97_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.034 r  CPU/md1/M1/reg3/zero/q_i_6__0/O
                         net (fo=1, routed)           1.137    23.171    CPU/md1/M1/reg3/twentynine/q_reg_8
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124    23.295 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.424    23.719    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.124    23.843 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.294    24.136    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.260 r  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.154    24.414    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.538 r  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=36, routed)          1.025    25.563    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124    25.687 r  CPU/holdIns/twentyseven/q_i_2__117/O
                         net (fo=22, routed)          0.879    26.566    CPU/execute/ALU/subbed1/useRS1[3]
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.124    26.690 r  CPU/execute/ALU/subbed1/i_/q_i_8__2/O
                         net (fo=2, routed)           0.446    27.136    CPU/execute/ALU/subbed1/q_reg_26
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.124    27.260 f  CPU/execute/ALU/subbed1/i_/q_i_6__2/O
                         net (fo=3, routed)           0.435    27.694    CPU/execute/ALU/subbed1/q_reg_25
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.818 f  CPU/execute/ALU/subbed1/i_/q_i_7__4/O
                         net (fo=2, routed)           0.167    27.985    CPU/execute/ALU/subbed1/q_reg_24
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.109 f  CPU/execute/ALU/subbed1/i_/q_i_5__8/O
                         net (fo=2, routed)           0.318    28.427    CPU/execute/ALU/subbed1/q_reg_22
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.551 r  CPU/execute/ALU/subbed1/i_/q_i_9__1/O
                         net (fo=6, routed)           0.831    29.381    CPU/execute/ALU/subbed1/q_reg_21
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    29.505 f  CPU/execute/ALU/subbed1/i_/q_i_7__2/O
                         net (fo=7, routed)           0.595    30.101    CPU/execute/ALU/subbed1/q_reg_18
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124    30.225 r  CPU/execute/ALU/subbed1/i_/q_i_22/O
                         net (fo=2, routed)           0.991    31.215    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.339 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.338    31.678    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.802 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=6, routed)           0.458    32.260    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.124    32.384 r  CPU/holdIns/twentyseven/q_i_3__94/O
                         net (fo=32, routed)          1.203    33.587    CPU/execute/ALU/mux1/final/q_i_3__94_n_0_alias
    SLICE_X20Y44         LUT5 (Prop_lut5_I3_O)        0.124    33.711 r  CPU/execute/ALU/mux1/final/q_i_4__6_comp_1/O
                         net (fo=1, routed)           1.219    34.930    CPU/holdIns/twentyseven/result1[14]_repN_alias
    SLICE_X20Y34         LUT6 (Prop_lut6_I5_O)        0.124    35.054 r  CPU/holdIns/twentyseven/q_i_1__163_comp/O
                         net (fo=1, routed)           0.000    35.054    CPU/resultreg/twentyseven/result[0]
    SLICE_X20Y34         FDCE                                         r  CPU/resultreg/twentyseven/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.683    20.105    CPU/resultreg/twentyseven/notClock
    SLICE_X20Y34         FDCE                                         r  CPU/resultreg/twentyseven/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.284    20.390    
                         clock uncertainty           -0.035    20.354    
    SLICE_X20Y34         FDCE (Setup_fdce_C_D)        0.032    20.386    CPU/resultreg/twentyseven/q_reg
  -------------------------------------------------------------------
                         required time                         20.386    
                         arrival time                         -35.054    
  -------------------------------------------------------------------
                         slack                                -14.668    

Slack (VIOLATED) :        -14.593ns  (required time - arrival time)
  Source:                 CPU/rs2reg/thirtyone/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/resultreg/twenty/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        24.558ns  (logic 4.412ns (17.966%)  route 20.146ns (82.034%))
  Logic Levels:           30  (LUT3=1 LUT4=2 LUT5=6 LUT6=21)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 20.110 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/rs2reg/thirtyone/notClock
    SLICE_X22Y31         FDCE                                         r  CPU/rs2reg/thirtyone/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/rs2reg/thirtyone/q_reg/Q
                         net (fo=82, routed)          1.018    11.887    CPU/rs2reg/twentyseven/q_reg_6
    SLICE_X28Y32         LUT3 (Prop_lut3_I2_O)        0.154    12.041 r  CPU/rs2reg/twentyseven/q_i_17__1_comp/O
                         net (fo=1, routed)           1.003    13.044    CPU/rs2reg/thirtyone/q_reg_2_repN_alias
    SLICE_X22Y34         LUT6 (Prop_lut6_I3_O)        0.327    13.371 r  CPU/rs2reg/thirtyone/q_i_8__15_comp/O
                         net (fo=3, routed)           1.195    14.567    CPU/holdIns/twentyseven/q_reg_1_alias_1
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.124    14.691 r  CPU/holdIns/twentyseven/q_i_2__99_comp/O
                         net (fo=10, routed)          0.601    15.292    CPU/holdIns/twentythree/q_i_12__6
    SLICE_X31Y38         LUT5 (Prop_lut5_I2_O)        0.124    15.416 r  CPU/holdIns/twentythree/q_i_16__5/O
                         net (fo=1, routed)           1.160    16.576    CPU/holdIns/twentyseven/q_i_4__65_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I1_O)        0.124    16.700 r  CPU/holdIns/twentyseven/q_i_8__13/O
                         net (fo=1, routed)           0.161    16.862    CPU/holdIns/twentyseven/q_i_8__13_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.986 r  CPU/holdIns/twentyseven/q_i_4__65/O
                         net (fo=35, routed)          0.794    17.779    CPU/md1/M1/reg3/eighth/q_reg_4_alias
    SLICE_X24Y40         LUT6 (Prop_lut6_I4_O)        0.124    17.903 r  CPU/md1/M1/reg3/eighth/q_i_2__93_comp/O
                         net (fo=3, routed)           0.831    18.734    CPU/md1/M1/reg3/ninth/q_reg_7
    SLICE_X24Y38         LUT5 (Prop_lut5_I1_O)        0.124    18.858 r  CPU/md1/M1/reg3/ninth/q_i_3__10/O
                         net (fo=3, routed)           0.456    19.314    CPU/md1/M1/reg3/eighth/q_reg_13
    SLICE_X24Y38         LUT6 (Prop_lut6_I3_O)        0.124    19.438 r  CPU/md1/M1/reg3/eighth/q_i_6__2/O
                         net (fo=2, routed)           0.644    20.082    CPU/md1/M1/reg3/twentythree/q_reg_6_alias
    SLICE_X27Y37         LUT6 (Prop_lut6_I1_O)        0.124    20.206 r  CPU/md1/M1/reg3/twentythree/q_i_2__15_comp_4/O
                         net (fo=10, routed)          0.529    20.735    CPU/md1/M1/reg3/twentynine/q_i_7
    SLICE_X30Y36         LUT6 (Prop_lut6_I1_O)        0.124    20.859 r  CPU/md1/M1/reg3/twentynine/q_i_33/O
                         net (fo=2, routed)           0.356    21.215    CPU/md1/M1/reg3/twentythree/q_i_6__0_1
    SLICE_X31Y36         LUT6 (Prop_lut6_I3_O)        0.124    21.339 f  CPU/md1/M1/reg3/twentythree/q_i_14__0/O
                         net (fo=1, routed)           0.570    21.910    CPU/md1/M1/reg3/zero/q_i_2__97_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.124    22.034 r  CPU/md1/M1/reg3/zero/q_i_6__0/O
                         net (fo=1, routed)           1.137    23.171    CPU/md1/M1/reg3/twentynine/q_reg_8
    SLICE_X25Y35         LUT6 (Prop_lut6_I2_O)        0.124    23.295 r  CPU/md1/M1/reg3/twentynine/q_i_2__97/O
                         net (fo=5, routed)           0.424    23.719    CPU/holdIns/twentyseven/q_reg_145
    SLICE_X25Y34         LUT4 (Prop_lut4_I0_O)        0.124    23.843 r  CPU/holdIns/twentyseven/q_i_1__164/O
                         net (fo=2, routed)           0.294    24.136    CPU/holdIns/twentysix/q_i_5__37_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.260 r  CPU/holdIns/twentysix/q_i_12__6/O
                         net (fo=1, routed)           0.154    24.414    CPU/holdIns/nineteenth/q_i_3__106_0
    SLICE_X27Y34         LUT6 (Prop_lut6_I5_O)        0.124    24.538 r  CPU/holdIns/nineteenth/q_i_5__37/O
                         net (fo=36, routed)          1.025    25.563    CPU/holdIns/twentyseven/q_reg_113
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.124    25.687 r  CPU/holdIns/twentyseven/q_i_2__117/O
                         net (fo=22, routed)          0.879    26.566    CPU/execute/ALU/subbed1/useRS1[3]
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.124    26.690 r  CPU/execute/ALU/subbed1/i_/q_i_8__2/O
                         net (fo=2, routed)           0.446    27.136    CPU/execute/ALU/subbed1/q_reg_26
    SLICE_X17Y41         LUT5 (Prop_lut5_I0_O)        0.124    27.260 f  CPU/execute/ALU/subbed1/i_/q_i_6__2/O
                         net (fo=3, routed)           0.435    27.694    CPU/execute/ALU/subbed1/q_reg_25
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    27.818 f  CPU/execute/ALU/subbed1/i_/q_i_7__4/O
                         net (fo=2, routed)           0.167    27.985    CPU/execute/ALU/subbed1/q_reg_24
    SLICE_X19Y41         LUT6 (Prop_lut6_I5_O)        0.124    28.109 f  CPU/execute/ALU/subbed1/i_/q_i_5__8/O
                         net (fo=2, routed)           0.318    28.427    CPU/execute/ALU/subbed1/q_reg_22
    SLICE_X20Y41         LUT5 (Prop_lut5_I4_O)        0.124    28.551 r  CPU/execute/ALU/subbed1/i_/q_i_9__1/O
                         net (fo=6, routed)           0.831    29.381    CPU/execute/ALU/subbed1/q_reg_21
    SLICE_X28Y35         LUT6 (Prop_lut6_I2_O)        0.124    29.505 f  CPU/execute/ALU/subbed1/i_/q_i_7__2/O
                         net (fo=7, routed)           0.595    30.101    CPU/execute/ALU/subbed1/q_reg_18
    SLICE_X29Y31         LUT6 (Prop_lut6_I4_O)        0.124    30.225 r  CPU/execute/ALU/subbed1/i_/q_i_22/O
                         net (fo=2, routed)           0.991    31.215    CPU/execute/ALU/subbed1/q_reg_0
    SLICE_X25Y32         LUT6 (Prop_lut6_I0_O)        0.124    31.339 r  CPU/execute/ALU/subbed1/q_i_9/O
                         net (fo=1, routed)           0.338    31.678    CPU/holdIns/twentyseven/q_reg_196
    SLICE_X25Y33         LUT5 (Prop_lut5_I0_O)        0.124    31.802 r  CPU/holdIns/twentyseven/q_i_4__64/O
                         net (fo=6, routed)           0.495    32.296    CPU/holdIns/twentyseven/q_reg_83
    SLICE_X21Y34         LUT6 (Prop_lut6_I5_O)        0.124    32.420 r  CPU/holdIns/twentyseven/q_i_2__145/O
                         net (fo=46, routed)          1.486    33.906    CPU/holdIns/twentyseven/q_i_2__145_n_0
    SLICE_X12Y38         LUT4 (Prop_lut4_I2_O)        0.124    34.030 r  CPU/holdIns/twentyseven/q_i_2__42_comp/O
                         net (fo=1, routed)           0.813    34.844    CPU/holdIns/twentyseven/q_i_2__42_n_0_repN
    SLICE_X15Y37         LUT6 (Prop_lut6_I2_O)        0.124    34.968 r  CPU/holdIns/twentyseven/q_i_1__173_comp_1/O
                         net (fo=1, routed)           0.000    34.968    CPU/resultreg/twenty/result[0]
    SLICE_X15Y37         FDCE                                         r  CPU/resultreg/twenty/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.688    20.110    CPU/resultreg/twenty/notClock
    SLICE_X15Y37         FDCE                                         r  CPU/resultreg/twenty/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.378    
                         clock uncertainty           -0.035    20.342    
    SLICE_X15Y37         FDCE (Setup_fdce_C_D)        0.032    20.374    CPU/resultreg/twenty/q_reg
  -------------------------------------------------------------------
                         required time                         20.374    
                         arrival time                         -34.968    
  -------------------------------------------------------------------
                         slack                                -14.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CPU/resultreg/twentyfour/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/twentyfour/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.302%)  route 0.128ns (46.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 7.075 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.636     6.556    CPU/resultreg/twentyfour/notClock
    SLICE_X19Y35         FDCE                                         r  CPU/resultreg/twentyfour/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.146     6.702 r  CPU/resultreg/twentyfour/q_reg/Q
                         net (fo=2, routed)           0.128     6.830    CPU/saveResultreg/twentyfour/q_reg_0
    SLICE_X20Y34         FDCE                                         r  CPU/saveResultreg/twentyfour/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.910     7.075    CPU/saveResultreg/twentyfour/notClock
    SLICE_X20Y34         FDCE                                         r  CPU/saveResultreg/twentyfour/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.592    
    SLICE_X20Y34         FDCE (Hold_fdce_C_D)         0.079     6.671    CPU/saveResultreg/twentyfour/q_reg
  -------------------------------------------------------------------
                         required time                         -6.671    
                         arrival time                           6.830    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CPU/resultreg/twentyeight/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/twentyeight/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.257%)  route 0.128ns (46.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 7.074 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.636     6.556    CPU/resultreg/twentyeight/notClock
    SLICE_X20Y34         FDCE                                         r  CPU/resultreg/twentyeight/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDCE (Prop_fdce_C_Q)         0.146     6.702 r  CPU/resultreg/twentyeight/q_reg/Q
                         net (fo=2, routed)           0.128     6.830    CPU/saveResultreg/twentyeight/q_reg_0
    SLICE_X24Y34         FDCE                                         r  CPU/saveResultreg/twentyeight/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.909     7.074    CPU/saveResultreg/twentyeight/notClock
    SLICE_X24Y34         FDCE                                         r  CPU/saveResultreg/twentyeight/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.591    
    SLICE_X24Y34         FDCE (Hold_fdce_C_D)         0.073     6.664    CPU/saveResultreg/twentyeight/q_reg
  -------------------------------------------------------------------
                         required time                         -6.664    
                         arrival time                           6.830    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 CPU/resultreg/twentysix/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/twentysix/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (56.021%)  route 0.115ns (43.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 7.075 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.635     6.555    CPU/resultreg/twentysix/notClock
    SLICE_X24Y35         FDCE                                         r  CPU/resultreg/twentysix/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDCE (Prop_fdce_C_Q)         0.146     6.701 r  CPU/resultreg/twentysix/q_reg/Q
                         net (fo=2, routed)           0.115     6.816    CPU/saveResultreg/twentysix/q_reg_0
    SLICE_X27Y35         FDCE                                         r  CPU/saveResultreg/twentysix/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.910     7.075    CPU/saveResultreg/twentysix/notClock
    SLICE_X27Y35         FDCE                                         r  CPU/saveResultreg/twentysix/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505     6.570    
    SLICE_X27Y35         FDCE (Hold_fdce_C_D)         0.078     6.648    CPU/saveResultreg/twentysix/q_reg
  -------------------------------------------------------------------
                         required time                         -6.648    
                         arrival time                           6.816    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 CPU/resultreg/thirtyone/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/thirtyone/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.226%)  route 0.128ns (46.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 7.074 - 5.000 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 6.555 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.635     6.555    CPU/resultreg/thirtyone/notClock
    SLICE_X25Y34         FDCE                                         r  CPU/resultreg/thirtyone/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDCE (Prop_fdce_C_Q)         0.146     6.701 r  CPU/resultreg/thirtyone/q_reg/Q
                         net (fo=2, routed)           0.128     6.829    CPU/saveResultreg/thirtyone/q_reg_0
    SLICE_X24Y34         FDCE                                         r  CPU/saveResultreg/thirtyone/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.909     7.074    CPU/saveResultreg/thirtyone/notClock
    SLICE_X24Y34         FDCE                                         r  CPU/saveResultreg/thirtyone/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.568    
    SLICE_X24Y34         FDCE (Hold_fdce_C_D)         0.077     6.645    CPU/saveResultreg/thirtyone/q_reg
  -------------------------------------------------------------------
                         required time                         -6.645    
                         arrival time                           6.829    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CPU/md1/D1/reg3/sixteenth/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/D1/reg3/seventeenth/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.300ns  (logic 0.191ns (63.653%)  route 0.109ns (36.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 7.075 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.636     6.556    CPU/md1/D1/reg3/sixteenth/notClock
    SLICE_X19Y34         FDRE                                         r  CPU/md1/D1/reg3/sixteenth/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDRE (Prop_fdre_C_Q)         0.146     6.702 r  CPU/md1/D1/reg3/sixteenth/q_reg/Q
                         net (fo=3, routed)           0.109     6.811    CPU/md1/D1/reg3/twentyeight/q_reg_9[7]
    SLICE_X18Y34         LUT5 (Prop_lut5_I3_O)        0.045     6.856 r  CPU/md1/D1/reg3/twentyeight/q_i_1__68/O
                         net (fo=1, routed)           0.000     6.856    CPU/md1/D1/reg3/seventeenth/inter2_32[0]
    SLICE_X18Y34         FDRE                                         r  CPU/md1/D1/reg3/seventeenth/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.910     7.075    CPU/md1/D1/reg3/seventeenth/notClock
    SLICE_X18Y34         FDRE                                         r  CPU/md1/D1/reg3/seventeenth/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.569    
    SLICE_X18Y34         FDRE (Hold_fdre_C_D)         0.098     6.667    CPU/md1/D1/reg3/seventeenth/q_reg
  -------------------------------------------------------------------
                         required time                         -6.667    
                         arrival time                           6.856    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CPU/instruction1/twentynine/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/instruction2/twentynine/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.386%)  route 0.122ns (45.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.560ns = ( 6.560 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.640     6.560    CPU/instruction1/twentynine/notClock
    SLICE_X20Y43         FDCE                                         r  CPU/instruction1/twentynine/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDCE (Prop_fdce_C_Q)         0.146     6.706 r  CPU/instruction1/twentynine/q_reg/Q
                         net (fo=2, routed)           0.122     6.828    CPU/instruction2/twentynine/memInstruction[0]
    SLICE_X20Y43         FDCE                                         r  CPU/instruction2/twentynine/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.916     7.081    CPU/instruction2/twentynine/notClock
    SLICE_X20Y43         FDCE                                         r  CPU/instruction2/twentynine/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.521     6.560    
    SLICE_X20Y43         FDCE (Hold_fdce_C_D)         0.077     6.637    CPU/instruction2/twentynine/q_reg
  -------------------------------------------------------------------
                         required time                         -6.637    
                         arrival time                           6.828    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 CPU/resultreg/twentyfive/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/twentyfive/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.352%)  route 0.123ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 7.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.636     6.556    CPU/resultreg/twentyfive/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/resultreg/twentyfive/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDCE (Prop_fdce_C_Q)         0.146     6.702 r  CPU/resultreg/twentyfive/q_reg/Q
                         net (fo=2, routed)           0.123     6.825    CPU/saveResultreg/twentyfive/q_reg_0
    SLICE_X22Y35         FDCE                                         r  CPU/saveResultreg/twentyfive/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.911     7.076    CPU/saveResultreg/twentyfive/notClock
    SLICE_X22Y35         FDCE                                         r  CPU/saveResultreg/twentyfive/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.520     6.556    
    SLICE_X22Y35         FDCE (Hold_fdce_C_D)         0.077     6.633    CPU/saveResultreg/twentyfive/q_reg
  -------------------------------------------------------------------
                         required time                         -6.633    
                         arrival time                           6.825    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CPU/resultreg/second/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/second/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.214%)  route 0.128ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 7.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.636     6.556    CPU/resultreg/second/notClock
    SLICE_X17Y35         FDCE                                         r  CPU/resultreg/second/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.146     6.702 r  CPU/resultreg/second/q_reg/Q
                         net (fo=2, routed)           0.128     6.830    CPU/saveResultreg/second/q_reg_0
    SLICE_X17Y35         FDCE                                         r  CPU/saveResultreg/second/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.911     7.076    CPU/saveResultreg/second/notClock
    SLICE_X17Y35         FDCE                                         r  CPU/saveResultreg/second/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.520     6.556    
    SLICE_X17Y35         FDCE (Hold_fdce_C_D)         0.077     6.633    CPU/saveResultreg/second/q_reg
  -------------------------------------------------------------------
                         required time                         -6.633    
                         arrival time                           6.830    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 CPU/resultreg/twentynine/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/twentynine/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.274ns  (logic 0.146ns (53.214%)  route 0.128ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 7.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.556ns = ( 6.556 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.636     6.556    CPU/resultreg/twentynine/notClock
    SLICE_X23Y35         FDCE                                         r  CPU/resultreg/twentynine/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDCE (Prop_fdce_C_Q)         0.146     6.702 r  CPU/resultreg/twentynine/q_reg/Q
                         net (fo=2, routed)           0.128     6.830    CPU/saveResultreg/twentynine/q_reg_0
    SLICE_X23Y35         FDCE                                         r  CPU/saveResultreg/twentynine/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.911     7.076    CPU/saveResultreg/twentynine/notClock
    SLICE_X23Y35         FDCE                                         r  CPU/saveResultreg/twentynine/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.520     6.556    
    SLICE_X23Y35         FDCE (Hold_fdce_C_D)         0.073     6.629    CPU/saveResultreg/twentynine/q_reg
  -------------------------------------------------------------------
                         required time                         -6.629    
                         arrival time                           6.830    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CPU/resultreg/twentythree/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/saveResultreg/twentythree/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.315ns  (logic 0.146ns (46.404%)  route 0.169ns (53.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns = ( 7.076 - 5.000 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 6.557 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.637     6.557    CPU/resultreg/twentythree/notClock
    SLICE_X18Y37         FDCE                                         r  CPU/resultreg/twentythree/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDCE (Prop_fdce_C_Q)         0.146     6.703 r  CPU/resultreg/twentythree/q_reg/Q
                         net (fo=2, routed)           0.169     6.872    CPU/saveResultreg/twentythree/q_reg_0
    SLICE_X22Y36         FDCE                                         r  CPU/saveResultreg/twentythree/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.911     7.076    CPU/saveResultreg/twentythree/notClock
    SLICE_X22Y36         FDCE                                         r  CPU/saveResultreg/twentythree/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.593    
    SLICE_X22Y36         FDCE (Hold_fdce_C_D)         0.077     6.670    CPU/saveResultreg/twentythree/q_reg
  -------------------------------------------------------------------
                         required time                         -6.670    
                         arrival time                           6.872    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y38    CPU/holdIns/eighteenth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X18Y43    CPU/holdIns/first/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X20Y31    CPU/holdIns/fourth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y37    CPU/holdIns/nineteenth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y32    CPU/holdIns/second/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y37    CPU/holdIns/seventeenth/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y31    CPU/holdIns/third/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37    CPU/holdIns/twenty/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y39    CPU/holdIns/twentyfive/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y38    CPU/holdIns/eighteenth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y38    CPU/holdIns/eighteenth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y43    CPU/holdIns/first/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y43    CPU/holdIns/first/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y31    CPU/holdIns/fourth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y31    CPU/holdIns/fourth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y37    CPU/holdIns/nineteenth/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y37    CPU/holdIns/nineteenth/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y32    CPU/holdIns/second/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y32    CPU/holdIns/second/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y38    CPU/holdIns/eighteenth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y38    CPU/holdIns/eighteenth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y43    CPU/holdIns/first/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X18Y43    CPU/holdIns/first/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y31    CPU/holdIns/fourth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X20Y31    CPU/holdIns/fourth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y37    CPU/holdIns/nineteenth/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y37    CPU/holdIns/nineteenth/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y32    CPU/holdIns/second/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y32    CPU/holdIns/second/q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 CPU/holdIns/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T1/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.187ns  (logic 0.583ns (18.294%)  route 2.604ns (81.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 20.102 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/holdIns/third/notClock
    SLICE_X23Y31         FDCE                                         r  CPU/holdIns/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/holdIns/third/q_reg/Q
                         net (fo=38, routed)          2.056    12.925    CPU/holdIns/third/q_reg_0
    SLICE_X30Y33         LUT5 (Prop_lut5_I1_O)        0.124    13.049 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.547    13.596    CPU/md1/C1/T1/flip1/ctrl
    SLICE_X31Y34         FDCE                                         f  CPU/md1/C1/T1/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.680    20.102    CPU/md1/C1/T1/flip1/notClock
    SLICE_X31Y34         FDCE                                         r  CPU/md1/C1/T1/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.370    
                         clock uncertainty           -0.035    20.334    
    SLICE_X31Y34         FDCE (Recov_fdce_C_CLR)     -0.402    19.932    CPU/md1/C1/T1/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 CPU/holdIns/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T2/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.187ns  (logic 0.583ns (18.294%)  route 2.604ns (81.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 20.102 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/holdIns/third/notClock
    SLICE_X23Y31         FDCE                                         r  CPU/holdIns/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/holdIns/third/q_reg/Q
                         net (fo=38, routed)          2.056    12.925    CPU/holdIns/third/q_reg_0
    SLICE_X30Y33         LUT5 (Prop_lut5_I1_O)        0.124    13.049 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.547    13.596    CPU/md1/C1/T2/flip1/ctrl
    SLICE_X31Y34         FDCE                                         f  CPU/md1/C1/T2/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.680    20.102    CPU/md1/C1/T2/flip1/notClock
    SLICE_X31Y34         FDCE                                         r  CPU/md1/C1/T2/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.370    
                         clock uncertainty           -0.035    20.334    
    SLICE_X31Y34         FDCE (Recov_fdce_C_CLR)     -0.402    19.932    CPU/md1/C1/T2/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 CPU/holdIns/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T3/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.228ns  (logic 0.583ns (18.062%)  route 2.645ns (81.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 20.101 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/holdIns/third/notClock
    SLICE_X23Y31         FDCE                                         r  CPU/holdIns/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/holdIns/third/q_reg/Q
                         net (fo=38, routed)          2.056    12.925    CPU/holdIns/third/q_reg_0
    SLICE_X30Y33         LUT5 (Prop_lut5_I1_O)        0.124    13.049 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.588    13.637    CPU/md1/C1/T3/flip1/ctrl
    SLICE_X30Y33         FDCE                                         f  CPU/md1/C1/T3/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.679    20.101    CPU/md1/C1/T3/flip1/notClock
    SLICE_X30Y33         FDCE                                         r  CPU/md1/C1/T3/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.369    
                         clock uncertainty           -0.035    20.333    
    SLICE_X30Y33         FDCE (Recov_fdce_C_CLR)     -0.314    20.019    CPU/md1/C1/T3/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         20.019    
                         arrival time                         -13.637    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 CPU/holdIns/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T4/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.228ns  (logic 0.583ns (18.062%)  route 2.645ns (81.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 20.101 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/holdIns/third/notClock
    SLICE_X23Y31         FDCE                                         r  CPU/holdIns/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/holdIns/third/q_reg/Q
                         net (fo=38, routed)          2.056    12.925    CPU/holdIns/third/q_reg_0
    SLICE_X30Y33         LUT5 (Prop_lut5_I1_O)        0.124    13.049 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.588    13.637    CPU/md1/C1/T4/flip1/ctrl
    SLICE_X30Y33         FDCE                                         f  CPU/md1/C1/T4/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.679    20.101    CPU/md1/C1/T4/flip1/notClock
    SLICE_X30Y33         FDCE                                         r  CPU/md1/C1/T4/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.369    
                         clock uncertainty           -0.035    20.333    
    SLICE_X30Y33         FDCE (Recov_fdce_C_CLR)     -0.314    20.019    CPU/md1/C1/T4/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         20.019    
                         arrival time                         -13.637    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 CPU/holdIns/third/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T5/flip1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.187ns  (logic 0.583ns (18.294%)  route 2.604ns (81.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 20.102 - 15.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 10.410 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.807    10.410    CPU/holdIns/third/notClock
    SLICE_X23Y31         FDCE                                         r  CPU/holdIns/third/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDCE (Prop_fdce_C_Q)         0.459    10.869 f  CPU/holdIns/third/q_reg/Q
                         net (fo=38, routed)          2.056    12.925    CPU/holdIns/third/q_reg_0
    SLICE_X30Y33         LUT5 (Prop_lut5_I1_O)        0.124    13.049 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.547    13.596    CPU/md1/C1/T5/flip1/ctrl
    SLICE_X30Y34         FDCE                                         f  CPU/md1/C1/T5/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        1.680    20.102    CPU/md1/C1/T5/flip1/notClock
    SLICE_X30Y34         FDCE                                         r  CPU/md1/C1/T5/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.267    20.370    
                         clock uncertainty           -0.035    20.334    
    SLICE_X30Y34         FDCE (Recov_fdce_C_CLR)     -0.314    20.020    CPU/md1/C1/T5/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         20.020    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  6.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T3/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.232ns (33.198%)  route 0.467ns (66.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 7.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 6.553 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.633     6.553    CPU/m1/notClock
    SLICE_X27Y32         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.133     6.686 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.276     6.961    CPU/holdIns/third/q
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.099     7.060 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.191     7.252    CPU/md1/C1/T3/flip1/ctrl
    SLICE_X30Y33         FDCE                                         f  CPU/md1/C1/T3/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.905     7.070    CPU/md1/C1/T3/flip1/notClock
    SLICE_X30Y33         FDCE                                         r  CPU/md1/C1/T3/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.587    
    SLICE_X30Y33         FDCE (Remov_fdce_C_CLR)     -0.063     6.524    CPU/md1/C1/T3/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.524    
                         arrival time                           7.252    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T4/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.699ns  (logic 0.232ns (33.198%)  route 0.467ns (66.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 7.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 6.553 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.633     6.553    CPU/m1/notClock
    SLICE_X27Y32         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.133     6.686 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.276     6.961    CPU/holdIns/third/q
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.099     7.060 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.191     7.252    CPU/md1/C1/T4/flip1/ctrl
    SLICE_X30Y33         FDCE                                         f  CPU/md1/C1/T4/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.905     7.070    CPU/md1/C1/T4/flip1/notClock
    SLICE_X30Y33         FDCE                                         r  CPU/md1/C1/T4/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.587    
    SLICE_X30Y33         FDCE (Remov_fdce_C_CLR)     -0.063     6.524    CPU/md1/C1/T4/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.524    
                         arrival time                           7.252    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T5/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.701ns  (logic 0.232ns (33.102%)  route 0.469ns (66.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 7.071 - 5.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 6.553 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.633     6.553    CPU/m1/notClock
    SLICE_X27Y32         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.133     6.686 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.276     6.961    CPU/holdIns/third/q
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.099     7.060 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.193     7.254    CPU/md1/C1/T5/flip1/ctrl
    SLICE_X30Y34         FDCE                                         f  CPU/md1/C1/T5/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.906     7.071    CPU/md1/C1/T5/flip1/notClock
    SLICE_X30Y34         FDCE                                         r  CPU/md1/C1/T5/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.588    
    SLICE_X30Y34         FDCE (Remov_fdce_C_CLR)     -0.063     6.525    CPU/md1/C1/T5/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.525    
                         arrival time                           7.254    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T1/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.701ns  (logic 0.232ns (33.102%)  route 0.469ns (66.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 7.071 - 5.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 6.553 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.633     6.553    CPU/m1/notClock
    SLICE_X27Y32         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.133     6.686 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.276     6.961    CPU/holdIns/third/q
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.099     7.060 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.193     7.254    CPU/md1/C1/T1/flip1/ctrl
    SLICE_X31Y34         FDCE                                         f  CPU/md1/C1/T1/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.906     7.071    CPU/md1/C1/T1/flip1/notClock
    SLICE_X31Y34         FDCE                                         r  CPU/md1/C1/T1/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.588    
    SLICE_X31Y34         FDCE (Remov_fdce_C_CLR)     -0.085     6.503    CPU/md1/C1/T1/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.503    
                         arrival time                           7.254    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 CPU/m1/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/md1/C1/T2/flip1/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.701ns  (logic 0.232ns (33.102%)  route 0.469ns (66.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 7.071 - 5.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 6.553 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.633     6.553    CPU/m1/notClock
    SLICE_X27Y32         FDRE                                         r  CPU/m1/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.133     6.686 r  CPU/m1/q_reg/Q
                         net (fo=2, routed)           0.276     6.961    CPU/holdIns/third/q
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.099     7.060 f  CPU/holdIns/third/q_i_2__96/O
                         net (fo=5, routed)           0.193     7.254    CPU/md1/C1/T2/flip1/ctrl
    SLICE_X31Y34         FDCE                                         f  CPU/md1/C1/T2/flip1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clock_IBUF_BUFG_inst/O
                         net (fo=1333, routed)        0.906     7.071    CPU/md1/C1/T2/flip1/notClock
    SLICE_X31Y34         FDCE                                         r  CPU/md1/C1/T2/flip1/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.588    
    SLICE_X31Y34         FDCE (Remov_fdce_C_CLR)     -0.085     6.503    CPU/md1/C1/T2/flip1/q_reg
  -------------------------------------------------------------------
                         required time                         -6.503    
                         arrival time                           7.254    
  -------------------------------------------------------------------
                         slack                                  0.751    





