*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/icvm/my_prj/riscxv
INFO: Auto-config - VLOG: /home/icvm/my_prj/riscxv
INFO: Auto-config - VHDL: /home/icvm/my_prj/riscxv
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/icvm/my_prj/riscxv/.dvt/default.build
    -f /home/icvm/my_prj/riscxv/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/icvm/my_prj/riscxv/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [82 ms] ***

*** Start VHDL build ***
*** Done parsing [240 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [18 ms] ...
*** Files summary [0 total, 0 unique] ***
*** Done VHDL build [260 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/icvm/my_prj/riscxv/testbench/riscxv_top_tb.sv ...
Done /home/icvm/my_prj/riscxv/testbench/riscxv_top_tb.sv [15 ms, 12 lines, SystemVerilog_2012] ...
Loading (2) /home/icvm/my_prj/riscxv/src/riscxv_pkg.sv ...
Done /home/icvm/my_prj/riscxv/src/riscxv_pkg.sv [1 ms, 7 lines, SystemVerilog_2012] ...
*** Done invocation #1 [17 ms] ***
*** Done parsing [LT 10 ms, PT 17 ms] ***
*** Total number of lines [19] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Files summary [2 total, 2 unique, 0 optimized] ***
*** Done SystemVerilog build [127 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VHDL - RU) [4 ms] ...
Performing mixed post full build step (VHDL - RT) [305 ms] ...
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
Performing mixed post full build step (MIXED - ELAB) [11 ms] ...
Performing mixed post full build step (MIXED - UNEL) [54 ms] ...
*** Warning: UNELABORATED_MODULE: Module 'work.riscxv_top_tb' is not elaborated
    at line 2 in /home/icvm/my_prj/riscxv/testbench/riscxv_top_tb.sv:2 [compile index 1]
*** Warning: UNELABORATED_PACKAGE: Package 'work.riscxv_pkg' is not elaborated
    at line 2 in /home/icvm/my_prj/riscxv/src/riscxv_pkg.sv:2 [compile index 2]
Performing mixed post full build step (VHDL - RD) [5 ms] ...
Performing mixed post full build step (VHDL - US) [0 ms] ...
Performing mixed post full build step (VHDL - USBD) [51 ms] ...
Performing mixed post full build step (VLOG - RD) [1 ms] ...
Performing mixed post full build step (VLOG - US) [51 ms] ...
*** Done mixed mode extension build [497 ms] ***
*** Total build time [983 ms] ***
