$date
	Sat Oct 22 20:28:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#864286
b10100 &
b10100 %
1$
b10100 !
1"
#864287
0"
#864290
b1010 &
b1010 %
#864294
b101 &
b101 %
#864298
b10000 &
b10000 %
#864302
b1000 &
b1000 %
#864306
b100 &
b100 %
#864310
b10 &
b10 %
#864314
b1 &
b1 %
1#
#864318
b0 &
0#
b0 %
0$
#1833115
b10 !
1"
#1833118
b10 &
b10 %
1$
#1833119
0"
#1833122
b1 &
b1 %
1#
#1833126
b0 &
0#
b0 %
0$
#2839661
b1101 !
1"
#2839662
b1101 &
b1101 %
1$
#2839663
0"
#2839666
b101000 &
b101000 %
#2839670
b10100 &
b10100 %
#2839674
b1010 &
b1010 %
#2839678
b101 &
b101 %
#2839682
b10000 &
b10000 %
#2839686
b1000 &
b1000 %
#2839690
b100 &
b100 %
#2839694
b10 &
b10 %
#2839698
b1 &
b1 %
1#
#2839702
b0 &
0#
b0 %
0$
#4500012
