Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct 14 14:32:45 2019
| Host         : graffias7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    84 |
| Unused register locations in slices containing registers |   135 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |           10 |
|      5 |            8 |
|      6 |            1 |
|      7 |            2 |
|      8 |           33 |
|     10 |            1 |
|     11 |            1 |
|     12 |            4 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           19 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             206 |           65 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             175 |           56 |
| Yes          | No                    | No                     |             495 |          113 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             373 |           91 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/r_ram_addr_reg[w]0                                                                                                  | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_bit_count[2]_i_1_n_0                                                                                                   |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/r_ram_addr_reg[w]0                                                                                                  | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/FSM_onehot_tx_stat_reg[4][0]                                                                                        | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/v_dcount                                                                                                            | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_rx/r_pace__0                                                                                                                | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/v_dcount                                                                                                            | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/r_ram_addr_reg[r]0                                                                                                  | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/r_ram_addr_reg[r]0                                                                                                  | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_rx/E[0]                                                                                                                     | design_1_i/icsuart0b_0/U0/i_uart/r_rx_data                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/p_1_in[23]                                                                                               | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                      | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_rx/E[3]                                                                                                                     | design_1_i/icsuart0b_0/U0/i_uart/r_rx_data                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_rx/E[1]                                                                                                                     | design_1_i/icsuart0b_0/U0/i_uart/r_rx_data                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_rx/E[2]                                                                                                                     | design_1_i/icsuart0b_0/U0/i_uart/r_rx_data                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_tx/E[0]                                                                                                                     |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_tx/v_data[7]_i_1_n_0                                                                                                        |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                      | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                      | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                      | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                      | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                     | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/p_1_in[15]                                                                                               | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/p_1_in[31]                                                                                               | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                       |               10 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                       |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/slv_reg_rden                                                                                             | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/E[0]                                                                                                                |                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_rx_fifo/p_0_in__0                                                                                                           |                                                                                                                                                       |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                       |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                7 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/icsuart0b_0/U0/i_uart/i_tx_fifo/p_0_in                                                                                                              |                                                                                                                                                       |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/icsuart0b_0/U0/icsuart0b_v1_0_S00_AXI_inst/SR[0]                                                                                           |               31 |            110 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               66 |            207 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


