{"vcs1":{"timestamp_begin":1682329174.855050739, "rt":0.87, "ut":0.26, "st":0.14}}
{"vcselab":{"timestamp_begin":1682329175.760478778, "rt":1.20, "ut":0.21, "st":0.29}}
{"link":{"timestamp_begin":1682329176.986332764, "rt":1.97, "ut":0.06, "st":1.61}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682329174.537838002}
{"VCS_COMP_START_TIME": 1682329174.537838002}
{"VCS_COMP_END_TIME": 1682329179.664071318}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339932}}
{"stitch_vcselab": {"peak_mem": 238988}}
