// Seed: 3166166210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    module_0,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout tri1 id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  assign module_1._id_3 = 0;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_13 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd21,
    parameter id_3 = 32'd19,
    parameter id_4 = 32'd84
) (
    input supply0 id_0,
    output tri0 id_1,
    input tri0 _id_2,
    output tri1 _id_3,
    output supply1 _id_4
);
  logic [id_2  ==  id_4 : -  id_3] id_6, id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_7,
      id_7
  );
endmodule
