[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneNetModPortGeneric/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 253
LIB: work
FILE: ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v
n<> u<252> t<Top_level_rule> c<1> l<2:1> el<33:1>
  n<> u<1> t<Null_rule> p<252> s<251> l<2:1> el<2:1>
  n<> u<251> t<Source_text> p<252> c<86> l<2:1> el<32:10>
    n<> u<86> t<Description> p<251> c<85> s<142> l<2:1> el<7:10>
      n<> u<85> t<Module_declaration> p<86> c<21> l<2:1> el<7:10>
        n<> u<21> t<Module_ansi_header> p<85> c<2> s<37> l<2:1> el<2:41>
          n<module> u<2> t<Module_keyword> p<21> s<3> l<2:1> el<2:7>
          n<dut> u<3> t<STRING_CONST> p<21> s<4> l<2:8> el<2:11>
          n<> u<4> t<Package_import_declaration_list> p<21> s<20> l<2:12> el<2:12>
          n<> u<20> t<Port_declaration_list> p<21> c<11> l<2:12> el<2:40>
            n<> u<11> t<Ansi_port_declaration> p<20> c<9> s<19> l<2:13> el<2:25>
              n<> u<9> t<Net_port_header> p<11> c<5> s<10> l<2:13> el<2:23>
                n<> u<5> t<PortDir_Inp> p<9> s<8> l<2:13> el<2:18>
                n<> u<8> t<Net_port_type> p<9> c<6> l<2:19> el<2:23>
                  n<> u<6> t<NetType_Wire> p<8> s<7> l<2:19> el<2:23>
                  n<> u<7> t<Data_type_or_implicit> p<8> l<2:24> el<2:24>
              n<i> u<10> t<STRING_CONST> p<11> l<2:24> el<2:25>
            n<> u<19> t<Ansi_port_declaration> p<20> c<17> l<2:27> el<2:39>
              n<> u<17> t<Net_port_header> p<19> c<12> s<18> l<2:27> el<2:37>
                n<> u<12> t<PortDir_Out> p<17> s<16> l<2:27> el<2:33>
                n<> u<16> t<Net_port_type> p<17> c<15> l<2:34> el<2:37>
                  n<> u<15> t<Data_type_or_implicit> p<16> c<14> l<2:34> el<2:37>
                    n<> u<14> t<Data_type> p<15> c<13> l<2:34> el<2:37>
                      n<> u<13> t<IntVec_TypeReg> p<14> l<2:34> el<2:37>
              n<o> u<18> t<STRING_CONST> p<19> l<2:38> el<2:39>
        n<> u<37> t<Non_port_module_item> p<85> c<36> s<55> l<3:3> el<3:27>
          n<> u<36> t<Module_or_generate_item> p<37> c<35> l<3:3> el<3:27>
            n<> u<35> t<Module_common_item> p<36> c<34> l<3:3> el<3:27>
              n<> u<34> t<Continuous_assign> p<35> c<33> l<3:3> el<3:27>
                n<> u<33> t<Net_assignment_list> p<34> c<32> l<3:10> el<3:26>
                  n<> u<32> t<Net_assignment> p<33> c<27> l<3:10> el<3:26>
                    n<> u<27> t<Net_lvalue> p<32> c<23> s<31> l<3:10> el<3:22>
                      n<> u<23> t<Ps_or_hierarchical_identifier> p<27> c<22> s<26> l<3:10> el<3:16>
                        n<conntb> u<22> t<STRING_CONST> p<23> l<3:10> el<3:16>
                      n<> u<26> t<Constant_select> p<27> c<24> l<3:16> el<3:22>
                        n<drive> u<24> t<STRING_CONST> p<26> s<25> l<3:17> el<3:22>
                        n<> u<25> t<Constant_bit_select> p<26> l<3:23> el<3:23>
                    n<> u<31> t<Expression> p<32> c<30> l<3:25> el<3:26>
                      n<> u<30> t<Primary> p<31> c<29> l<3:25> el<3:26>
                        n<> u<29> t<Primary_literal> p<30> c<28> l<3:25> el<3:26>
                          n<i> u<28> t<STRING_CONST> p<29> l<3:25> el<3:26>
        n<> u<55> t<Non_port_module_item> p<85> c<54> s<64> l<4:3> el<4:29>
          n<> u<54> t<Module_or_generate_item> p<55> c<53> l<4:3> el<4:29>
            n<> u<53> t<Module_common_item> p<54> c<52> l<4:3> el<4:29>
              n<> u<52> t<Continuous_assign> p<53> c<51> l<4:3> el<4:29>
                n<> u<51> t<Net_assignment_list> p<52> c<50> l<4:10> el<4:28>
                  n<> u<50> t<Net_assignment> p<51> c<42> l<4:10> el<4:28>
                    n<> u<42> t<Net_lvalue> p<50> c<39> s<49> l<4:10> el<4:11>
                      n<> u<39> t<Ps_or_hierarchical_identifier> p<42> c<38> s<41> l<4:10> el<4:11>
                        n<o> u<38> t<STRING_CONST> p<39> l<4:10> el<4:11>
                      n<> u<41> t<Constant_select> p<42> c<40> l<4:12> el<4:12>
                        n<> u<40> t<Constant_bit_select> p<41> l<4:12> el<4:12>
                    n<> u<49> t<Expression> p<50> c<48> l<4:14> el<4:28>
                      n<> u<48> t<Primary> p<49> c<47> l<4:14> el<4:28>
                        n<> u<47> t<Complex_func_call> p<48> c<43> l<4:14> el<4:28>
                          n<conntb> u<43> t<STRING_CONST> p<47> s<44> l<4:14> el<4:20>
                          n<observe> u<44> t<STRING_CONST> p<47> s<46> l<4:21> el<4:28>
                          n<> u<46> t<Select> p<47> c<45> l<4:28> el<4:28>
                            n<> u<45> t<Bit_select> p<46> l<4:28> el<4:28>
        n<> u<64> t<Non_port_module_item> p<85> c<63> s<83> l<5:3> el<5:22>
          n<> u<63> t<Module_or_generate_item> p<64> c<62> l<5:3> el<5:22>
            n<> u<62> t<Module_instantiation> p<63> c<56> l<5:3> el<5:22>
              n<ConnectTB> u<56> t<STRING_CONST> p<62> s<61> l<5:3> el<5:12>
              n<> u<61> t<Hierarchical_instance> p<62> c<58> l<5:13> el<5:21>
                n<> u<58> t<Name_of_instance> p<61> c<57> s<60> l<5:13> el<5:19>
                  n<conntb> u<57> t<STRING_CONST> p<58> l<5:13> el<5:19>
                n<> u<60> t<Port_connection_list> p<61> c<59> l<5:20> el<5:20>
                  n<> u<59> t<Ordered_port_connection> p<60> l<5:20> el<5:20>
        n<> u<83> t<Non_port_module_item> p<85> c<82> s<84> l<6:3> el<6:39>
          n<> u<82> t<Module_or_generate_item> p<83> c<81> l<6:3> el<6:39>
            n<> u<81> t<Module_instantiation> p<82> c<65> l<6:3> el<6:39>
              n<middle> u<65> t<STRING_CONST> p<81> s<80> l<6:3> el<6:9>
              n<> u<80> t<Hierarchical_instance> p<81> c<67> l<6:10> el<6:38>
                n<> u<67> t<Name_of_instance> p<80> c<66> s<79> l<6:10> el<6:17>
                  n<middle1> u<66> t<STRING_CONST> p<67> l<6:10> el<6:17>
                n<> u<79> t<Port_connection_list> p<80> c<78> l<6:19> el<6:36>
                  n<> u<78> t<Named_port_connection> p<79> c<68> l<6:19> el<6:36>
                    n<intf> u<68> t<STRING_CONST> p<78> s<76> l<6:20> el<6:24>
                    n<> u<76> t<OPEN_PARENS> p<78> s<75> l<6:24> el<6:25>
                    n<> u<75> t<Expression> p<78> c<74> s<77> l<6:25> el<6:35>
                      n<> u<74> t<Primary> p<75> c<73> l<6:25> el<6:35>
                        n<> u<73> t<Complex_func_call> p<74> c<69> l<6:25> el<6:35>
                          n<conntb> u<69> t<STRING_CONST> p<73> s<70> l<6:25> el<6:31>
                          n<dut> u<70> t<STRING_CONST> p<73> s<72> l<6:32> el<6:35>
                          n<> u<72> t<Select> p<73> c<71> l<6:35> el<6:35>
                            n<> u<71> t<Bit_select> p<72> l<6:35> el<6:35>
                    n<> u<77> t<CLOSE_PARENS> p<78> l<6:35> el<6:36>
        n<> u<84> t<ENDMODULE> p<85> l<7:1> el<7:10>
    n<> u<142> t<Description> p<251> c<141> s<183> l<9:1> el<20:13>
      n<> u<141> t<Interface_declaration> p<142> c<91> l<9:1> el<20:13>
        n<> u<91> t<Interface_ansi_header> p<141> c<87> s<101> l<9:1> el<9:21>
          n<> u<87> t<INTERFACE> p<91> s<89> l<9:1> el<9:10>
          n<ConnectTB> u<89> t<Interface_identifier> p<91> c<88> s<90> l<9:11> el<9:20>
            n<ConnectTB> u<88> t<STRING_CONST> p<89> l<9:11> el<9:20>
          n<> u<90> t<Package_import_declaration_list> p<91> l<9:20> el<9:20>
        n<> u<101> t<Non_port_interface_item> p<141> c<100> s<111> l<10:3> el<10:15>
          n<> u<100> t<Interface_or_generate_item> p<101> c<99> l<10:3> el<10:15>
            n<> u<99> t<Module_common_item> p<100> c<98> l<10:3> el<10:15>
              n<> u<98> t<Module_or_generate_item_declaration> p<99> c<97> l<10:3> el<10:15>
                n<> u<97> t<Package_or_generate_item_declaration> p<98> c<96> l<10:3> el<10:15>
                  n<> u<96> t<Net_declaration> p<97> c<92> l<10:3> el<10:15>
                    n<logic> u<92> t<STRING_CONST> p<96> s<95> l<10:3> el<10:8>
                    n<> u<95> t<Net_decl_assignment_list> p<96> c<94> l<10:9> el<10:14>
                      n<> u<94> t<Net_decl_assignment> p<95> c<93> l<10:9> el<10:14>
                        n<drive> u<93> t<STRING_CONST> p<94> l<10:9> el<10:14>
        n<> u<111> t<Non_port_interface_item> p<141> c<110> s<125> l<11:3> el<11:17>
          n<> u<110> t<Interface_or_generate_item> p<111> c<109> l<11:3> el<11:17>
            n<> u<109> t<Module_common_item> p<110> c<108> l<11:3> el<11:17>
              n<> u<108> t<Module_or_generate_item_declaration> p<109> c<107> l<11:3> el<11:17>
                n<> u<107> t<Package_or_generate_item_declaration> p<108> c<106> l<11:3> el<11:17>
                  n<> u<106> t<Net_declaration> p<107> c<102> l<11:3> el<11:17>
                    n<logic> u<102> t<STRING_CONST> p<106> s<105> l<11:3> el<11:8>
                    n<> u<105> t<Net_decl_assignment_list> p<106> c<104> l<11:9> el<11:16>
                      n<> u<104> t<Net_decl_assignment> p<105> c<103> l<11:9> el<11:16>
                        n<observe> u<103> t<STRING_CONST> p<104> l<11:9> el<11:16>
        n<> u<125> t<Non_port_interface_item> p<141> c<124> s<139> l<12:3> el<15:5>
          n<> u<124> t<Interface_or_generate_item> p<125> c<123> l<12:3> el<15:5>
            n<> u<123> t<Modport_item> p<124> c<112> l<12:11> el<15:4>
              n<dut> u<112> t<STRING_CONST> p<123> s<117> l<12:11> el<12:14>
              n<> u<117> t<Modport_ports_declaration> p<123> c<116> s<122> l<13:5> el<13:16>
                n<> u<116> t<Modport_simple_ports_declaration> p<117> c<113> l<13:5> el<13:16>
                  n<> u<113> t<PortDir_Inp> p<116> s<115> l<13:5> el<13:10>
                  n<> u<115> t<Modport_simple_port> p<116> c<114> l<13:11> el<13:16>
                    n<drive> u<114> t<STRING_CONST> p<115> l<13:11> el<13:16>
              n<> u<122> t<Modport_ports_declaration> p<123> c<121> l<14:5> el<14:19>
                n<> u<121> t<Modport_simple_ports_declaration> p<122> c<118> l<14:5> el<14:19>
                  n<> u<118> t<PortDir_Out> p<121> s<120> l<14:5> el<14:11>
                  n<> u<120> t<Modport_simple_port> p<121> c<119> l<14:12> el<14:19>
                    n<observe> u<119> t<STRING_CONST> p<120> l<14:12> el<14:19>
        n<> u<139> t<Non_port_interface_item> p<141> c<138> s<140> l<16:3> el<19:5>
          n<> u<138> t<Interface_or_generate_item> p<139> c<137> l<16:3> el<19:5>
            n<> u<137> t<Modport_item> p<138> c<126> l<16:11> el<19:4>
              n<tb> u<126> t<STRING_CONST> p<137> s<131> l<16:11> el<16:13>
              n<> u<131> t<Modport_ports_declaration> p<137> c<130> s<136> l<17:5> el<17:17>
                n<> u<130> t<Modport_simple_ports_declaration> p<131> c<127> l<17:5> el<17:17>
                  n<> u<127> t<PortDir_Out> p<130> s<129> l<17:5> el<17:11>
                  n<> u<129> t<Modport_simple_port> p<130> c<128> l<17:12> el<17:17>
                    n<drive> u<128> t<STRING_CONST> p<129> l<17:12> el<17:17>
              n<> u<136> t<Modport_ports_declaration> p<137> c<135> l<18:5> el<18:18>
                n<> u<135> t<Modport_simple_ports_declaration> p<136> c<132> l<18:5> el<18:18>
                  n<> u<132> t<PortDir_Inp> p<135> s<134> l<18:5> el<18:10>
                  n<> u<134> t<Modport_simple_port> p<135> c<133> l<18:11> el<18:18>
                    n<observe> u<133> t<STRING_CONST> p<134> l<18:11> el<18:18>
        n<> u<140> t<ENDINTERFACE> p<141> l<20:1> el<20:13>
    n<> u<183> t<Description> p<251> c<182> s<221> l<22:1> el<24:10>
      n<> u<182> t<Module_declaration> p<183> c<150> l<22:1> el<24:10>
        n<> u<150> t<Module_ansi_header> p<182> c<143> s<180> l<22:1> el<22:32>
          n<module> u<143> t<Module_keyword> p<150> s<144> l<22:1> el<22:7>
          n<middle> u<144> t<STRING_CONST> p<150> s<145> l<22:8> el<22:14>
          n<> u<145> t<Package_import_declaration_list> p<150> s<149> l<22:15> el<22:15>
          n<> u<149> t<Port_declaration_list> p<150> c<148> l<22:15> el<22:31>
            n<> u<148> t<Ansi_port_declaration> p<149> c<146> l<22:16> el<22:30>
              n<> u<146> t<Interface_port_header> p<148> s<147> l<22:16> el<22:25>
              n<intf> u<147> t<STRING_CONST> p<148> l<22:26> el<22:30>
        n<> u<180> t<Non_port_module_item> p<182> c<179> s<181> l<23:3> el<23:50>
          n<> u<179> t<Module_or_generate_item> p<180> c<178> l<23:3> el<23:50>
            n<> u<178> t<Module_instantiation> p<179> c<151> l<23:3> el<23:50>
              n<SUB> u<151> t<STRING_CONST> p<178> s<177> l<23:3> el<23:6>
              n<> u<177> t<Hierarchical_instance> p<178> c<153> l<23:7> el<23:49>
                n<> u<153> t<Name_of_instance> p<177> c<152> s<176> l<23:7> el<23:11>
                  n<sub1> u<152> t<STRING_CONST> p<153> l<23:7> el<23:11>
                n<> u<176> t<Port_connection_list> p<177> c<164> l<23:12> el<23:48>
                  n<> u<164> t<Named_port_connection> p<176> c<154> s<175> l<23:12> el<23:28>
                    n<inp> u<154> t<STRING_CONST> p<164> s<162> l<23:13> el<23:16>
                    n<> u<162> t<OPEN_PARENS> p<164> s<161> l<23:16> el<23:17>
                    n<> u<161> t<Expression> p<164> c<160> s<163> l<23:17> el<23:27>
                      n<> u<160> t<Primary> p<161> c<159> l<23:17> el<23:27>
                        n<> u<159> t<Complex_func_call> p<160> c<155> l<23:17> el<23:27>
                          n<intf> u<155> t<STRING_CONST> p<159> s<156> l<23:17> el<23:21>
                          n<drive> u<156> t<STRING_CONST> p<159> s<158> l<23:22> el<23:27>
                          n<> u<158> t<Select> p<159> c<157> l<23:27> el<23:27>
                            n<> u<157> t<Bit_select> p<158> l<23:27> el<23:27>
                    n<> u<163> t<CLOSE_PARENS> p<164> l<23:27> el<23:28>
                  n<> u<175> t<Named_port_connection> p<176> c<165> l<23:30> el<23:48>
                    n<out> u<165> t<STRING_CONST> p<175> s<173> l<23:31> el<23:34>
                    n<> u<173> t<OPEN_PARENS> p<175> s<172> l<23:34> el<23:35>
                    n<> u<172> t<Expression> p<175> c<171> s<174> l<23:35> el<23:47>
                      n<> u<171> t<Primary> p<172> c<170> l<23:35> el<23:47>
                        n<> u<170> t<Complex_func_call> p<171> c<166> l<23:35> el<23:47>
                          n<intf> u<166> t<STRING_CONST> p<170> s<167> l<23:35> el<23:39>
                          n<observe> u<167> t<STRING_CONST> p<170> s<169> l<23:40> el<23:47>
                          n<> u<169> t<Select> p<170> c<168> l<23:47> el<23:47>
                            n<> u<168> t<Bit_select> p<169> l<23:47> el<23:47>
                    n<> u<174> t<CLOSE_PARENS> p<175> l<23:47> el<23:48>
        n<> u<181> t<ENDMODULE> p<182> l<24:1> el<24:10>
    n<> u<221> t<Description> p<251> c<220> s<250> l<26:1> el<28:10>
      n<> u<220> t<Module_declaration> p<221> c<203> l<26:1> el<28:10>
        n<> u<203> t<Module_ansi_header> p<220> c<184> s<218> l<26:1> el<26:45>
          n<module> u<184> t<Module_keyword> p<203> s<185> l<26:1> el<26:7>
          n<SUB> u<185> t<STRING_CONST> p<203> s<186> l<26:8> el<26:11>
          n<> u<186> t<Package_import_declaration_list> p<203> s<202> l<26:12> el<26:12>
          n<> u<202> t<Port_declaration_list> p<203> c<193> l<26:12> el<26:44>
            n<> u<193> t<Ansi_port_declaration> p<202> c<191> s<201> l<26:13> el<26:27>
              n<> u<191> t<Net_port_header> p<193> c<187> s<192> l<26:13> el<26:23>
                n<> u<187> t<PortDir_Inp> p<191> s<190> l<26:13> el<26:18>
                n<> u<190> t<Net_port_type> p<191> c<188> l<26:19> el<26:23>
                  n<> u<188> t<NetType_Wire> p<190> s<189> l<26:19> el<26:23>
                  n<> u<189> t<Data_type_or_implicit> p<190> l<26:24> el<26:24>
              n<inp> u<192> t<STRING_CONST> p<193> l<26:24> el<26:27>
            n<> u<201> t<Ansi_port_declaration> p<202> c<199> l<26:29> el<26:43>
              n<> u<199> t<Net_port_header> p<201> c<194> s<200> l<26:29> el<26:39>
                n<> u<194> t<PortDir_Out> p<199> s<198> l<26:29> el<26:35>
                n<> u<198> t<Net_port_type> p<199> c<197> l<26:36> el<26:39>
                  n<> u<197> t<Data_type_or_implicit> p<198> c<196> l<26:36> el<26:39>
                    n<> u<196> t<Data_type> p<197> c<195> l<26:36> el<26:39>
                      n<> u<195> t<IntVec_TypeReg> p<196> l<26:36> el<26:39>
              n<out> u<200> t<STRING_CONST> p<201> l<26:40> el<26:43>
        n<> u<218> t<Non_port_module_item> p<220> c<217> s<219> l<27:3> el<27:20>
          n<> u<217> t<Module_or_generate_item> p<218> c<216> l<27:3> el<27:20>
            n<> u<216> t<Module_common_item> p<217> c<215> l<27:3> el<27:20>
              n<> u<215> t<Continuous_assign> p<216> c<214> l<27:3> el<27:20>
                n<> u<214> t<Net_assignment_list> p<215> c<213> l<27:10> el<27:19>
                  n<> u<213> t<Net_assignment> p<214> c<208> l<27:10> el<27:19>
                    n<> u<208> t<Net_lvalue> p<213> c<205> s<212> l<27:10> el<27:13>
                      n<> u<205> t<Ps_or_hierarchical_identifier> p<208> c<204> s<207> l<27:10> el<27:13>
                        n<out> u<204> t<STRING_CONST> p<205> l<27:10> el<27:13>
                      n<> u<207> t<Constant_select> p<208> c<206> l<27:14> el<27:14>
                        n<> u<206> t<Constant_bit_select> p<207> l<27:14> el<27:14>
                    n<> u<212> t<Expression> p<213> c<211> l<27:16> el<27:19>
                      n<> u<211> t<Primary> p<212> c<210> l<27:16> el<27:19>
                        n<> u<210> t<Primary_literal> p<211> c<209> l<27:16> el<27:19>
                          n<inp> u<209> t<STRING_CONST> p<210> l<27:16> el<27:19>
        n<> u<219> t<ENDMODULE> p<220> l<28:1> el<28:10>
    n<> u<250> t<Description> p<251> c<249> l<30:1> el<32:10>
      n<> u<249> t<Module_declaration> p<250> c<229> l<30:1> el<32:10>
        n<> u<229> t<Module_ansi_header> p<249> c<222> s<247> l<30:1> el<30:33>
          n<module> u<222> t<Module_keyword> p<229> s<223> l<30:1> el<30:7>
          n<OBSERVER> u<223> t<STRING_CONST> p<229> s<224> l<30:8> el<30:16>
          n<> u<224> t<Package_import_declaration_list> p<229> s<228> l<30:16> el<30:16>
          n<> u<228> t<Port_declaration_list> p<229> c<227> l<30:16> el<30:32>
            n<> u<227> t<Ansi_port_declaration> p<228> c<225> l<30:17> el<30:31>
              n<> u<225> t<Interface_port_header> p<227> s<226> l<30:17> el<30:26>
              n<intf> u<226> t<STRING_CONST> p<227> l<30:27> el<30:31>
        n<> u<247> t<Non_port_module_item> p<249> c<246> s<248> l<31:4> el<31:30>
          n<> u<246> t<Module_or_generate_item> p<247> c<245> l<31:4> el<31:30>
            n<> u<245> t<Module_common_item> p<246> c<244> l<31:4> el<31:30>
              n<> u<244> t<Continuous_assign> p<245> c<243> l<31:4> el<31:30>
                n<> u<243> t<Net_assignment_list> p<244> c<242> l<31:11> el<31:29>
                  n<> u<242> t<Net_assignment> p<243> c<234> l<31:11> el<31:29>
                    n<> u<234> t<Net_lvalue> p<242> c<231> s<241> l<31:11> el<31:14>
                      n<> u<231> t<Ps_or_hierarchical_identifier> p<234> c<230> s<233> l<31:11> el<31:14>
                        n<obs> u<230> t<STRING_CONST> p<231> l<31:11> el<31:14>
                      n<> u<233> t<Constant_select> p<234> c<232> l<31:15> el<31:15>
                        n<> u<232> t<Constant_bit_select> p<233> l<31:15> el<31:15>
                    n<> u<241> t<Expression> p<242> c<240> l<31:17> el<31:29>
                      n<> u<240> t<Primary> p<241> c<239> l<31:17> el<31:29>
                        n<> u<239> t<Complex_func_call> p<240> c<235> l<31:17> el<31:29>
                          n<intf> u<235> t<STRING_CONST> p<239> s<236> l<31:17> el<31:21>
                          n<observe> u<236> t<STRING_CONST> p<239> s<238> l<31:22> el<31:29>
                          n<> u<238> t<Select> p<239> c<237> l<31:29> el<31:29>
                            n<> u<237> t<Bit_select> p<238> l<31:29> el<31:29>
        n<> u<248> t<ENDMODULE> p<249> l<32:1> el<32:10>
AST_DEBUG_END
AST_DEBUG_BEGIN
Count: 337
LIB: work
FILE: ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v
n<> u<336> t<Top_level_rule> c<1> l<1:1> el<22:1>
  n<> u<1> t<Null_rule> p<336> s<335> l<1:1>
  n<> u<335> t<Source_text> p<336> c<248> l<1:1> el<20:10>
    n<> u<248> t<Description> p<335> c<247> s<334> l<1:1> el<12:11>
      n<> u<247> t<Program_declaration> p<248> c<9> l<1:1> el<12:11>
        n<> u<9> t<Program_ansi_header> p<247> c<2> s<245> l<1:1> el<1:37>
          n<> u<2> t<PROGRAM> p<9> s<3> l<1:1> el<1:8>
          n<TESTBENCH> u<3> t<STRING_CONST> p<9> s<4> l<1:9> el<1:18>
          n<> u<4> t<Package_import_declaration_list> p<9> s<8> l<1:20> el<1:20>
          n<> u<8> t<Port_declaration_list> p<9> c<7> l<1:20> el<1:36>
            n<> u<7> t<Ansi_port_declaration> p<8> c<5> l<1:21> el<1:35>
              n<> u<5> t<Interface_port_header> p<7> s<6> l<1:21> el<1:30>
              n<intf> u<6> t<STRING_CONST> p<7> l<1:31> el<1:35>
        n<> u<245> t<Non_port_program_item> p<247> c<244> s<246> l<2:3> el<11:6>
          n<> u<244> t<Initial_construct> p<245> c<243> l<2:3> el<11:6>
            n<> u<243> t<Statement_or_null> p<244> c<242> l<2:11> el<11:6>
              n<> u<242> t<Statement> p<243> c<241> l<2:11> el<11:6>
                n<> u<241> t<Statement_item> p<242> c<240> l<2:11> el<11:6>
                  n<> u<240> t<Seq_block> p<241> c<21> l<2:11> el<11:6>
                    n<> u<21> t<Statement_or_null> p<240> c<20> s<30> l<3:5> el<3:27>
                      n<> u<20> t<Statement> p<21> c<19> l<3:5> el<3:27>
                        n<> u<19> t<Statement_item> p<20> c<18> l<3:5> el<3:27>
                          n<> u<18> t<Subroutine_call_statement> p<19> c<17> l<3:5> el<3:27>
                            n<> u<17> t<Subroutine_call> p<18> c<10> l<3:5> el<3:26>
                              n<> u<10> t<Dollar_keyword> p<17> s<11> l<3:5> el<3:6>
                              n<dumpfile> u<11> t<STRING_CONST> p<17> s<16> l<3:6> el<3:14>
                              n<> u<16> t<Argument_list> p<17> c<15> l<3:15> el<3:25>
                                n<> u<15> t<Expression> p<16> c<14> l<3:15> el<3:25>
                                  n<> u<14> t<Primary> p<15> c<13> l<3:15> el<3:25>
                                    n<> u<13> t<Primary_literal> p<14> c<12> l<3:15> el<3:25>
                                      n<"test.vcd"> u<12> t<STRING_LITERAL> p<13> l<3:15> el<3:25>
                    n<> u<30> t<Statement_or_null> p<240> c<29> s<64> l<4:5> el<4:15>
                      n<> u<29> t<Statement> p<30> c<28> l<4:5> el<4:15>
                        n<> u<28> t<Statement_item> p<29> c<27> l<4:5> el<4:15>
                          n<> u<27> t<Subroutine_call_statement> p<28> c<26> l<4:5> el<4:15>
                            n<> u<26> t<Subroutine_call> p<27> c<22> l<4:5> el<4:14>
                              n<> u<22> t<Dollar_keyword> p<26> s<23> l<4:5> el<4:6>
                              n<dumpvars> u<23> t<STRING_CONST> p<26> s<25> l<4:6> el<4:14>
                              n<> u<25> t<Select> p<26> c<24> l<4:14> el<4:14>
                                n<> u<24> t<Bit_select> p<25> l<4:14> el<4:14>
                    n<> u<64> t<Statement_or_null> p<240> c<63> s<80> l<5:5> el<5:72>
                      n<> u<63> t<Statement> p<64> c<62> l<5:5> el<5:72>
                        n<> u<62> t<Statement_item> p<63> c<61> l<5:5> el<5:72>
                          n<> u<61> t<Subroutine_call_statement> p<62> c<60> l<5:5> el<5:72>
                            n<> u<60> t<Subroutine_call> p<61> c<31> l<5:5> el<5:71>
                              n<> u<31> t<Dollar_keyword> p<60> s<32> l<5:5> el<5:6>
                              n<monitor> u<32> t<STRING_CONST> p<60> s<59> l<5:6> el<5:13>
                              n<> u<59> t<Argument_list> p<60> c<36> l<5:14> el<5:70>
                                n<> u<36> t<Expression> p<59> c<35> s<42> l<5:14> el<5:39>
                                  n<> u<35> t<Primary> p<36> c<34> l<5:14> el<5:39>
                                    n<> u<34> t<Primary_literal> p<35> c<33> l<5:14> el<5:39>
                                      n<"@%0dns i = %0d, o = %0d"> u<33> t<STRING_LITERAL> p<34> l<5:14> el<5:39>
                                n<> u<42> t<Argument> p<59> c<41> s<50> l<5:40> el<5:45>
                                  n<> u<41> t<Expression> p<42> c<40> l<5:40> el<5:45>
                                    n<> u<40> t<Primary> p<41> c<39> l<5:40> el<5:45>
                                      n<> u<39> t<System_task> p<40> c<38> l<5:40> el<5:45>
                                        n<> u<38> t<System_task_names> p<39> c<37> l<5:40> el<5:45>
                                          n<$time> u<37> t<STRING_CONST> p<38> l<5:41> el<5:45>
                                n<> u<50> t<Argument> p<59> c<49> s<58> l<5:46> el<5:56>
                                  n<> u<49> t<Expression> p<50> c<48> l<5:46> el<5:56>
                                    n<> u<48> t<Primary> p<49> c<47> l<5:46> el<5:56>
                                      n<> u<47> t<Complex_func_call> p<48> c<43> l<5:46> el<5:56>
                                        n<intf> u<43> t<STRING_CONST> p<47> s<44> l<5:46> el<5:50>
                                        n<drive> u<44> t<STRING_CONST> p<47> s<46> l<5:51> el<5:56>
                                        n<> u<46> t<Select> p<47> c<45> l<5:56> el<5:56>
                                          n<> u<45> t<Bit_select> p<46> l<5:56> el<5:56>
                                n<> u<58> t<Argument> p<59> c<57> l<5:58> el<5:70>
                                  n<> u<57> t<Expression> p<58> c<56> l<5:58> el<5:70>
                                    n<> u<56> t<Primary> p<57> c<55> l<5:58> el<5:70>
                                      n<> u<55> t<Complex_func_call> p<56> c<51> l<5:58> el<5:70>
                                        n<intf> u<51> t<STRING_CONST> p<55> s<52> l<5:58> el<5:62>
                                        n<observe> u<52> t<STRING_CONST> p<55> s<54> l<5:63> el<5:70>
                                        n<> u<54> t<Select> p<55> c<53> l<5:70> el<5:70>
                                          n<> u<53> t<Bit_select> p<54> l<5:70> el<5:70>
                    n<> u<80> t<Statement_or_null> p<240> c<79> s<140> l<6:5> el<6:20>
                      n<> u<79> t<Statement> p<80> c<78> l<6:5> el<6:20>
                        n<> u<78> t<Statement_item> p<79> c<77> l<6:5> el<6:20>
                          n<> u<77> t<Blocking_assignment> p<78> c<76> l<6:5> el<6:19>
                            n<> u<76> t<Operator_assignment> p<77> c<70> l<6:5> el<6:19>
                              n<> u<70> t<Variable_lvalue> p<76> c<66> s<71> l<6:5> el<6:15>
                                n<> u<66> t<Ps_or_hierarchical_identifier> p<70> c<65> s<69> l<6:5> el<6:9>
                                  n<intf> u<65> t<STRING_CONST> p<66> l<6:5> el<6:9>
                                n<> u<69> t<Select> p<70> c<67> l<6:9> el<6:15>
                                  n<drive> u<67> t<STRING_CONST> p<69> s<68> l<6:10> el<6:15>
                                  n<> u<68> t<Bit_select> p<69> l<6:16> el<6:16>
                              n<> u<71> t<AssignOp_Assign> p<76> s<75> l<6:16> el<6:17>
                              n<> u<75> t<Expression> p<76> c<74> l<6:18> el<6:19>
                                n<> u<74> t<Primary> p<75> c<73> l<6:18> el<6:19>
                                  n<> u<73> t<Primary_literal> p<74> c<72> l<6:18> el<6:19>
                                    n<0> u<72> t<INT_CONST> p<73> l<6:18> el<6:19>
                    n<> u<140> t<Statement_or_null> p<240> c<139> s<163> l<7:5> el<7:106>
                      n<> u<139> t<Statement> p<140> c<138> l<7:5> el<7:106>
                        n<> u<138> t<Statement_item> p<139> c<137> l<7:5> el<7:106>
                          n<> u<137> t<Procedural_timing_control_statement> p<138> c<83> l<7:5> el<7:106>
                            n<> u<83> t<Procedural_timing_control> p<137> c<82> s<136> l<7:5> el<7:7>
                              n<> u<82> t<Delay_control> p<83> c<81> l<7:5> el<7:7>
                                n<#1> u<81> t<INT_CONST> p<82> l<7:5> el<7:7>
                            n<> u<136> t<Statement_or_null> p<137> c<135> l<7:8> el<7:106>
                              n<> u<135> t<Statement> p<136> c<134> l<7:8> el<7:106>
                                n<> u<134> t<Statement_item> p<135> c<133> l<7:8> el<7:106>
                                  n<> u<133> t<Procedural_assertion_statement> p<134> c<132> l<7:8> el<7:106>
                                    n<> u<132> t<Immediate_assertion_statement> p<133> c<131> l<7:8> el<7:106>
                                      n<> u<131> t<Simple_immediate_assertion_statement> p<132> c<130> l<7:8> el<7:106>
                                        n<> u<130> t<Simple_immediate_assert_statement> p<131> c<99> l<7:8> el<7:106>
                                          n<> u<99> t<Expression> p<130> c<90> s<129> l<7:15> el<7:41>
                                            n<> u<90> t<Expression> p<99> c<89> s<98> l<7:15> el<7:25>
                                              n<> u<89> t<Primary> p<90> c<88> l<7:15> el<7:25>
                                                n<> u<88> t<Complex_func_call> p<89> c<84> l<7:15> el<7:25>
                                                  n<intf> u<84> t<STRING_CONST> p<88> s<85> l<7:15> el<7:19>
                                                  n<drive> u<85> t<STRING_CONST> p<88> s<87> l<7:20> el<7:25>
                                                  n<> u<87> t<Select> p<88> c<86> l<7:26> el<7:26>
                                                    n<> u<86> t<Bit_select> p<87> l<7:26> el<7:26>
                                            n<> u<98> t<BinOp_Equiv> p<99> s<97> l<7:26> el<7:28>
                                            n<> u<97> t<Expression> p<99> c<96> l<7:29> el<7:41>
                                              n<> u<96> t<Primary> p<97> c<95> l<7:29> el<7:41>
                                                n<> u<95> t<Complex_func_call> p<96> c<91> l<7:29> el<7:41>
                                                  n<intf> u<91> t<STRING_CONST> p<95> s<92> l<7:29> el<7:33>
                                                  n<observe> u<92> t<STRING_CONST> p<95> s<94> l<7:34> el<7:41>
                                                  n<> u<94> t<Select> p<95> c<93> l<7:41> el<7:41>
                                                    n<> u<93> t<Bit_select> p<94> l<7:41> el<7:41>
                                          n<> u<129> t<Action_block> p<130> c<110> l<7:43> el<7:106>
                                            n<> u<110> t<Statement> p<129> c<109> s<128> l<7:43> el<7:59>
                                              n<> u<109> t<Statement_item> p<110> c<108> l<7:43> el<7:59>
                                                n<> u<108> t<Subroutine_call_statement> p<109> c<107> l<7:43> el<7:59>
                                                  n<> u<107> t<Subroutine_call> p<108> c<100> l<7:43> el<7:58>
                                                    n<> u<100> t<Dollar_keyword> p<107> s<101> l<7:43> el<7:44>
                                                    n<display> u<101> t<STRING_CONST> p<107> s<106> l<7:44> el<7:51>
                                                    n<> u<106> t<Argument_list> p<107> c<105> l<7:52> el<7:57>
                                                      n<> u<105> t<Expression> p<106> c<104> l<7:52> el<7:57>
                                                        n<> u<104> t<Primary> p<105> c<103> l<7:52> el<7:57>
                                                          n<> u<103> t<Primary_literal> p<104> c<102> l<7:52> el<7:57>
                                                            n<"OK!"> u<102> t<STRING_LITERAL> p<103> l<7:52> el<7:57>
                                            n<> u<128> t<ELSE> p<129> s<127> l<7:60> el<7:64>
                                            n<> u<127> t<Statement_or_null> p<129> c<126> l<7:65> el<7:106>
                                              n<> u<126> t<Statement> p<127> c<125> l<7:65> el<7:106>
                                                n<> u<125> t<Statement_item> p<126> c<124> l<7:65> el<7:106>
                                                  n<> u<124> t<Subroutine_call_statement> p<125> c<123> l<7:65> el<7:106>
                                                    n<> u<123> t<Subroutine_call> p<124> c<111> l<7:65> el<7:105>
                                                      n<> u<111> t<Dollar_keyword> p<123> s<112> l<7:65> el<7:66>
                                                      n<fatal> u<112> t<STRING_CONST> p<123> s<122> l<7:66> el<7:71>
                                                      n<> u<122> t<Argument_list> p<123> c<116> l<7:72> el<7:104>
                                                        n<> u<116> t<Expression> p<122> c<115> s<121> l<7:72> el<7:73>
                                                          n<> u<115> t<Primary> p<116> c<114> l<7:72> el<7:73>
                                                            n<> u<114> t<Primary_literal> p<115> c<113> l<7:72> el<7:73>
                                                              n<1> u<113> t<INT_CONST> p<114> l<7:72> el<7:73>
                                                        n<> u<121> t<Argument> p<122> c<120> l<7:75> el<7:104>
                                                          n<> u<120> t<Expression> p<121> c<119> l<7:75> el<7:104>
                                                            n<> u<119> t<Primary> p<120> c<118> l<7:75> el<7:104>
                                                              n<> u<118> t<Primary_literal> p<119> c<117> l<7:75> el<7:104>
                                                                n<"intf.drive != intf.observe!"> u<117> t<STRING_LITERAL> p<118> l<7:75> el<7:104>
                    n<> u<163> t<Statement_or_null> p<240> c<162> s<223> l<8:5> el<8:25>
                      n<> u<162> t<Statement> p<163> c<161> l<8:5> el<8:25>
                        n<> u<161> t<Statement_item> p<162> c<160> l<8:5> el<8:25>
                          n<> u<160> t<Procedural_timing_control_statement> p<161> c<143> l<8:5> el<8:25>
                            n<> u<143> t<Procedural_timing_control> p<160> c<142> s<159> l<8:5> el<8:9>
                              n<> u<142> t<Delay_control> p<143> c<141> l<8:5> el<8:9>
                                n<#100> u<141> t<INT_CONST> p<142> l<8:5> el<8:9>
                            n<> u<159> t<Statement_or_null> p<160> c<158> l<8:10> el<8:25>
                              n<> u<158> t<Statement> p<159> c<157> l<8:10> el<8:25>
                                n<> u<157> t<Statement_item> p<158> c<156> l<8:10> el<8:25>
                                  n<> u<156> t<Blocking_assignment> p<157> c<155> l<8:10> el<8:24>
                                    n<> u<155> t<Operator_assignment> p<156> c<149> l<8:10> el<8:24>
                                      n<> u<149> t<Variable_lvalue> p<155> c<145> s<150> l<8:10> el<8:20>
                                        n<> u<145> t<Ps_or_hierarchical_identifier> p<149> c<144> s<148> l<8:10> el<8:14>
                                          n<intf> u<144> t<STRING_CONST> p<145> l<8:10> el<8:14>
                                        n<> u<148> t<Select> p<149> c<146> l<8:14> el<8:20>
                                          n<drive> u<146> t<STRING_CONST> p<148> s<147> l<8:15> el<8:20>
                                          n<> u<147> t<Bit_select> p<148> l<8:21> el<8:21>
                                      n<> u<150> t<AssignOp_Assign> p<155> s<154> l<8:21> el<8:22>
                                      n<> u<154> t<Expression> p<155> c<153> l<8:23> el<8:24>
                                        n<> u<153> t<Primary> p<154> c<152> l<8:23> el<8:24>
                                          n<> u<152> t<Primary_literal> p<153> c<151> l<8:23> el<8:24>
                                            n<1> u<151> t<INT_CONST> p<152> l<8:23> el<8:24>
                    n<> u<223> t<Statement_or_null> p<240> c<222> s<238> l<9:5> el<9:106>
                      n<> u<222> t<Statement> p<223> c<221> l<9:5> el<9:106>
                        n<> u<221> t<Statement_item> p<222> c<220> l<9:5> el<9:106>
                          n<> u<220> t<Procedural_timing_control_statement> p<221> c<166> l<9:5> el<9:106>
                            n<> u<166> t<Procedural_timing_control> p<220> c<165> s<219> l<9:5> el<9:7>
                              n<> u<165> t<Delay_control> p<166> c<164> l<9:5> el<9:7>
                                n<#1> u<164> t<INT_CONST> p<165> l<9:5> el<9:7>
                            n<> u<219> t<Statement_or_null> p<220> c<218> l<9:8> el<9:106>
                              n<> u<218> t<Statement> p<219> c<217> l<9:8> el<9:106>
                                n<> u<217> t<Statement_item> p<218> c<216> l<9:8> el<9:106>
                                  n<> u<216> t<Procedural_assertion_statement> p<217> c<215> l<9:8> el<9:106>
                                    n<> u<215> t<Immediate_assertion_statement> p<216> c<214> l<9:8> el<9:106>
                                      n<> u<214> t<Simple_immediate_assertion_statement> p<215> c<213> l<9:8> el<9:106>
                                        n<> u<213> t<Simple_immediate_assert_statement> p<214> c<182> l<9:8> el<9:106>
                                          n<> u<182> t<Expression> p<213> c<173> s<212> l<9:15> el<9:41>
                                            n<> u<173> t<Expression> p<182> c<172> s<181> l<9:15> el<9:25>
                                              n<> u<172> t<Primary> p<173> c<171> l<9:15> el<9:25>
                                                n<> u<171> t<Complex_func_call> p<172> c<167> l<9:15> el<9:25>
                                                  n<intf> u<167> t<STRING_CONST> p<171> s<168> l<9:15> el<9:19>
                                                  n<drive> u<168> t<STRING_CONST> p<171> s<170> l<9:20> el<9:25>
                                                  n<> u<170> t<Select> p<171> c<169> l<9:26> el<9:26>
                                                    n<> u<169> t<Bit_select> p<170> l<9:26> el<9:26>
                                            n<> u<181> t<BinOp_Equiv> p<182> s<180> l<9:26> el<9:28>
                                            n<> u<180> t<Expression> p<182> c<179> l<9:29> el<9:41>
                                              n<> u<179> t<Primary> p<180> c<178> l<9:29> el<9:41>
                                                n<> u<178> t<Complex_func_call> p<179> c<174> l<9:29> el<9:41>
                                                  n<intf> u<174> t<STRING_CONST> p<178> s<175> l<9:29> el<9:33>
                                                  n<observe> u<175> t<STRING_CONST> p<178> s<177> l<9:34> el<9:41>
                                                  n<> u<177> t<Select> p<178> c<176> l<9:41> el<9:41>
                                                    n<> u<176> t<Bit_select> p<177> l<9:41> el<9:41>
                                          n<> u<212> t<Action_block> p<213> c<193> l<9:43> el<9:106>
                                            n<> u<193> t<Statement> p<212> c<192> s<211> l<9:43> el<9:59>
                                              n<> u<192> t<Statement_item> p<193> c<191> l<9:43> el<9:59>
                                                n<> u<191> t<Subroutine_call_statement> p<192> c<190> l<9:43> el<9:59>
                                                  n<> u<190> t<Subroutine_call> p<191> c<183> l<9:43> el<9:58>
                                                    n<> u<183> t<Dollar_keyword> p<190> s<184> l<9:43> el<9:44>
                                                    n<display> u<184> t<STRING_CONST> p<190> s<189> l<9:44> el<9:51>
                                                    n<> u<189> t<Argument_list> p<190> c<188> l<9:52> el<9:57>
                                                      n<> u<188> t<Expression> p<189> c<187> l<9:52> el<9:57>
                                                        n<> u<187> t<Primary> p<188> c<186> l<9:52> el<9:57>
                                                          n<> u<186> t<Primary_literal> p<187> c<185> l<9:52> el<9:57>
                                                            n<"OK!"> u<185> t<STRING_LITERAL> p<186> l<9:52> el<9:57>
                                            n<> u<211> t<ELSE> p<212> s<210> l<9:60> el<9:64>
                                            n<> u<210> t<Statement_or_null> p<212> c<209> l<9:65> el<9:106>
                                              n<> u<209> t<Statement> p<210> c<208> l<9:65> el<9:106>
                                                n<> u<208> t<Statement_item> p<209> c<207> l<9:65> el<9:106>
                                                  n<> u<207> t<Subroutine_call_statement> p<208> c<206> l<9:65> el<9:106>
                                                    n<> u<206> t<Subroutine_call> p<207> c<194> l<9:65> el<9:105>
                                                      n<> u<194> t<Dollar_keyword> p<206> s<195> l<9:65> el<9:66>
                                                      n<fatal> u<195> t<STRING_CONST> p<206> s<205> l<9:66> el<9:71>
                                                      n<> u<205> t<Argument_list> p<206> c<199> l<9:72> el<9:104>
                                                        n<> u<199> t<Expression> p<205> c<198> s<204> l<9:72> el<9:73>
                                                          n<> u<198> t<Primary> p<199> c<197> l<9:72> el<9:73>
                                                            n<> u<197> t<Primary_literal> p<198> c<196> l<9:72> el<9:73>
                                                              n<1> u<196> t<INT_CONST> p<197> l<9:72> el<9:73>
                                                        n<> u<204> t<Argument> p<205> c<203> l<9:75> el<9:104>
                                                          n<> u<203> t<Expression> p<204> c<202> l<9:75> el<9:104>
                                                            n<> u<202> t<Primary> p<203> c<201> l<9:75> el<9:104>
                                                              n<> u<201> t<Primary_literal> p<202> c<200> l<9:75> el<9:104>
                                                                n<"intf.drive != intf.observe!"> u<200> t<STRING_LITERAL> p<201> l<9:75> el<9:104>
                    n<> u<238> t<Statement_or_null> p<240> c<237> s<239> l<10:5> el<10:20>
                      n<> u<237> t<Statement> p<238> c<236> l<10:5> el<10:20>
                        n<> u<236> t<Statement_item> p<237> c<235> l<10:5> el<10:20>
                          n<> u<235> t<Procedural_timing_control_statement> p<236> c<226> l<10:5> el<10:20>
                            n<> u<226> t<Procedural_timing_control> p<235> c<225> s<234> l<10:5> el<10:9>
                              n<> u<225> t<Delay_control> p<226> c<224> l<10:5> el<10:9>
                                n<#100> u<224> t<INT_CONST> p<225> l<10:5> el<10:9>
                            n<> u<234> t<Statement_or_null> p<235> c<233> l<10:10> el<10:20>
                              n<> u<233> t<Statement> p<234> c<232> l<10:10> el<10:20>
                                n<> u<232> t<Statement_item> p<233> c<231> l<10:10> el<10:20>
                                  n<> u<231> t<Subroutine_call_statement> p<232> c<230> l<10:10> el<10:20>
                                    n<> u<230> t<Subroutine_call> p<231> c<227> l<10:10> el<10:19>
                                      n<> u<227> t<Dollar_keyword> p<230> s<228> l<10:10> el<10:11>
                                      n<finish> u<228> t<STRING_CONST> p<230> s<229> l<10:11> el<10:17>
                                      n<> u<229> t<Argument_list> p<230> l<10:18> el<10:18>
                    n<> u<239> t<END> p<240> l<11:3> el<11:6>
        n<> u<246> t<ENDPROGRAM> p<247> l<12:1> el<12:11>
    n<> u<334> t<Description> p<335> c<333> l<15:1> el<20:10>
      n<> u<333> t<Module_declaration> p<334> c<253> l<15:1> el<20:10>
        n<> u<253> t<Module_nonansi_header> p<333> c<249> s<263> l<15:1> el<15:14>
          n<module> u<249> t<Module_keyword> p<253> s<250> l<15:1> el<15:7>
          n<TOP> u<250> t<STRING_CONST> p<253> s<251> l<15:8> el<15:11>
          n<> u<251> t<Package_import_declaration_list> p<253> s<252> l<15:11> el<15:11>
          n<> u<252> t<Port_list> p<253> l<15:11> el<15:13>
        n<> u<263> t<Module_item> p<333> c<262> s<294> l<16:3> el<16:22>
          n<> u<262> t<Non_port_module_item> p<263> c<261> l<16:3> el<16:22>
            n<> u<261> t<Module_or_generate_item> p<262> c<260> l<16:3> el<16:22>
              n<> u<260> t<Module_instantiation> p<261> c<254> l<16:3> el<16:22>
                n<ConnectTB> u<254> t<STRING_CONST> p<260> s<259> l<16:3> el<16:12>
                n<> u<259> t<Hierarchical_instance> p<260> c<256> l<16:13> el<16:21>
                  n<> u<256> t<Name_of_instance> p<259> c<255> s<258> l<16:13> el<16:19>
                    n<conntb> u<255> t<STRING_CONST> p<256> l<16:13> el<16:19>
                  n<> u<258> t<Port_connection_list> p<259> c<257> l<16:20> el<16:20>
                    n<> u<257> t<Ordered_port_connection> p<258> l<16:20> el<16:20>
        n<> u<294> t<Module_item> p<333> c<293> s<314> l<17:3> el<17:52>
          n<> u<293> t<Non_port_module_item> p<294> c<292> l<17:3> el<17:52>
            n<> u<292> t<Module_or_generate_item> p<293> c<291> l<17:3> el<17:52>
              n<> u<291> t<Module_instantiation> p<292> c<264> l<17:3> el<17:52>
                n<dut> u<264> t<STRING_CONST> p<291> s<290> l<17:3> el<17:6>
                n<> u<290> t<Hierarchical_instance> p<291> c<266> l<17:7> el<17:51>
                  n<> u<266> t<Name_of_instance> p<290> c<265> s<289> l<17:7> el<17:11>
                    n<dut1> u<265> t<STRING_CONST> p<266> l<17:7> el<17:11>
                  n<> u<289> t<Port_connection_list> p<290> c<277> l<17:13> el<17:49>
                    n<> u<277> t<Named_port_connection> p<289> c<267> s<288> l<17:13> el<17:29>
                      n<i> u<267> t<STRING_CONST> p<277> s<275> l<17:14> el<17:15>
                      n<> u<275> t<OPEN_PARENS> p<277> s<274> l<17:15> el<17:16>
                      n<> u<274> t<Expression> p<277> c<273> s<276> l<17:16> el<17:28>
                        n<> u<273> t<Primary> p<274> c<272> l<17:16> el<17:28>
                          n<> u<272> t<Complex_func_call> p<273> c<268> l<17:16> el<17:28>
                            n<conntb> u<268> t<STRING_CONST> p<272> s<269> l<17:16> el<17:22>
                            n<drive> u<269> t<STRING_CONST> p<272> s<271> l<17:23> el<17:28>
                            n<> u<271> t<Select> p<272> c<270> l<17:28> el<17:28>
                              n<> u<270> t<Bit_select> p<271> l<17:28> el<17:28>
                      n<> u<276> t<CLOSE_PARENS> p<277> l<17:28> el<17:29>
                    n<> u<288> t<Named_port_connection> p<289> c<278> l<17:31> el<17:49>
                      n<o> u<278> t<STRING_CONST> p<288> s<286> l<17:32> el<17:33>
                      n<> u<286> t<OPEN_PARENS> p<288> s<285> l<17:33> el<17:34>
                      n<> u<285> t<Expression> p<288> c<284> s<287> l<17:34> el<17:48>
                        n<> u<284> t<Primary> p<285> c<283> l<17:34> el<17:48>
                          n<> u<283> t<Complex_func_call> p<284> c<279> l<17:34> el<17:48>
                            n<conntb> u<279> t<STRING_CONST> p<283> s<280> l<17:34> el<17:40>
                            n<observe> u<280> t<STRING_CONST> p<283> s<282> l<17:41> el<17:48>
                            n<> u<282> t<Select> p<283> c<281> l<17:48> el<17:48>
                              n<> u<281> t<Bit_select> p<282> l<17:48> el<17:48>
                      n<> u<287> t<CLOSE_PARENS> p<288> l<17:48> el<17:49>
        n<> u<314> t<Module_item> p<333> c<313> s<331> l<18:3> el<18:35>
          n<> u<313> t<Non_port_module_item> p<314> c<312> l<18:3> el<18:35>
            n<> u<312> t<Module_or_generate_item> p<313> c<311> l<18:3> el<18:35>
              n<> u<311> t<Module_instantiation> p<312> c<295> l<18:3> el<18:35>
                n<TESTBENCH> u<295> t<STRING_CONST> p<311> s<310> l<18:3> el<18:12>
                n<> u<310> t<Hierarchical_instance> p<311> c<297> l<18:13> el<18:34>
                  n<> u<297> t<Name_of_instance> p<310> c<296> s<309> l<18:13> el<18:15>
                    n<tb> u<296> t<STRING_CONST> p<297> l<18:13> el<18:15>
                  n<> u<309> t<Port_connection_list> p<310> c<308> l<18:16> el<18:32>
                    n<> u<308> t<Named_port_connection> p<309> c<298> l<18:16> el<18:32>
                      n<intf> u<298> t<STRING_CONST> p<308> s<306> l<18:17> el<18:21>
                      n<> u<306> t<OPEN_PARENS> p<308> s<305> l<18:21> el<18:22>
                      n<> u<305> t<Expression> p<308> c<304> s<307> l<18:22> el<18:31>
                        n<> u<304> t<Primary> p<305> c<303> l<18:22> el<18:31>
                          n<> u<303> t<Complex_func_call> p<304> c<299> l<18:22> el<18:31>
                            n<conntb> u<299> t<STRING_CONST> p<303> s<300> l<18:22> el<18:28>
                            n<tb> u<300> t<STRING_CONST> p<303> s<302> l<18:29> el<18:31>
                            n<> u<302> t<Select> p<303> c<301> l<18:31> el<18:31>
                              n<> u<301> t<Bit_select> p<302> l<18:31> el<18:31>
                      n<> u<307> t<CLOSE_PARENS> p<308> l<18:31> el<18:32>
        n<> u<331> t<Module_item> p<333> c<330> s<332> l<19:3> el<19:32>
          n<> u<330> t<Non_port_module_item> p<331> c<329> l<19:3> el<19:32>
            n<> u<329> t<Module_or_generate_item> p<330> c<328> l<19:3> el<19:32>
              n<> u<328> t<Module_instantiation> p<329> c<315> l<19:3> el<19:32>
                n<OBSERVER> u<315> t<STRING_CONST> p<328> s<327> l<19:3> el<19:11>
                n<> u<327> t<Hierarchical_instance> p<328> c<317> l<19:12> el<19:30>
                  n<> u<317> t<Name_of_instance> p<327> c<316> s<326> l<19:12> el<19:15>
                    n<obs> u<316> t<STRING_CONST> p<317> l<19:12> el<19:15>
                  n<> u<326> t<Port_connection_list> p<327> c<325> l<19:16> el<19:29>
                    n<> u<325> t<Named_port_connection> p<326> c<318> l<19:16> el<19:29>
                      n<intf> u<318> t<STRING_CONST> p<325> s<323> l<19:17> el<19:21>
                      n<> u<323> t<OPEN_PARENS> p<325> s<322> l<19:21> el<19:22>
                      n<> u<322> t<Expression> p<325> c<321> s<324> l<19:22> el<19:28>
                        n<> u<321> t<Primary> p<322> c<320> l<19:22> el<19:28>
                          n<> u<320> t<Primary_literal> p<321> c<319> l<19:22> el<19:28>
                            n<conntb> u<319> t<STRING_CONST> p<320> l<19:22> el<19:28>
                      n<> u<324> t<CLOSE_PARENS> p<325> l<19:28> el<19:29>
        n<> u<332> t<ENDMODULE> p<333> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:2:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:9:1: No timescale set for "ConnectTB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:22:1: No timescale set for "middle".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:26:1: No timescale set for "SUB".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:30:1: No timescale set for "OBSERVER".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:1:1: No timescale set for "TESTBENCH".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:15:1: No timescale set for "TOP".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:9:1: Compile interface "work@ConnectTB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:30:1: Compile module "work@OBSERVER".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:26:1: Compile module "work@SUB".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:15:1: Compile module "work@TOP".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:2:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:22:1: Compile module "work@middle".
[INF:CP0306] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:1:1: Compile program "work@TESTBENCH".
[WRN:CP0310] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:30:27: Port "intf" definition missing its direction (input, output, inout).
[WRN:CP0310] ${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v:22:26: Port "intf" definition missing its direction (input, output, inout).
[WRN:CP0314] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:1:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
Constant                                              10
ContAssign                                             4
DelayControl                                           4
Design                                                 1
HierPath                                              17
IODecl                                                 4
ImmediateAssert                                        2
Initial                                                1
Interface                                              1
LogicNet                                               8
LogicTypespec                                         12
LogicVar                                               2
Modport                                                2
Module                                                 5
ModuleTypespec                                         7
Operation                                              2
Port                                                  14
Program                                                1
RefModule                                              7
RefObj                                                40
RefTypespec                                           12
SourceFile                                             2
SysFuncCall                                            9
=== UHDM Object Stats End ===
[ERR:UH0703] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:1:1: Internal Error(9) : adding wrong object type (Program) in a actual_instance group!.
[ERR:UH0734] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:7:20: Failed to bind object: "id: 117, name: drive".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:7:20: Illegal implicit net "id:117, name: drive".
[ERR:UH0734] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:7:34: Failed to bind object: "id: 121, name: observe".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:7:34: Illegal implicit net "id:121, name: observe".
[ERR:UH0734] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:9:20: Failed to bind object: "id: 137, name: drive".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:9:20: Illegal implicit net "id:137, name: drive".
[ERR:UH0734] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:9:34: Failed to bind object: "id: 141, name: observe".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:9:34: Illegal implicit net "id:141, name: observe".
[ERR:UH0734] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:5:51: Failed to bind object: "id: 99, name: drive".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:5:51: Illegal implicit net "id:99, name: drive".
[ERR:UH0734] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:5:63: Failed to bind object: "id: 102, name: observe".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:5:63: Illegal implicit net "id:102, name: observe".
[ERR:UH0734] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:6:10: Failed to bind object: "id: 106, name: drive".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:6:10: Illegal implicit net "id:106, name: drive".
[ERR:UH0734] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:8:15: Failed to bind object: "id: 126, name: drive".
[ERR:EL0535] ${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v:8:15: Illegal implicit net "id:126, name: drive".
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneNetModPortGeneric/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v
  |vpiParent:
  \_Design: (unnamed)
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v
  |vpiParent:
  \_Design: (unnamed)
|vpiAllInterfaces:
\_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ConnectTB
  |vpiVariables:
  \_LogicVar: (work@ConnectTB.drive), line:10:9, endln:10:14
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.drive.logic), line:10:3, endln:10:8
      |vpiParent:
      \_LogicVar: (work@ConnectTB.drive), line:10:9, endln:10:14
      |vpiName:logic
      |vpiFullName:work@ConnectTB.drive.logic
      |vpiActual:
      \_LogicTypespec: , line:10:3, endln:10:8
    |vpiName:drive
    |vpiFullName:work@ConnectTB.drive
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_LogicVar: (work@ConnectTB.observe), line:11:9, endln:11:16
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.observe.logic), line:11:3, endln:11:8
      |vpiParent:
      \_LogicVar: (work@ConnectTB.observe), line:11:9, endln:11:16
      |vpiName:logic
      |vpiFullName:work@ConnectTB.observe.logic
      |vpiActual:
      \_LogicTypespec: , line:11:3, endln:11:8
    |vpiName:observe
    |vpiFullName:work@ConnectTB.observe
    |vpiRandType:1
    |vpiVisibility:1
  |vpiReg:
  \_LogicVar: (work@ConnectTB.drive), line:10:9, endln:10:14
  |vpiReg:
  \_LogicVar: (work@ConnectTB.observe), line:11:9, endln:11:16
  |vpiTypedef:
  \_LogicTypespec: , line:10:3, endln:10:8
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiTypedef:
  \_LogicTypespec: , line:11:3, endln:11:8
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiTypedef:
  \_LogicTypespec: , line:10:3, endln:10:8
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiTypedef:
  \_LogicTypespec: , line:11:3, endln:11:8
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:3, endln:10:8
  |vpiImportTypespec:
  \_LogicVar: (work@ConnectTB.drive), line:10:9, endln:10:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:3, endln:11:8
  |vpiImportTypespec:
  \_LogicVar: (work@ConnectTB.observe), line:11:9, endln:11:16
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:3, endln:10:8
  |vpiImportTypespec:
  \_LogicNet: (work@ConnectTB.drive), line:10:9, endln:10:14
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.drive), line:10:3, endln:10:8
      |vpiParent:
      \_LogicNet: (work@ConnectTB.drive), line:10:9, endln:10:14
      |vpiFullName:work@ConnectTB.drive
      |vpiActual:
      \_LogicTypespec: , line:10:3, endln:10:8
    |vpiName:drive
    |vpiFullName:work@ConnectTB.drive
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:3, endln:11:8
  |vpiImportTypespec:
  \_LogicNet: (work@ConnectTB.observe), line:11:9, endln:11:16
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiTypespec:
    \_RefTypespec: (work@ConnectTB.observe), line:11:3, endln:11:8
      |vpiParent:
      \_LogicNet: (work@ConnectTB.observe), line:11:9, endln:11:16
      |vpiFullName:work@ConnectTB.observe
      |vpiActual:
      \_LogicTypespec: , line:11:3, endln:11:8
    |vpiName:observe
    |vpiFullName:work@ConnectTB.observe
    |vpiNetType:36
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_LogicNet: (work@ConnectTB.drive), line:10:9, endln:10:14
  |vpiNet:
  \_LogicNet: (work@ConnectTB.observe), line:11:9, endln:11:16
  |vpiModport:
  \_Modport: (dut), line:12:11, endln:12:14
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiName:dut
  |vpiModport:
  \_Modport: (tb), line:16:11, endln:16:13
    |vpiParent:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
    |vpiName:tb
|vpiAllPrograms:
\_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@TESTBENCH
  |vpiDefName:work@TESTBENCH
  |vpiProcess:
  \_Initial: , line:2:3, endln:11:6
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
    |vpiStmt:
    \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
      |vpiParent:
      \_Initial: , line:2:3, endln:11:6
      |vpiFullName:work@TESTBENCH
      |vpiImportTypespec:
      \_ImmediateAssert: , line:7:8, endln:7:106
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiExpr:
        \_Operation: , line:7:15, endln:7:41
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:106
          |vpiOpType:14
          |vpiOperand:
          \_HierPath: (intf.drive), line:7:15, endln:7:25
            |vpiParent:
            \_Operation: , line:7:15, endln:7:41
            |vpiActual:
            \_RefObj: (intf), line:7:15, endln:7:19
              |vpiParent:
              \_HierPath: (intf.drive), line:7:15, endln:7:25
              |vpiName:intf
              |vpiActual:
              \_Port: (intf), line:1:31, endln:1:35
            |vpiActual:
            \_RefObj: (work@TESTBENCH.drive), line:7:20, endln:7:25
              |vpiParent:
              \_HierPath: (intf.drive), line:7:15, endln:7:25
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
            |vpiName:intf.drive
          |vpiOperand:
          \_HierPath: (intf.observe), line:7:29, endln:7:41
            |vpiParent:
            \_Operation: , line:7:15, endln:7:41
            |vpiActual:
            \_RefObj: (intf), line:7:29, endln:7:33
              |vpiParent:
              \_HierPath: (intf.observe), line:7:29, endln:7:41
              |vpiName:intf
              |vpiActual:
              \_Port: (intf), line:1:31, endln:1:35
            |vpiActual:
            \_RefObj: (work@TESTBENCH.observe), line:7:34, endln:7:41
              |vpiParent:
              \_HierPath: (intf.observe), line:7:29, endln:7:41
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
            |vpiName:intf.observe
        |vpiStmt:
        \_SysFuncCall: ($display), line:7:43, endln:7:58
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:106
          |vpiArgument:
          \_Constant: , line:7:52, endln:7:57
            |vpiParent:
            \_SysFuncCall: ($display), line:7:43, endln:7:58
            |vpiDecompile:"OK!"
            |vpiSize:24
            |STRING:OK!
            |vpiConstType:6
          |vpiName:$display
        |vpiElseStmt:
        \_SysFuncCall: ($fatal), line:7:65, endln:7:105
          |vpiParent:
          \_ImmediateAssert: , line:7:8, endln:7:106
          |vpiArgument:
          \_Constant: , line:7:72, endln:7:73
            |vpiParent:
            \_SysFuncCall: ($fatal), line:7:65, endln:7:105
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiArgument:
          \_Constant: , line:7:75, endln:7:104
            |vpiParent:
            \_SysFuncCall: ($fatal), line:7:65, endln:7:105
            |vpiDecompile:"intf.drive != intf.observe!"
            |vpiSize:216
            |STRING:intf.drive != intf.observe!
            |vpiConstType:6
          |vpiName:$fatal
      |vpiImportTypespec:
      \_ImmediateAssert: , line:9:8, endln:9:106
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiExpr:
        \_Operation: , line:9:15, endln:9:41
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:106
          |vpiOpType:14
          |vpiOperand:
          \_HierPath: (intf.drive), line:9:15, endln:9:25
            |vpiParent:
            \_Operation: , line:9:15, endln:9:41
            |vpiActual:
            \_RefObj: (intf), line:9:15, endln:9:19
              |vpiParent:
              \_HierPath: (intf.drive), line:9:15, endln:9:25
              |vpiName:intf
              |vpiActual:
              \_Port: (intf), line:1:31, endln:1:35
            |vpiActual:
            \_RefObj: (work@TESTBENCH.drive), line:9:20, endln:9:25
              |vpiParent:
              \_HierPath: (intf.drive), line:9:15, endln:9:25
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
            |vpiName:intf.drive
          |vpiOperand:
          \_HierPath: (intf.observe), line:9:29, endln:9:41
            |vpiParent:
            \_Operation: , line:9:15, endln:9:41
            |vpiActual:
            \_RefObj: (intf), line:9:29, endln:9:33
              |vpiParent:
              \_HierPath: (intf.observe), line:9:29, endln:9:41
              |vpiName:intf
              |vpiActual:
              \_Port: (intf), line:1:31, endln:1:35
            |vpiActual:
            \_RefObj: (work@TESTBENCH.observe), line:9:34, endln:9:41
              |vpiParent:
              \_HierPath: (intf.observe), line:9:29, endln:9:41
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
            |vpiName:intf.observe
        |vpiStmt:
        \_SysFuncCall: ($display), line:9:43, endln:9:58
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:106
          |vpiArgument:
          \_Constant: , line:9:52, endln:9:57
            |vpiParent:
            \_SysFuncCall: ($display), line:9:43, endln:9:58
            |vpiDecompile:"OK!"
            |vpiSize:24
            |STRING:OK!
            |vpiConstType:6
          |vpiName:$display
        |vpiElseStmt:
        \_SysFuncCall: ($fatal), line:9:65, endln:9:105
          |vpiParent:
          \_ImmediateAssert: , line:9:8, endln:9:106
          |vpiArgument:
          \_Constant: , line:9:72, endln:9:73
            |vpiParent:
            \_SysFuncCall: ($fatal), line:9:65, endln:9:105
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiArgument:
          \_Constant: , line:9:75, endln:9:104
            |vpiParent:
            \_SysFuncCall: ($fatal), line:9:65, endln:9:105
            |vpiDecompile:"intf.drive != intf.observe!"
            |vpiSize:216
            |STRING:intf.drive != intf.observe!
            |vpiConstType:6
          |vpiName:$fatal
      |vpiStmt:
      \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_Constant: , line:3:15, endln:3:25
          |vpiParent:
          \_SysFuncCall: ($dumpfile), line:3:5, endln:3:26
          |vpiDecompile:"test.vcd"
          |vpiSize:64
          |STRING:test.vcd
          |vpiConstType:6
        |vpiName:$dumpfile
      |vpiStmt:
      \_SysFuncCall: ($dumpvars), line:4:5, endln:4:14
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiName:$dumpvars
      |vpiStmt:
      \_SysFuncCall: ($monitor), line:5:5, endln:5:71
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiArgument:
        \_Constant: , line:5:14, endln:5:39
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:71
          |vpiDecompile:"@%0dns i = %0d, o = %0d"
          |vpiSize:184
          |STRING:@%0dns i = %0d, o = %0d
          |vpiConstType:6
        |vpiArgument:
        \_SysFuncCall: ($time), line:5:40, endln:5:45
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:71
          |vpiName:$time
        |vpiArgument:
        \_HierPath: (intf.drive), line:5:46, endln:5:56
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:71
          |vpiActual:
          \_RefObj: (intf), line:5:46, endln:5:50
            |vpiParent:
            \_HierPath: (intf.drive), line:5:46, endln:5:56
            |vpiName:intf
            |vpiActual:
            \_Port: (intf), line:1:31, endln:1:35
          |vpiActual:
          \_RefObj: (work@TESTBENCH.drive), line:5:51, endln:5:56
            |vpiParent:
            \_HierPath: (intf.drive), line:5:46, endln:5:56
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
          |vpiName:intf.drive
        |vpiArgument:
        \_HierPath: (intf.observe), line:5:58, endln:5:70
          |vpiParent:
          \_SysFuncCall: ($monitor), line:5:5, endln:5:71
          |vpiActual:
          \_RefObj: (intf), line:5:58, endln:5:62
            |vpiParent:
            \_HierPath: (intf.observe), line:5:58, endln:5:70
            |vpiName:intf
            |vpiActual:
            \_Port: (intf), line:1:31, endln:1:35
          |vpiActual:
          \_RefObj: (work@TESTBENCH.observe), line:5:63, endln:5:70
            |vpiParent:
            \_HierPath: (intf.observe), line:5:58, endln:5:70
            |vpiName:observe
            |vpiFullName:work@TESTBENCH.observe
          |vpiName:intf.observe
        |vpiName:$monitor
      |vpiStmt:
      \_Assignment: , line:6:5, endln:6:19
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:6:18, endln:6:19
          |vpiParent:
          \_Assignment: , line:6:5, endln:6:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_HierPath: (intf.drive), line:6:9, endln:6:15
          |vpiParent:
          \_Assignment: , line:6:5, endln:6:19
          |vpiActual:
          \_RefObj: (intf), line:6:9, endln:6:15
            |vpiParent:
            \_HierPath: (intf.drive), line:6:9, endln:6:15
            |vpiName:intf
            |vpiActual:
            \_Port: (intf), line:1:31, endln:1:35
          |vpiActual:
          \_RefObj: (drive), line:6:10, endln:6:15
            |vpiParent:
            \_HierPath: (intf.drive), line:6:9, endln:6:15
            |vpiName:drive
          |vpiName:intf.drive
      |vpiStmt:
      \_DelayControl: , line:7:5, endln:7:106
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_ImmediateAssert: , line:7:8, endln:7:106
      |vpiStmt:
      \_DelayControl: , line:8:5, endln:8:24
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_Assignment: , line:8:10, endln:8:24
          |vpiParent:
          \_DelayControl: , line:8:5, endln:8:24
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_Constant: , line:8:23, endln:8:24
            |vpiParent:
            \_Assignment: , line:8:10, endln:8:24
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiLhs:
          \_HierPath: (intf.drive), line:8:14, endln:8:20
            |vpiParent:
            \_Assignment: , line:8:10, endln:8:24
            |vpiActual:
            \_RefObj: (intf), line:8:14, endln:8:20
              |vpiParent:
              \_HierPath: (intf.drive), line:8:14, endln:8:20
              |vpiName:intf
              |vpiActual:
              \_Port: (intf), line:1:31, endln:1:35
            |vpiActual:
            \_RefObj: (drive), line:8:15, endln:8:20
              |vpiParent:
              \_HierPath: (intf.drive), line:8:14, endln:8:20
              |vpiName:drive
            |vpiName:intf.drive
      |vpiStmt:
      \_DelayControl: , line:9:5, endln:9:106
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#1
        |vpiStmt:
        \_ImmediateAssert: , line:9:8, endln:9:106
      |vpiStmt:
      \_DelayControl: , line:10:5, endln:10:19
        |vpiParent:
        \_Begin: (work@TESTBENCH), line:2:11, endln:11:6
        |#100
        |vpiStmt:
        \_SysFuncCall: ($finish), line:10:10, endln:10:19
          |vpiParent:
          \_DelayControl: , line:10:5, endln:10:19
          |vpiName:$finish
  |vpiPort:
  \_Port: (intf), line:1:31, endln:1:35
    |vpiParent:
    \_Program: work@TESTBENCH (work@TESTBENCH), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:1:1, endln:12:11
    |vpiName:intf
    |vpiDirection:3
|vpiAllModules:
\_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@OBSERVER
  |vpiImportTypespec:
  \_LogicNet: (work@OBSERVER.intf), line:30:27, endln:30:31
    |vpiParent:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiName:intf
    |vpiFullName:work@OBSERVER.intf
  |vpiImportTypespec:
  \_LogicNet: (work@OBSERVER.observe), line:31:22, endln:31:29
    |vpiParent:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiName:observe
    |vpiFullName:work@OBSERVER.observe
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@OBSERVER.obs), line:31:11, endln:31:14
    |vpiParent:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiName:obs
    |vpiFullName:work@OBSERVER.obs
    |vpiNetType:1
  |vpiDefName:work@OBSERVER
  |vpiNet:
  \_LogicNet: (work@OBSERVER.intf), line:30:27, endln:30:31
  |vpiNet:
  \_LogicNet: (work@OBSERVER.observe), line:31:22, endln:31:29
  |vpiNet:
  \_LogicNet: (work@OBSERVER.obs), line:31:11, endln:31:14
  |vpiPort:
  \_Port: (intf), line:30:27, endln:30:31
    |vpiParent:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiName:intf
    |vpiDirection:3
  |vpiContAssign:
  \_ContAssign: , line:31:11, endln:31:29
    |vpiParent:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiRhs:
    \_HierPath: (intf.observe), line:31:17, endln:31:29
      |vpiParent:
      \_ContAssign: , line:31:11, endln:31:29
      |vpiActual:
      \_RefObj: (intf), line:31:17, endln:31:21
        |vpiParent:
        \_HierPath: (intf.observe), line:31:17, endln:31:29
        |vpiName:intf
        |vpiActual:
        \_LogicNet: (work@OBSERVER.intf), line:30:27, endln:30:31
      |vpiActual:
      \_RefObj: (work@OBSERVER.observe), line:31:22, endln:31:29
        |vpiParent:
        \_HierPath: (intf.observe), line:31:17, endln:31:29
        |vpiName:observe
        |vpiFullName:work@OBSERVER.observe
        |vpiActual:
        \_LogicNet: (work@OBSERVER.observe), line:31:22, endln:31:29
      |vpiName:intf.observe
    |vpiLhs:
    \_RefObj: (work@OBSERVER.obs), line:31:11, endln:31:14
      |vpiParent:
      \_ContAssign: , line:31:11, endln:31:29
      |vpiName:obs
      |vpiFullName:work@OBSERVER.obs
      |vpiActual:
      \_LogicNet: (work@OBSERVER.obs), line:31:11, endln:31:14
|vpiAllModules:
\_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@SUB
  |vpiTypedef:
  \_LogicTypespec: , line:26:19, endln:26:23
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
  |vpiTypedef:
  \_LogicTypespec: , line:26:36, endln:26:39
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
  |vpiTypedef:
  \_LogicTypespec: , line:26:19, endln:26:23
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
  |vpiTypedef:
  \_LogicTypespec: , line:26:36, endln:26:39
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:19, endln:26:23
  |vpiImportTypespec:
  \_LogicNet: (work@SUB.inp), line:26:24, endln:26:27
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiTypespec:
    \_RefTypespec: (work@SUB.inp), line:26:19, endln:26:23
      |vpiParent:
      \_LogicNet: (work@SUB.inp), line:26:24, endln:26:27
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicTypespec: , line:26:19, endln:26:23
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:36, endln:26:39
  |vpiImportTypespec:
  \_LogicNet: (work@SUB.out), line:26:40, endln:26:43
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiTypespec:
    \_RefTypespec: (work@SUB.out), line:26:36, endln:26:39
      |vpiParent:
      \_LogicNet: (work@SUB.out), line:26:40, endln:26:43
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicTypespec: , line:26:36, endln:26:39
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:19, endln:26:23
  |vpiImportTypespec:
  \_LogicTypespec: , line:26:36, endln:26:39
  |vpiDefName:work@SUB
  |vpiNet:
  \_LogicNet: (work@SUB.inp), line:26:24, endln:26:27
  |vpiNet:
  \_LogicNet: (work@SUB.out), line:26:40, endln:26:43
  |vpiPort:
  \_Port: (inp), line:26:24, endln:26:27
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiName:inp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@SUB.inp), line:26:19, endln:26:23
      |vpiParent:
      \_Port: (inp), line:26:24, endln:26:27
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicTypespec: , line:26:19, endln:26:23
  |vpiPort:
  \_Port: (out), line:26:40, endln:26:43
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@SUB.out), line:26:36, endln:26:39
      |vpiParent:
      \_Port: (out), line:26:40, endln:26:43
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicTypespec: , line:26:36, endln:26:39
  |vpiContAssign:
  \_ContAssign: , line:27:10, endln:27:19
    |vpiParent:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiRhs:
    \_RefObj: (work@SUB.inp), line:27:16, endln:27:19
      |vpiParent:
      \_ContAssign: , line:27:10, endln:27:19
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_LogicNet: (work@SUB.inp), line:26:24, endln:26:27
    |vpiLhs:
    \_RefObj: (work@SUB.out), line:27:10, endln:27:13
      |vpiParent:
      \_ContAssign: , line:27:10, endln:27:19
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_LogicNet: (work@SUB.out), line:26:40, endln:26:43
|vpiAllModules:
\_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@TOP
  |vpiTypedef:
  \_ModuleTypespec: (ConnectTB), line:16:3, endln:16:12
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:ConnectTB
  |vpiTypedef:
  \_ModuleTypespec: (dut), line:17:3, endln:17:6
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:dut
  |vpiTypedef:
  \_ModuleTypespec: (TESTBENCH), line:18:3, endln:18:12
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:TESTBENCH
  |vpiTypedef:
  \_ModuleTypespec: (OBSERVER), line:19:3, endln:19:11
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:OBSERVER
  |vpiImportTypespec:
  \_ModuleTypespec: (ConnectTB), line:16:3, endln:16:12
  |vpiImportTypespec:
  \_ModuleTypespec: (dut), line:17:3, endln:17:6
  |vpiImportTypespec:
  \_ModuleTypespec: (TESTBENCH), line:18:3, endln:18:12
  |vpiImportTypespec:
  \_ModuleTypespec: (OBSERVER), line:19:3, endln:19:11
  |vpiImportTypespec:
  \_LogicNet: (work@TOP.drive), line:17:23, endln:17:28
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:drive
    |vpiFullName:work@TOP.drive
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@TOP.observe), line:17:41, endln:17:48
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:observe
    |vpiFullName:work@TOP.observe
    |vpiNetType:1
  |vpiDefName:work@TOP
  |vpiNet:
  \_LogicNet: (work@TOP.drive), line:17:23, endln:17:28
  |vpiNet:
  \_LogicNet: (work@TOP.observe), line:17:41, endln:17:48
  |vpiRefModule:
  \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiRefModule:
  \_RefModule: work@dut (dut1), line:17:3, endln:17:6
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:dut1
    |vpiDefName:work@dut
    |vpiActual:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiPort:
    \_Port: (i), line:17:14, endln:17:15
      |vpiParent:
      \_RefModule: work@dut (dut1), line:17:3, endln:17:6
      |vpiName:i
      |vpiHighConn:
      \_HierPath: (conntb.drive), line:17:16, endln:17:28
        |vpiParent:
        \_Port: (i), line:17:14, endln:17:15
        |vpiActual:
        \_RefObj: (conntb), line:17:16, endln:17:22
          |vpiParent:
          \_HierPath: (conntb.drive), line:17:16, endln:17:28
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
        |vpiActual:
        \_RefObj: (work@TOP.dut1.i.drive), line:17:23, endln:17:28
          |vpiParent:
          \_HierPath: (conntb.drive), line:17:16, endln:17:28
          |vpiName:drive
          |vpiFullName:work@TOP.dut1.i.drive
          |vpiActual:
          \_LogicNet: (work@TOP.drive), line:17:23, endln:17:28
        |vpiName:conntb.drive
    |vpiPort:
    \_Port: (o), line:17:32, endln:17:33
      |vpiParent:
      \_RefModule: work@dut (dut1), line:17:3, endln:17:6
      |vpiName:o
      |vpiHighConn:
      \_HierPath: (conntb.observe), line:17:34, endln:17:48
        |vpiParent:
        \_Port: (o), line:17:32, endln:17:33
        |vpiActual:
        \_RefObj: (conntb), line:17:34, endln:17:40
          |vpiParent:
          \_HierPath: (conntb.observe), line:17:34, endln:17:48
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
        |vpiActual:
        \_RefObj: (work@TOP.dut1.o.observe), line:17:41, endln:17:48
          |vpiParent:
          \_HierPath: (conntb.observe), line:17:34, endln:17:48
          |vpiName:observe
          |vpiFullName:work@TOP.dut1.o.observe
          |vpiActual:
          \_LogicNet: (work@TOP.observe), line:17:41, endln:17:48
        |vpiName:conntb.observe
  |vpiRefModule:
  \_RefModule: work@TESTBENCH (tb), line:18:3, endln:18:12
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:tb
    |vpiDefName:work@TESTBENCH
    |vpiPort:
    \_Port: (intf), line:18:17, endln:18:21
      |vpiParent:
      \_RefModule: work@TESTBENCH (tb), line:18:3, endln:18:12
      |vpiName:intf
      |vpiHighConn:
      \_HierPath: (conntb.tb), line:18:22, endln:18:31
        |vpiParent:
        \_Port: (intf), line:18:17, endln:18:21
        |vpiActual:
        \_RefObj: (conntb), line:18:22, endln:18:28
          |vpiParent:
          \_HierPath: (conntb.tb), line:18:22, endln:18:31
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
        |vpiActual:
        \_RefObj: (work@TOP.tb.intf.tb), line:18:29, endln:18:31
          |vpiParent:
          \_HierPath: (conntb.tb), line:18:22, endln:18:31
          |vpiName:tb
          |vpiFullName:work@TOP.tb.intf.tb
          |vpiActual:
          \_RefModule: work@TESTBENCH (tb), line:18:3, endln:18:12
        |vpiName:conntb.tb
  |vpiRefModule:
  \_RefModule: work@OBSERVER (obs), line:19:3, endln:19:11
    |vpiParent:
    \_Module: work@TOP (work@TOP), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/tb.v, line:15:1, endln:20:10
    |vpiName:obs
    |vpiDefName:work@OBSERVER
    |vpiActual:
    \_Module: work@OBSERVER (work@OBSERVER), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:30:1, endln:32:10
    |vpiPort:
    \_Port: (intf), line:19:17, endln:19:21
      |vpiParent:
      \_RefModule: work@OBSERVER (obs), line:19:3, endln:19:11
      |vpiName:intf
      |vpiHighConn:
      \_RefObj: (work@TOP.obs.intf.conntb), line:19:22, endln:19:28
        |vpiParent:
        \_Port: (intf), line:19:17, endln:19:21
        |vpiName:conntb
        |vpiFullName:work@TOP.obs.intf.conntb
        |vpiActual:
        \_RefModule: work@ConnectTB (conntb), line:16:3, endln:16:12
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_ModuleTypespec: (ConnectTB), line:5:3, endln:5:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:ConnectTB
  |vpiTypedef:
  \_ModuleTypespec: (middle), line:6:3, endln:6:9
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:middle
  |vpiTypedef:
  \_LogicTypespec: , line:2:19, endln:2:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:34, endln:2:37
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:19, endln:2:23
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
  |vpiTypedef:
  \_LogicTypespec: , line:2:34, endln:2:37
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
  |vpiImportTypespec:
  \_ModuleTypespec: (ConnectTB), line:5:3, endln:5:12
  |vpiImportTypespec:
  \_ModuleTypespec: (middle), line:6:3, endln:6:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:19, endln:2:23
  |vpiImportTypespec:
  \_LogicNet: (work@dut.i), line:2:24, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:2:19, endln:2:23
      |vpiParent:
      \_LogicNet: (work@dut.i), line:2:24, endln:2:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: , line:2:19, endln:2:23
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:34, endln:2:37
  |vpiImportTypespec:
  \_LogicNet: (work@dut.o), line:2:38, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:2:34, endln:2:37
      |vpiParent:
      \_LogicNet: (work@dut.o), line:2:38, endln:2:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:2:34, endln:2:37
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:19, endln:2:23
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:34, endln:2:37
  |vpiImportTypespec:
  \_LogicNet: (work@dut.drive), line:3:17, endln:3:22
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:drive
    |vpiFullName:work@dut.drive
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@dut.observe), line:4:21, endln:4:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:observe
    |vpiFullName:work@dut.observe
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.i), line:2:24, endln:2:25
  |vpiNet:
  \_LogicNet: (work@dut.o), line:2:38, endln:2:39
  |vpiNet:
  \_LogicNet: (work@dut.drive), line:3:17, endln:3:22
  |vpiNet:
  \_LogicNet: (work@dut.observe), line:4:21, endln:4:28
  |vpiPort:
  \_Port: (i), line:2:24, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.i), line:2:19, endln:2:23
      |vpiParent:
      \_Port: (i), line:2:24, endln:2:25
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicTypespec: , line:2:19, endln:2:23
  |vpiPort:
  \_Port: (o), line:2:38, endln:2:39
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.o), line:2:34, endln:2:37
      |vpiParent:
      \_Port: (o), line:2:38, endln:2:39
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:2:34, endln:2:37
  |vpiContAssign:
  \_ContAssign: , line:3:10, endln:3:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiRhs:
    \_RefObj: (work@dut.i), line:3:25, endln:3:26
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:26
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiActual:
      \_LogicNet: (work@dut.i), line:2:24, endln:2:25
    |vpiLhs:
    \_HierPath: (conntb.drive), line:3:16, endln:3:22
      |vpiParent:
      \_ContAssign: , line:3:10, endln:3:26
      |vpiActual:
      \_RefObj: (conntb), line:3:16, endln:3:22
        |vpiParent:
        \_HierPath: (conntb.drive), line:3:16, endln:3:22
        |vpiName:conntb
        |vpiActual:
        \_RefModule: work@ConnectTB (conntb), line:5:3, endln:5:12
      |vpiActual:
      \_RefObj: (drive), line:3:17, endln:3:22
        |vpiParent:
        \_HierPath: (conntb.drive), line:3:16, endln:3:22
        |vpiName:drive
        |vpiActual:
        \_LogicNet: (work@dut.drive), line:3:17, endln:3:22
      |vpiName:conntb.drive
  |vpiContAssign:
  \_ContAssign: , line:4:10, endln:4:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiRhs:
    \_HierPath: (conntb.observe), line:4:14, endln:4:28
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:28
      |vpiActual:
      \_RefObj: (conntb), line:4:14, endln:4:20
        |vpiParent:
        \_HierPath: (conntb.observe), line:4:14, endln:4:28
        |vpiName:conntb
        |vpiActual:
        \_RefModule: work@ConnectTB (conntb), line:5:3, endln:5:12
      |vpiActual:
      \_RefObj: (work@dut.observe), line:4:21, endln:4:28
        |vpiParent:
        \_HierPath: (conntb.observe), line:4:14, endln:4:28
        |vpiName:observe
        |vpiFullName:work@dut.observe
        |vpiActual:
        \_LogicNet: (work@dut.observe), line:4:21, endln:4:28
      |vpiName:conntb.observe
    |vpiLhs:
    \_RefObj: (work@dut.o), line:4:10, endln:4:11
      |vpiParent:
      \_ContAssign: , line:4:10, endln:4:28
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicNet: (work@dut.o), line:2:38, endln:2:39
  |vpiRefModule:
  \_RefModule: work@ConnectTB (conntb), line:5:3, endln:5:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:conntb
    |vpiDefName:work@ConnectTB
    |vpiActual:
    \_Interface: work@ConnectTB (work@ConnectTB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:9:1, endln:20:13
  |vpiRefModule:
  \_RefModule: work@middle (middle1), line:6:3, endln:6:9
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
    |vpiName:middle1
    |vpiDefName:work@middle
    |vpiActual:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiPort:
    \_Port: (intf), line:6:20, endln:6:24
      |vpiParent:
      \_RefModule: work@middle (middle1), line:6:3, endln:6:9
      |vpiName:intf
      |vpiHighConn:
      \_HierPath: (conntb.dut), line:6:25, endln:6:35
        |vpiParent:
        \_Port: (intf), line:6:20, endln:6:24
        |vpiActual:
        \_RefObj: (conntb), line:6:25, endln:6:31
          |vpiParent:
          \_HierPath: (conntb.dut), line:6:25, endln:6:35
          |vpiName:conntb
          |vpiActual:
          \_RefModule: work@ConnectTB (conntb), line:5:3, endln:5:12
        |vpiActual:
        \_RefObj: (work@dut.middle1.intf.dut), line:6:32, endln:6:35
          |vpiParent:
          \_HierPath: (conntb.dut), line:6:25, endln:6:35
          |vpiName:dut
          |vpiFullName:work@dut.middle1.intf.dut
          |vpiActual:
          \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:2:1, endln:7:10
        |vpiName:conntb.dut
|vpiAllModules:
\_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@middle
  |vpiTypedef:
  \_ModuleTypespec: (SUB), line:23:3, endln:23:6
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:SUB
  |vpiImportTypespec:
  \_ModuleTypespec: (SUB), line:23:3, endln:23:6
  |vpiImportTypespec:
  \_LogicNet: (work@middle.intf), line:22:26, endln:22:30
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:intf
    |vpiFullName:work@middle.intf
  |vpiImportTypespec:
  \_LogicNet: (work@middle.drive), line:23:22, endln:23:27
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:drive
    |vpiFullName:work@middle.drive
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@middle.observe), line:23:40, endln:23:47
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:observe
    |vpiFullName:work@middle.observe
    |vpiNetType:1
  |vpiDefName:work@middle
  |vpiNet:
  \_LogicNet: (work@middle.intf), line:22:26, endln:22:30
  |vpiNet:
  \_LogicNet: (work@middle.drive), line:23:22, endln:23:27
  |vpiNet:
  \_LogicNet: (work@middle.observe), line:23:40, endln:23:47
  |vpiPort:
  \_Port: (intf), line:22:26, endln:22:30
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:intf
    |vpiDirection:3
  |vpiRefModule:
  \_RefModule: work@SUB (sub1), line:23:3, endln:23:6
    |vpiParent:
    \_Module: work@middle (work@middle), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:22:1, endln:24:10
    |vpiName:sub1
    |vpiDefName:work@SUB
    |vpiActual:
    \_Module: work@SUB (work@SUB), file:${SURELOG_DIR}/tests/OneNetModPortGeneric/dut.v, line:26:1, endln:28:10
    |vpiPort:
    \_Port: (inp), line:23:13, endln:23:16
      |vpiParent:
      \_RefModule: work@SUB (sub1), line:23:3, endln:23:6
      |vpiName:inp
      |vpiHighConn:
      \_HierPath: (intf.drive), line:23:17, endln:23:27
        |vpiParent:
        \_Port: (inp), line:23:13, endln:23:16
        |vpiActual:
        \_RefObj: (intf), line:23:17, endln:23:21
          |vpiParent:
          \_HierPath: (intf.drive), line:23:17, endln:23:27
          |vpiName:intf
          |vpiActual:
          \_LogicNet: (work@middle.intf), line:22:26, endln:22:30
        |vpiActual:
        \_RefObj: (work@middle.sub1.inp.drive), line:23:22, endln:23:27
          |vpiParent:
          \_HierPath: (intf.drive), line:23:17, endln:23:27
          |vpiName:drive
          |vpiFullName:work@middle.sub1.inp.drive
          |vpiActual:
          \_LogicNet: (work@middle.drive), line:23:22, endln:23:27
        |vpiName:intf.drive
    |vpiPort:
    \_Port: (out), line:23:31, endln:23:34
      |vpiParent:
      \_RefModule: work@SUB (sub1), line:23:3, endln:23:6
      |vpiName:out
      |vpiHighConn:
      \_HierPath: (intf.observe), line:23:35, endln:23:47
        |vpiParent:
        \_Port: (out), line:23:31, endln:23:34
        |vpiActual:
        \_RefObj: (intf), line:23:35, endln:23:39
          |vpiParent:
          \_HierPath: (intf.observe), line:23:35, endln:23:47
          |vpiName:intf
          |vpiActual:
          \_LogicNet: (work@middle.intf), line:22:26, endln:22:30
        |vpiActual:
        \_RefObj: (work@middle.sub1.out.observe), line:23:40, endln:23:47
          |vpiParent:
          \_HierPath: (intf.observe), line:23:35, endln:23:47
          |vpiName:observe
          |vpiFullName:work@middle.sub1.out.observe
          |vpiActual:
          \_LogicNet: (work@middle.observe), line:23:40, endln:23:47
        |vpiName:intf.observe
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 17
[WARNING] : 10
[   NOTE] : 0
