
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_27648:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:82944*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82944*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27649:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:82947*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82947*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27650:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:82950*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82950*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27651:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:82953*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82953*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27652:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:82956*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82956*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27653:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:82959*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82959*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27654:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:82962*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82962*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27655:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:82965*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82965*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27656:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:82968*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82968*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27657:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:82971*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82971*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27658:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:82974*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82974*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27659:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:82977*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82977*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27660:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:82980*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82980*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27661:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:82983*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82983*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27662:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:82986*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82986*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27663:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a000000; valaddr_reg:x3; val_offset:82989*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82989*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27664:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a000001; valaddr_reg:x3; val_offset:82992*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82992*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27665:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a000003; valaddr_reg:x3; val_offset:82995*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82995*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27666:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a000007; valaddr_reg:x3; val_offset:82998*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 82998*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27667:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a00000f; valaddr_reg:x3; val_offset:83001*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83001*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27668:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a00001f; valaddr_reg:x3; val_offset:83004*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83004*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27669:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a00003f; valaddr_reg:x3; val_offset:83007*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83007*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27670:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a00007f; valaddr_reg:x3; val_offset:83010*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83010*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27671:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a0000ff; valaddr_reg:x3; val_offset:83013*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83013*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27672:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a0001ff; valaddr_reg:x3; val_offset:83016*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83016*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27673:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a0003ff; valaddr_reg:x3; val_offset:83019*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83019*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27674:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a0007ff; valaddr_reg:x3; val_offset:83022*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83022*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27675:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a000fff; valaddr_reg:x3; val_offset:83025*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83025*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27676:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a001fff; valaddr_reg:x3; val_offset:83028*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83028*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27677:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a003fff; valaddr_reg:x3; val_offset:83031*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83031*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27678:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a007fff; valaddr_reg:x3; val_offset:83034*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83034*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27679:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a00ffff; valaddr_reg:x3; val_offset:83037*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83037*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27680:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a01ffff; valaddr_reg:x3; val_offset:83040*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83040*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27681:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a03ffff; valaddr_reg:x3; val_offset:83043*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83043*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27682:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a07ffff; valaddr_reg:x3; val_offset:83046*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83046*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27683:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a0fffff; valaddr_reg:x3; val_offset:83049*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83049*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27684:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a1fffff; valaddr_reg:x3; val_offset:83052*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83052*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27685:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a3fffff; valaddr_reg:x3; val_offset:83055*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83055*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27686:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a400000; valaddr_reg:x3; val_offset:83058*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83058*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27687:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a600000; valaddr_reg:x3; val_offset:83061*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83061*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27688:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a700000; valaddr_reg:x3; val_offset:83064*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83064*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27689:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a780000; valaddr_reg:x3; val_offset:83067*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83067*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27690:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7c0000; valaddr_reg:x3; val_offset:83070*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83070*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27691:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7e0000; valaddr_reg:x3; val_offset:83073*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83073*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27692:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7f0000; valaddr_reg:x3; val_offset:83076*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83076*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27693:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7f8000; valaddr_reg:x3; val_offset:83079*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83079*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27694:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7fc000; valaddr_reg:x3; val_offset:83082*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83082*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27695:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7fe000; valaddr_reg:x3; val_offset:83085*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83085*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27696:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7ff000; valaddr_reg:x3; val_offset:83088*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83088*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27697:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7ff800; valaddr_reg:x3; val_offset:83091*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83091*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27698:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7ffc00; valaddr_reg:x3; val_offset:83094*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83094*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27699:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7ffe00; valaddr_reg:x3; val_offset:83097*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83097*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27700:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7fff00; valaddr_reg:x3; val_offset:83100*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83100*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27701:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7fff80; valaddr_reg:x3; val_offset:83103*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83103*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27702:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7fffc0; valaddr_reg:x3; val_offset:83106*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83106*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27703:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7fffe0; valaddr_reg:x3; val_offset:83109*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83109*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27704:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7ffff0; valaddr_reg:x3; val_offset:83112*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83112*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27705:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7ffff8; valaddr_reg:x3; val_offset:83115*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83115*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27706:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7ffffc; valaddr_reg:x3; val_offset:83118*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83118*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27707:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7ffffe; valaddr_reg:x3; val_offset:83121*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83121*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27708:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07a8e7 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07a8e7; op2val:0x80000000;
op3val:0x8a7fffff; valaddr_reg:x3; val_offset:83124*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83124*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27709:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c800000; valaddr_reg:x3; val_offset:83127*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83127*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27710:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c800001; valaddr_reg:x3; val_offset:83130*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83130*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27711:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c800003; valaddr_reg:x3; val_offset:83133*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83133*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27712:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c800007; valaddr_reg:x3; val_offset:83136*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83136*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27713:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c80000f; valaddr_reg:x3; val_offset:83139*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83139*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27714:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c80001f; valaddr_reg:x3; val_offset:83142*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83142*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27715:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c80003f; valaddr_reg:x3; val_offset:83145*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83145*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27716:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c80007f; valaddr_reg:x3; val_offset:83148*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83148*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27717:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c8000ff; valaddr_reg:x3; val_offset:83151*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83151*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27718:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c8001ff; valaddr_reg:x3; val_offset:83154*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83154*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27719:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c8003ff; valaddr_reg:x3; val_offset:83157*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83157*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27720:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c8007ff; valaddr_reg:x3; val_offset:83160*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83160*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27721:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c800fff; valaddr_reg:x3; val_offset:83163*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83163*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27722:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c801fff; valaddr_reg:x3; val_offset:83166*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83166*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27723:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c803fff; valaddr_reg:x3; val_offset:83169*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83169*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27724:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c807fff; valaddr_reg:x3; val_offset:83172*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83172*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27725:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c80ffff; valaddr_reg:x3; val_offset:83175*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83175*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27726:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c81ffff; valaddr_reg:x3; val_offset:83178*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83178*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27727:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c83ffff; valaddr_reg:x3; val_offset:83181*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83181*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27728:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c87ffff; valaddr_reg:x3; val_offset:83184*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83184*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27729:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c8fffff; valaddr_reg:x3; val_offset:83187*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83187*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27730:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6c9fffff; valaddr_reg:x3; val_offset:83190*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83190*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27731:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cbfffff; valaddr_reg:x3; val_offset:83193*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83193*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27732:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cc00000; valaddr_reg:x3; val_offset:83196*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83196*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27733:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6ce00000; valaddr_reg:x3; val_offset:83199*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83199*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27734:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cf00000; valaddr_reg:x3; val_offset:83202*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83202*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27735:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cf80000; valaddr_reg:x3; val_offset:83205*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83205*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27736:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cfc0000; valaddr_reg:x3; val_offset:83208*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83208*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27737:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cfe0000; valaddr_reg:x3; val_offset:83211*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83211*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27738:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cff0000; valaddr_reg:x3; val_offset:83214*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83214*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27739:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cff8000; valaddr_reg:x3; val_offset:83217*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83217*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27740:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cffc000; valaddr_reg:x3; val_offset:83220*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83220*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27741:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cffe000; valaddr_reg:x3; val_offset:83223*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83223*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27742:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cfff000; valaddr_reg:x3; val_offset:83226*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83226*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27743:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cfff800; valaddr_reg:x3; val_offset:83229*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83229*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27744:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cfffc00; valaddr_reg:x3; val_offset:83232*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83232*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27745:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cfffe00; valaddr_reg:x3; val_offset:83235*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83235*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27746:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cffff00; valaddr_reg:x3; val_offset:83238*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83238*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27747:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cffff80; valaddr_reg:x3; val_offset:83241*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83241*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27748:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cffffc0; valaddr_reg:x3; val_offset:83244*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83244*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27749:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cffffe0; valaddr_reg:x3; val_offset:83247*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83247*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27750:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cfffff0; valaddr_reg:x3; val_offset:83250*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83250*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27751:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cfffff8; valaddr_reg:x3; val_offset:83253*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83253*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27752:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cfffffc; valaddr_reg:x3; val_offset:83256*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83256*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27753:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cfffffe; valaddr_reg:x3; val_offset:83259*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83259*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27754:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xd9 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x6cffffff; valaddr_reg:x3; val_offset:83262*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83262*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27755:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f000001; valaddr_reg:x3; val_offset:83265*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83265*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27756:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f000003; valaddr_reg:x3; val_offset:83268*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83268*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27757:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f000007; valaddr_reg:x3; val_offset:83271*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83271*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27758:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f199999; valaddr_reg:x3; val_offset:83274*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83274*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27759:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f249249; valaddr_reg:x3; val_offset:83277*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83277*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27760:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f333333; valaddr_reg:x3; val_offset:83280*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83280*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27761:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:83283*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83283*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27762:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:83286*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83286*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27763:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f444444; valaddr_reg:x3; val_offset:83289*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83289*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27764:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:83292*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83292*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27765:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:83295*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83295*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27766:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f666666; valaddr_reg:x3; val_offset:83298*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83298*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27767:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:83301*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83301*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27768:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:83304*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83304*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27769:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:83307*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83307*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27770:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07d614 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x713b4b and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07d614; op2val:0x3ff13b4b;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:83310*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83310*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27771:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x082110 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c2d9a and fs3 == 1 and fe3 == 0x55 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f082110; op2val:0x803c2d9a;
op3val:0xaa800000; valaddr_reg:x3; val_offset:83313*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83313*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27772:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x082110 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c2d9a and fs3 == 1 and fe3 == 0x55 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f082110; op2val:0x803c2d9a;
op3val:0xaa800001; valaddr_reg:x3; val_offset:83316*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83316*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27773:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x082110 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c2d9a and fs3 == 1 and fe3 == 0x55 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f082110; op2val:0x803c2d9a;
op3val:0xaa800003; valaddr_reg:x3; val_offset:83319*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83319*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27774:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x082110 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c2d9a and fs3 == 1 and fe3 == 0x55 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f082110; op2val:0x803c2d9a;
op3val:0xaa800007; valaddr_reg:x3; val_offset:83322*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83322*0 + 3*216*FLEN/8, x4, x1, x2)

inst_27775:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x082110 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x3c2d9a and fs3 == 1 and fe3 == 0x55 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f082110; op2val:0x803c2d9a;
op3val:0xaa80000f; valaddr_reg:x3; val_offset:83325*0 + 3*216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83325*0 + 3*216*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255808,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255809,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255811,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255815,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255823,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255839,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255871,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255935,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256063,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256319,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256831,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315257855,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315259903,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315263999,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315272191,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315288575,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315321343,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315386879,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315517951,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315780095,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2316304383,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2317352959,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2319450111,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2319450112,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2321547264,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2322595840,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323120128,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323382272,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323513344,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323578880,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323611648,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323628032,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323636224,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323640320,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323642368,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323643392,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323643904,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644160,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644288,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644352,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644384,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644400,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644408,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644412,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644414,32,FLEN)
NAN_BOXED(2131208423,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644415,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820327936,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820327937,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820327939,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820327943,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820327951,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820327967,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820327999,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820328063,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820328191,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820328447,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820328959,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820329983,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820332031,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820336127,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820344319,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820360703,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820393471,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820459007,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820590079,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1820852223,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1821376511,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1822425087,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1824522239,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1824522240,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1826619392,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1827667968,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828192256,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828454400,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828585472,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828651008,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828683776,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828700160,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828708352,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828712448,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828714496,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828715520,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828716032,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828716288,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828716416,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828716480,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828716512,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828716528,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828716536,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828716540,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828716542,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(1828716543,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2131219988,32,FLEN)
NAN_BOXED(1072773963,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2131239184,32,FLEN)
NAN_BOXED(2151427482,32,FLEN)
NAN_BOXED(2860515328,32,FLEN)
NAN_BOXED(2131239184,32,FLEN)
NAN_BOXED(2151427482,32,FLEN)
NAN_BOXED(2860515329,32,FLEN)
NAN_BOXED(2131239184,32,FLEN)
NAN_BOXED(2151427482,32,FLEN)
NAN_BOXED(2860515331,32,FLEN)
NAN_BOXED(2131239184,32,FLEN)
NAN_BOXED(2151427482,32,FLEN)
NAN_BOXED(2860515335,32,FLEN)
NAN_BOXED(2131239184,32,FLEN)
NAN_BOXED(2151427482,32,FLEN)
NAN_BOXED(2860515343,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
