INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab10N3/Lab10N3.srcs/sources_1/imports/new/CounterCircuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterCircuit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab10N3/Lab10N3.srcs/sources_1/new/SlowClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SlowClock
WARNING: [VRFC 10-2096] empty statement in sequential block [D:/Lab10N3/Lab10N3.srcs/sources_1/new/SlowClock.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab10N3/Lab10N3.srcs/sources_1/imports/sources_1/imports/new/Tff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab10N3/Lab10N3.srcs/sources_1/imports/sources_1/imports/new/UpCounter4Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UpCounter4Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab10N3/Lab10N3.srcs/sim_1/new/slowclocksim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slowclocksim
