// Seed: 3580119906
module module_0 (
    input wand id_0,
    input tri id_1,
    input wire id_2,
    output uwire id_3,
    input uwire id_4,
    output wor id_5,
    input wor id_6,
    input uwire id_7,
    input wor id_8,
    input supply0 id_9
);
  wire id_11;
  wire id_12;
  wire id_13;
  integer id_14 = 1'h0 + id_9 | 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    output tri1 id_6,
    input wor id_7,
    output logic id_8
);
  always #1 begin
    id_8 <= 1;
  end
  module_0(
      id_3, id_1, id_1, id_6, id_5, id_6, id_5, id_1, id_3, id_2
  );
endmodule
