module DebouncerLite(
    input wire clk,
    input wire rst,
    input wire noisy_in,
    output reg clean_out
);

reg [2:0] sync;

always @(posedge clk or posedge rst) begin
    if (rst)
        sync <= 3'b000;
    else
        sync <= {sync[1:0], noisy_in};
end

always @(posedge clk or posedge rst) begin
    if (rst)
        clean_out <= 0;
    else if (sync == 3'b111)
        clean_out <= 1;
    else if (sync == 3'b000)
        clean_out <= 0;
end

endmodule
