Service Value Aware Memory Scheduler by Estimating Request Weight and Using per-Thread Traffic Lights

Keisuke Kuroyanagi (INRIA/IRISA, The University of Tokyo) and Andre Seznec (INRIA/IRISA)
