Timing Analyzer report for test_VGA
Wed Jul 21 18:45:26 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pclk'
 13. Slow 1200mV 85C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pclk'
 15. Slow 1200mV 85C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pclk'
 24. Slow 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pclk'
 26. Slow 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pclk'
 34. Fast 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'pclk'
 36. Fast 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; test_VGA                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.1%      ;
;     Processors 3-6         ;   1.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; clk31|altpll_component|auto_generated|pll1|inclk[0] ; { clk31|altpll_component|auto_generated|pll1|clk[0] } ;
; clk31|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; clk31|altpll_component|auto_generated|pll1|inclk[0] ; { clk31|altpll_component|auto_generated|pll1|clk[1] } ;
; pclk                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { pclk }                                              ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 117.63 MHz ; 117.63 MHz      ; clk31|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 142.09 MHz ; 142.09 MHz      ; pclk                                              ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.047 ; -142.114      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 11.499 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.453 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.558 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.201 ; -146.489      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 9.723  ; 0.000         ;
; clk                                               ; 9.934  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pclk'                                                                                                                                                                                       ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.047 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.966      ;
; -3.047 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.966      ;
; -3.047 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.966      ;
; -3.047 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.966      ;
; -3.047 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.966      ;
; -3.047 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.966      ;
; -3.047 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.966      ;
; -3.047 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.966      ;
; -3.047 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.966      ;
; -3.041 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.466      ;
; -3.041 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.466      ;
; -3.041 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.466      ;
; -3.041 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.466      ;
; -3.041 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.466      ;
; -3.041 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.466      ;
; -3.041 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.466      ;
; -3.041 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.466      ;
; -3.041 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.466      ;
; -3.019 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.414      ; 3.981      ;
; -3.019 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.408      ; 3.975      ;
; -3.019 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.408      ; 3.975      ;
; -3.018 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.443      ;
; -3.018 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.443      ;
; -3.018 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.443      ;
; -3.018 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.443      ;
; -3.018 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.443      ;
; -3.018 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.443      ;
; -3.018 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.443      ;
; -3.018 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.443      ;
; -3.018 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.443      ;
; -3.004 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.406      ; 3.958      ;
; -3.004 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.400      ; 3.952      ;
; -3.004 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.400      ; 3.952      ;
; -2.998 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.423      ;
; -2.998 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.423      ;
; -2.998 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.423      ;
; -2.998 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.423      ;
; -2.998 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.423      ;
; -2.998 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.423      ;
; -2.998 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.423      ;
; -2.998 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.423      ;
; -2.998 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.423      ;
; -2.950 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.869      ;
; -2.950 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.869      ;
; -2.950 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.869      ;
; -2.950 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.869      ;
; -2.950 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.869      ;
; -2.950 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.869      ;
; -2.950 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.869      ;
; -2.950 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.869      ;
; -2.950 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.869      ;
; -2.907 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.414      ; 3.869      ;
; -2.907 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.408      ; 3.863      ;
; -2.907 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.408      ; 3.863      ;
; -2.877 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.796      ;
; -2.877 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.796      ;
; -2.877 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.796      ;
; -2.877 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.796      ;
; -2.877 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.796      ;
; -2.877 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.796      ;
; -2.877 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.796      ;
; -2.877 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.796      ;
; -2.877 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.796      ;
; -2.874 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.874 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.299      ;
; -2.859 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.778      ;
; -2.859 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.778      ;
; -2.859 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.778      ;
; -2.859 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.778      ;
; -2.859 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.778      ;
; -2.859 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.778      ;
; -2.859 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.778      ;
; -2.859 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.778      ;
; -2.859 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.778      ;
; -2.847 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.416      ; 3.811      ;
; -2.847 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.410      ; 3.805      ;
; -2.847 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.410      ; 3.805      ;
; -2.813 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.732      ;
; -2.813 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.732      ;
; -2.813 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.732      ;
; -2.813 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.732      ;
; -2.813 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.732      ;
; -2.813 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.732      ;
; -2.813 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.732      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 11.499 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.251      ; 8.800      ;
; 11.549 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.251      ; 8.750      ;
; 11.736 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.251      ; 8.563      ;
; 11.740 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.251      ; 8.559      ;
; 11.749 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.251      ; 8.550      ;
; 11.859 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.251      ; 8.440      ;
; 11.896 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.251      ; 8.403      ;
; 11.947 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 8.356      ;
; 11.997 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 8.306      ;
; 12.163 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.251      ; 8.136      ;
; 12.184 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 8.119      ;
; 12.188 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 8.115      ;
; 12.197 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 8.106      ;
; 12.268 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 8.035      ;
; 12.294 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.999      ;
; 12.307 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 7.996      ;
; 12.318 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 7.985      ;
; 12.344 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 7.959      ;
; 12.344 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.949      ;
; 12.505 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 7.798      ;
; 12.509 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 7.794      ;
; 12.518 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 7.785      ;
; 12.531 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.762      ;
; 12.535 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.758      ;
; 12.544 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.749      ;
; 12.610 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.690      ;
; 12.611 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 7.692      ;
; 12.628 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 7.675      ;
; 12.654 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.639      ;
; 12.660 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.640      ;
; 12.665 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 7.638      ;
; 12.691 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.602      ;
; 12.778 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.251      ; 7.521      ;
; 12.847 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.453      ;
; 12.851 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.449      ;
; 12.860 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.440      ;
; 12.870 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.403      ;
; 12.884 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.389      ;
; 12.888 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 7.377      ;
; 12.918 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 7.373      ;
; 12.920 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 7.366      ;
; 12.920 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.353      ;
; 12.932 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 7.371      ;
; 12.934 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.339      ;
; 12.938 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 7.327      ;
; 12.958 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.335      ;
; 12.968 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 7.323      ;
; 12.970 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.330      ;
; 12.970 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 7.316      ;
; 12.972 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 7.319      ;
; 13.007 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.293      ;
; 13.022 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 7.269      ;
; 13.107 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.166      ;
; 13.111 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.162      ;
; 13.120 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.153      ;
; 13.121 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.152      ;
; 13.125 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.148      ;
; 13.125 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 7.140      ;
; 13.129 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 7.136      ;
; 13.134 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.139      ;
; 13.138 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 7.127      ;
; 13.155 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 7.136      ;
; 13.157 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 7.129      ;
; 13.159 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 7.132      ;
; 13.161 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 7.125      ;
; 13.168 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 7.123      ;
; 13.170 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 7.116      ;
; 13.209 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 7.082      ;
; 13.213 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 7.078      ;
; 13.222 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 7.069      ;
; 13.226 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 7.077      ;
; 13.230 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.043      ;
; 13.244 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.029      ;
; 13.244 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.254      ; 7.058      ;
; 13.248 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 7.017      ;
; 13.267 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 7.006      ;
; 13.274 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.026      ;
; 13.275 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 7.012      ;
; 13.278 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 7.013      ;
; 13.280 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 7.006      ;
; 13.281 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.992      ;
; 13.285 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.980      ;
; 13.315 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 6.976      ;
; 13.317 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 6.969      ;
; 13.325 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 6.962      ;
; 13.332 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 6.959      ;
; 13.369 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 6.922      ;
; 13.445 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.254      ; 6.857      ;
; 13.512 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 6.775      ;
; 13.516 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 6.771      ;
; 13.525 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 6.762      ;
; 13.534 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.739      ;
; 13.547 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.255      ; 6.756      ;
; 13.548 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.725      ;
; 13.552 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.713      ;
; 13.573 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 6.720      ;
; 13.582 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 6.709      ;
; 13.584 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 6.702      ;
; 13.635 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 6.652      ;
; 13.636 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.243      ; 6.655      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pclk'                                                                                                                                                                                       ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.081      ; 0.746      ;
; 0.639 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.427      ;
; 0.646 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.434      ;
; 0.655 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.443      ;
; 0.725 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.019      ;
; 0.742 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.056      ;
; 0.743 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.057      ;
; 0.745 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.059      ;
; 0.754 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.542      ;
; 0.763 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.079      ;
; 0.766 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.080      ;
; 0.766 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.080      ;
; 0.769 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.063      ;
; 0.785 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.079      ;
; 0.788 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.082      ;
; 0.818 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.168      ;
; 0.910 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.698      ;
; 0.917 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.705      ;
; 1.067 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.417      ;
; 1.072 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.580      ; 1.426      ;
; 1.094 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.581      ; 1.449      ;
; 1.104 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.418      ;
; 1.113 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.427      ;
; 1.117 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.411      ;
; 1.119 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.433      ;
; 1.123 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.591      ; 1.489      ;
; 1.127 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.441      ;
; 1.129 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.479      ;
; 1.133 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.427      ;
; 1.158 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.452      ;
; 1.161 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.147      ; 1.082      ;
; 1.173 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.533      ;
; 1.176 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.536      ;
; 1.187 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.547      ;
; 1.226 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.586      ;
; 1.229 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.522      ;
; 1.236 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.550      ;
; 1.241 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.601      ;
; 1.244 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.558      ;
; 1.246 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.560      ;
; 1.248 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.542      ;
; 1.250 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.564      ;
; 1.257 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.551      ;
; 1.257 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.551      ;
; 1.264 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.558      ;
; 1.271 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.565      ;
; 1.273 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.567      ;
; 1.273 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.567      ;
; 1.276 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.590      ;
; 1.280 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.574      ;
; 1.280 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.102      ; 1.156      ;
; 1.289 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.583      ;
; 1.298 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.592      ;
; 1.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.577      ; 2.092      ;
; 1.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.577      ; 2.092      ;
; 1.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.577      ; 2.092      ;
; 1.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.577      ; 2.092      ;
; 1.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.577      ; 2.092      ;
; 1.303 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.577      ; 2.092      ;
; 1.388 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.682      ;
; 1.393 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.707      ;
; 1.394 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.555      ; 1.723      ;
; 1.397 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.691      ;
; 1.397 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.580      ; 1.751      ;
; 1.399 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.102      ; 1.713      ;
; 1.401 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.751      ;
; 1.409 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.759      ;
; 1.413 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.707      ;
; 1.418 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.555      ; 1.747      ;
; 1.420 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.714      ;
; 1.429 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.723      ;
; 1.435 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.795      ;
; 1.438 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.732      ;
; 1.443 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.803      ;
; 1.446 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.573      ; 1.793      ;
; 1.446 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.558      ; 1.778      ;
; 1.447 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.573      ; 1.794      ;
; 1.448 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.808      ;
; 1.448 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.798      ;
; 1.451 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.555      ; 1.780      ;
; 1.452 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.555      ; 1.781      ;
; 1.458 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.573      ; 1.805      ;
; 1.466 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.575      ; 1.815      ;
; 1.469 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.575      ; 1.818      ;
; 1.472 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.558      ; 1.804      ;
; 1.472 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.575      ; 1.821      ;
; 1.474 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.834      ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.558 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.211      ;
; 0.571 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.224      ;
; 0.601 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.254      ;
; 0.602 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.255      ;
; 0.713 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.737 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.745 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.763 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.770 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.428      ;
; 0.776 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.069      ;
; 0.781 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.784 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.785 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.789 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.797 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.090      ;
; 0.846 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.498      ;
; 0.856 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.508      ;
; 0.861 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.518      ;
; 0.862 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.514      ;
; 0.874 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.513      ;
; 0.886 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.525      ;
; 0.891 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.548      ;
; 0.898 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.537      ;
; 0.909 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.566      ;
; 0.910 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.567      ;
; 0.918 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.575      ;
; 0.921 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.573      ;
; 0.923 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.580      ;
; 0.925 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.576      ;
; 0.926 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.577      ;
; 0.936 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.575      ;
; 0.938 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.580      ;
; 0.941 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.592      ;
; 0.942 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.594      ;
; 0.946 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.585      ;
; 0.953 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.595      ;
; 0.957 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.614      ;
; 0.963 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.256      ;
; 0.965 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.258      ;
; 0.966 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.608      ;
; 0.972 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.629      ;
; 0.983 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.625      ;
; 1.034 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.685      ;
; 1.092 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.100 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.108 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.110 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.112 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.778      ;
; 1.117 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.139 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.432      ;
; 1.140 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.433      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.151 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.158 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.810      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.163 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.829      ;
; 1.164 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.830      ;
; 1.167 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.460      ;
; 1.169 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 1.811      ;
; 1.183 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.840      ;
; 1.202 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.859      ;
; 1.223 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.240 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.534      ;
; 1.248 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.543      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 125.93 MHz ; 125.93 MHz      ; clk31|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 149.52 MHz ; 149.52 MHz      ; pclk                                              ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -2.844 ; -130.324      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 12.059 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.402 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.522 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.201 ; -146.489      ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 9.719  ; 0.000         ;
; clk                                               ; 9.943  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                        ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.844 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.363      ; 3.746      ;
; -2.844 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.740      ;
; -2.844 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.740      ;
; -2.821 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.284      ;
; -2.821 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.284      ;
; -2.821 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.284      ;
; -2.821 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.284      ;
; -2.821 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.284      ;
; -2.821 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.284      ;
; -2.821 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.284      ;
; -2.821 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.284      ;
; -2.821 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.284      ;
; -2.798 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.261      ;
; -2.798 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.261      ;
; -2.798 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.261      ;
; -2.798 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.261      ;
; -2.798 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.261      ;
; -2.798 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.261      ;
; -2.798 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.261      ;
; -2.798 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.261      ;
; -2.798 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.261      ;
; -2.776 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.239      ;
; -2.776 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.239      ;
; -2.776 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.239      ;
; -2.776 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.239      ;
; -2.776 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.239      ;
; -2.776 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.239      ;
; -2.776 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.239      ;
; -2.776 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.239      ;
; -2.776 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.239      ;
; -2.753 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.649      ;
; -2.753 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.351      ; 3.643      ;
; -2.753 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.351      ; 3.643      ;
; -2.745 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.674      ;
; -2.745 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.674      ;
; -2.745 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.674      ;
; -2.745 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.674      ;
; -2.745 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.674      ;
; -2.745 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.674      ;
; -2.745 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.674      ;
; -2.745 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.674      ;
; -2.745 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.674      ;
; -2.681 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.362      ; 3.582      ;
; -2.681 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.356      ; 3.576      ;
; -2.681 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.356      ; 3.576      ;
; -2.665 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.128      ;
; -2.665 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.128      ;
; -2.665 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.128      ;
; -2.665 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.128      ;
; -2.665 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.128      ;
; -2.665 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.128      ;
; -2.665 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.128      ;
; -2.665 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.128      ;
; -2.665 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.128      ;
; -2.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.124      ;
; -2.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.124      ;
; -2.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.124      ;
; -2.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.124      ;
; -2.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.124      ;
; -2.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.124      ;
; -2.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.124      ;
; -2.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.124      ;
; -2.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.539     ; 3.124      ;
; -2.634 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.363      ; 3.536      ;
; -2.634 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.530      ;
; -2.634 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.530      ;
; -2.607 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.536      ;
; -2.607 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.536      ;
; -2.607 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.536      ;
; -2.607 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.536      ;
; -2.607 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.536      ;
; -2.607 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.536      ;
; -2.607 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.536      ;
; -2.607 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.536      ;
; -2.607 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.536      ;
; -2.589 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.485      ;
; -2.589 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.351      ; 3.479      ;
; -2.589 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.351      ; 3.479      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.500      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.500      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.500      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.500      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.500      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.500      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.500      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.500      ;
; -2.571 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.500      ;
; -2.562 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.363      ; 3.464      ;
; -2.562 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.458      ;
; -2.562 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.458      ;
; -2.536 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.465      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 12.059 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 8.203      ;
; 12.107 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 8.155      ;
; 12.216 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 8.046      ;
; 12.256 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 8.006      ;
; 12.314 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 7.948      ;
; 12.421 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 7.841      ;
; 12.451 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 7.811      ;
; 12.486 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.777      ;
; 12.534 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.729      ;
; 12.623 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 7.639      ;
; 12.643 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.620      ;
; 12.683 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.580      ;
; 12.741 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.522      ;
; 12.789 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.474      ;
; 12.837 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.426      ;
; 12.848 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.409      ;
; 12.848 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.415      ;
; 12.878 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.385      ;
; 12.896 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.361      ;
; 12.946 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.317      ;
; 12.986 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.277      ;
; 13.005 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.252      ;
; 13.044 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.219      ;
; 13.045 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.212      ;
; 13.050 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.213      ;
; 13.103 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.154      ;
; 13.119 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 7.143      ;
; 13.151 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.112      ;
; 13.167 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 7.095      ;
; 13.172 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 7.090      ;
; 13.181 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 7.082      ;
; 13.210 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.047      ;
; 13.240 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 7.017      ;
; 13.276 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.986      ;
; 13.316 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.946      ;
; 13.353 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.910      ;
; 13.374 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.888      ;
; 13.405 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.202      ; 6.836      ;
; 13.412 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 6.845      ;
; 13.433 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.201      ; 6.807      ;
; 13.443 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 6.787      ;
; 13.453 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.202      ; 6.788      ;
; 13.465 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.789      ;
; 13.471 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.781      ;
; 13.481 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.781      ;
; 13.481 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.201      ; 6.759      ;
; 13.491 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 6.739      ;
; 13.511 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.751      ;
; 13.513 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.741      ;
; 13.519 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.733      ;
; 13.526 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.728      ;
; 13.562 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.202      ; 6.679      ;
; 13.574 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.680      ;
; 13.590 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.201      ; 6.650      ;
; 13.599 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.664      ;
; 13.600 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 6.630      ;
; 13.602 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.202      ; 6.639      ;
; 13.622 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.632      ;
; 13.628 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.624      ;
; 13.630 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.201      ; 6.610      ;
; 13.640 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 6.590      ;
; 13.658 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.605      ;
; 13.660 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.202      ; 6.581      ;
; 13.662 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.592      ;
; 13.668 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.584      ;
; 13.683 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.579      ;
; 13.683 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.571      ;
; 13.688 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.201      ; 6.552      ;
; 13.698 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 6.532      ;
; 13.720 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.534      ;
; 13.723 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.531      ;
; 13.726 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.526      ;
; 13.767 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.202      ; 6.474      ;
; 13.781 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.473      ;
; 13.789 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.214      ; 6.464      ;
; 13.795 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.201      ; 6.445      ;
; 13.797 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.202      ; 6.444      ;
; 13.805 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 6.425      ;
; 13.825 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.201      ; 6.415      ;
; 13.827 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.427      ;
; 13.833 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.419      ;
; 13.835 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 6.395      ;
; 13.837 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.214      ; 6.416      ;
; 13.845 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.418      ;
; 13.857 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.397      ;
; 13.863 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.389      ;
; 13.888 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.366      ;
; 13.902 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.361      ;
; 13.918 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.336      ;
; 13.946 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.214      ; 6.307      ;
; 13.961 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.218      ; 6.296      ;
; 13.969 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.202      ; 6.272      ;
; 13.986 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.214      ; 6.267      ;
; 13.997 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.201      ; 6.243      ;
; 14.007 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 6.223      ;
; 14.029 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.215      ; 6.225      ;
; 14.035 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 6.217      ;
; 14.044 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.214      ; 6.209      ;
; 14.073 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.224      ; 6.190      ;
; 14.085 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.179      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                        ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.575 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.539      ; 1.309      ;
; 0.583 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.539      ; 1.317      ;
; 0.585 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.539      ; 1.319      ;
; 0.651 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.919      ;
; 0.662 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.539      ; 1.396      ;
; 0.690 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 0.976      ;
; 0.693 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 0.979      ;
; 0.707 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 0.997      ;
; 0.711 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 0.997      ;
; 0.715 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.001      ;
; 0.715 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.983      ;
; 0.727 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.995      ;
; 0.733 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.001      ;
; 0.799 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.539      ; 1.533      ;
; 0.804 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.539      ; 1.538      ;
; 0.806 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.060      ;
; 1.009 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.295      ;
; 1.025 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.311      ;
; 1.026 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.295      ;
; 1.030 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.316      ;
; 1.032 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.300      ;
; 1.032 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.286      ;
; 1.033 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.301      ;
; 1.035 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.321      ;
; 1.039 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.307      ;
; 1.041 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.310      ;
; 1.042 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.505      ; 1.297      ;
; 1.060 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.506      ; 1.316      ;
; 1.067 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.335      ;
; 1.087 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.341      ;
; 1.091 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.516      ; 1.357      ;
; 1.126 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.390      ;
; 1.127 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.395      ;
; 1.130 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.416      ;
; 1.130 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.394      ;
; 1.131 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.417      ;
; 1.134 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.420      ;
; 1.135 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.105      ; 0.990      ;
; 1.136 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.072      ; 1.403      ;
; 1.136 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.422      ;
; 1.138 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.402      ;
; 1.143 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.411      ;
; 1.148 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.417      ;
; 1.154 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.422      ;
; 1.155 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.423      ;
; 1.163 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.431      ;
; 1.164 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.432      ;
; 1.167 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.453      ;
; 1.171 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.439      ;
; 1.173 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.441      ;
; 1.176 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.440      ;
; 1.189 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.457      ;
; 1.192 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.456      ;
; 1.244 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.056      ; 1.050      ;
; 1.250 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.538      ; 1.983      ;
; 1.250 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.538      ; 1.983      ;
; 1.250 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.538      ; 1.983      ;
; 1.250 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.538      ; 1.983      ;
; 1.250 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.538      ; 1.983      ;
; 1.250 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.538      ; 1.983      ;
; 1.250 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.518      ;
; 1.269 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.555      ;
; 1.277 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.545      ;
; 1.279 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.565      ;
; 1.285 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.553      ;
; 1.293 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.561      ;
; 1.295 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.563      ;
; 1.311 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.579      ;
; 1.324 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.488      ; 1.562      ;
; 1.326 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.580      ;
; 1.329 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.506      ; 1.585      ;
; 1.334 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.588      ;
; 1.347 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.488      ; 1.585      ;
; 1.352 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.638      ;
; 1.359 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.623      ;
; 1.370 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.634      ;
; 1.372 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.640      ;
; 1.372 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.503      ; 1.625      ;
; 1.372 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.490      ; 1.612      ;
; 1.374 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.628      ;
; 1.376 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.503      ; 1.629      ;
; 1.376 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.488      ; 1.614      ;
; 1.377 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.513      ; 1.640      ;
; 1.379 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.488      ; 1.617      ;
; 1.382 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.503      ; 1.635      ;
; 1.387 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.655      ;
; 1.390 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.644      ;
; 1.392 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.660      ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.522 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.104      ;
; 0.532 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.114      ;
; 0.559 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.141      ;
; 0.562 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.144      ;
; 0.652 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.919      ;
; 0.685 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.693 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.961      ;
; 0.707 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.289      ;
; 0.709 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.713 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.719 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.721 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.989      ;
; 0.728 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.731 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.732 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.999      ;
; 0.741 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.009      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.353      ;
; 0.781 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.362      ;
; 0.788 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.371      ;
; 0.791 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.372      ;
; 0.804 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.373      ;
; 0.809 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.378      ;
; 0.814 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.397      ;
; 0.820 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.389      ;
; 0.832 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.415      ;
; 0.835 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.418      ;
; 0.841 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.424      ;
; 0.842 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.423      ;
; 0.846 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.426      ;
; 0.848 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.428      ;
; 0.851 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.434      ;
; 0.861 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.430      ;
; 0.863 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.444      ;
; 0.863 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.431      ;
; 0.865 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.445      ;
; 0.866 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.435      ;
; 0.876 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.144      ;
; 0.877 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.445      ;
; 0.878 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.461      ;
; 0.886 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.454      ;
; 0.892 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.159      ;
; 0.896 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.479      ;
; 0.910 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.478      ;
; 0.949 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.529      ;
; 1.007 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.008 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.275      ;
; 1.015 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.607      ;
; 1.015 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.284      ;
; 1.025 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.292      ;
; 1.028 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.031 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.033 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.034 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.035 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.036 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.304      ;
; 1.038 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.039 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.040 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.043 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.310      ;
; 1.047 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.314      ;
; 1.048 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.051 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.051 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.052 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.632      ;
; 1.053 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.053 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.054 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.060 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.328      ;
; 1.062 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.329      ;
; 1.064 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 1.632      ;
; 1.065 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.657      ;
; 1.066 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.333      ;
; 1.068 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.660      ;
; 1.071 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.654      ;
; 1.075 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.343      ;
; 1.090 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.673      ;
; 1.100 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.367      ;
; 1.111 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.379      ;
; 1.129 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.130 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.397      ;
; 1.131 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.399      ;
; 1.137 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.147 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.414      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.153 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.421      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -0.755 ; -28.522       ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 16.266 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pclk                                              ; 0.186 ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.218 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pclk                                              ; -3.000 ; -63.826       ;
; clk                                               ; 9.594  ; 0.000         ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; 9.735  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                        ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.755 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.706      ;
; -0.755 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.706      ;
; -0.755 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.706      ;
; -0.755 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.706      ;
; -0.755 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.706      ;
; -0.755 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.706      ;
; -0.755 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.706      ;
; -0.755 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.706      ;
; -0.755 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.706      ;
; -0.737 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.489      ;
; -0.737 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.489      ;
; -0.737 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.489      ;
; -0.737 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.489      ;
; -0.737 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.489      ;
; -0.737 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.489      ;
; -0.737 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.489      ;
; -0.737 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.489      ;
; -0.737 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.489      ;
; -0.730 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.482      ;
; -0.730 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.482      ;
; -0.730 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.482      ;
; -0.730 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.482      ;
; -0.730 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.482      ;
; -0.730 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.482      ;
; -0.730 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.482      ;
; -0.730 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.482      ;
; -0.730 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.482      ;
; -0.728 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.548      ; 1.785      ;
; -0.728 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.548      ; 1.785      ;
; -0.727 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.550      ; 1.786      ;
; -0.714 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.466      ;
; -0.714 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.466      ;
; -0.714 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.466      ;
; -0.714 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.466      ;
; -0.714 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.466      ;
; -0.714 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.466      ;
; -0.714 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.466      ;
; -0.714 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.466      ;
; -0.714 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.466      ;
; -0.703 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.654      ;
; -0.703 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.654      ;
; -0.703 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.654      ;
; -0.703 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.654      ;
; -0.703 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.654      ;
; -0.703 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.654      ;
; -0.703 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.654      ;
; -0.703 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.654      ;
; -0.703 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.654      ;
; -0.654 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.406      ;
; -0.654 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.406      ;
; -0.654 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.406      ;
; -0.654 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.406      ;
; -0.654 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.406      ;
; -0.654 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.406      ;
; -0.654 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.406      ;
; -0.654 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.406      ;
; -0.654 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.406      ;
; -0.649 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.545      ; 1.703      ;
; -0.648 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.543      ; 1.700      ;
; -0.648 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.543      ; 1.700      ;
; -0.647 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.399      ;
; -0.647 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.399      ;
; -0.647 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.399      ;
; -0.647 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.399      ;
; -0.647 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.399      ;
; -0.647 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.399      ;
; -0.647 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.399      ;
; -0.647 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.399      ;
; -0.647 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.235     ; 1.399      ;
; -0.640 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.619 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; 0.500        ; 0.547      ; 1.675      ;
; -0.619 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg        ; pclk         ; pclk        ; 0.500        ; 0.547      ; 1.675      ;
; -0.618 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.569      ;
; -0.618 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.569      ;
; -0.618 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.569      ;
; -0.618 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.569      ;
; -0.618 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.569      ;
; -0.618 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.569      ;
; -0.618 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.569      ;
; -0.618 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.569      ;
; -0.618 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.569      ;
; -0.618 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0   ; pclk         ; pclk        ; 0.500        ; 0.549      ; 1.676      ;
; -0.606 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.557      ;
; -0.606 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.557      ;
; -0.606 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.557      ;
; -0.606 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.557      ;
; -0.606 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.557      ;
; -0.606 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.557      ;
; -0.606 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.557      ;
; -0.606 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.557      ;
; -0.606 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.557      ;
; -0.592 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.543      ;
+--------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 16.266 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.857      ;
; 16.309 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.814      ;
; 16.381 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.742      ;
; 16.390 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.733      ;
; 16.394 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.729      ;
; 16.455 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.668      ;
; 16.456 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.667      ;
; 16.473 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.651      ;
; 16.516 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.608      ;
; 16.562 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.561      ;
; 16.588 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.536      ;
; 16.597 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.527      ;
; 16.601 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.523      ;
; 16.628 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.496      ;
; 16.662 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.462      ;
; 16.663 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.461      ;
; 16.671 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.453      ;
; 16.681 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.439      ;
; 16.724 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.396      ;
; 16.743 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.381      ;
; 16.752 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.372      ;
; 16.756 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.368      ;
; 16.769 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.355      ;
; 16.794 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.330      ;
; 16.796 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.324      ;
; 16.805 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.315      ;
; 16.809 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.311      ;
; 16.817 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.307      ;
; 16.818 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.306      ;
; 16.837 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.287      ;
; 16.846 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.274      ;
; 16.864 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.259      ;
; 16.865 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.255      ;
; 16.902 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.104      ; 3.211      ;
; 16.909 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.215      ;
; 16.918 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.206      ;
; 16.922 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.202      ;
; 16.924 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.200      ;
; 16.945 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.104      ; 3.168      ;
; 16.974 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.103      ; 3.138      ;
; 16.975 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.097      ; 3.131      ;
; 16.977 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.143      ;
; 16.982 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.138      ;
; 16.983 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.141      ;
; 16.984 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.140      ;
; 16.996 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 3.123      ;
; 17.017 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.104      ; 3.096      ;
; 17.017 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.103      ; 3.095      ;
; 17.018 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.097      ; 3.088      ;
; 17.025 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.095      ;
; 17.026 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.104      ; 3.087      ;
; 17.029 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.091      ;
; 17.030 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.104      ; 3.083      ;
; 17.039 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 3.080      ;
; 17.058 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.065      ;
; 17.071 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.053      ;
; 17.072 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.048      ;
; 17.089 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.103      ; 3.023      ;
; 17.090 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 3.034      ;
; 17.090 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.097      ; 3.016      ;
; 17.091 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.104      ; 3.022      ;
; 17.092 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.104      ; 3.021      ;
; 17.097 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.023      ;
; 17.098 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.103      ; 3.014      ;
; 17.099 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.097      ; 3.007      ;
; 17.102 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.103      ; 3.010      ;
; 17.103 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.097      ; 3.003      ;
; 17.106 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.014      ;
; 17.110 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 3.010      ;
; 17.111 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 3.008      ;
; 17.112 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 3.007      ;
; 17.120 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.999      ;
; 17.124 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.995      ;
; 17.136 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.987      ;
; 17.139 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.103      ; 2.973      ;
; 17.140 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.097      ; 2.966      ;
; 17.144 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.979      ;
; 17.144 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 2.976      ;
; 17.147 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 2.973      ;
; 17.153 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 2.967      ;
; 17.155 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.964      ;
; 17.157 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 2.963      ;
; 17.158 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.103      ; 2.954      ;
; 17.159 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.097      ; 2.947      ;
; 17.161 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.958      ;
; 17.166 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 2.954      ;
; 17.180 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.939      ;
; 17.194 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 2.926      ;
; 17.198 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.104      ; 2.915      ;
; 17.213 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 2.907      ;
; 17.222 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.901      ;
; 17.226 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 2.898      ;
; 17.227 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.892      ;
; 17.236 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.883      ;
; 17.240 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.879      ;
; 17.254 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 2.866      ;
; 17.265 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 2.859      ;
; 17.270 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.103      ; 2.842      ;
; 17.271 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.097      ; 2.835      ;
; 17.278 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.111      ; 2.842      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                        ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.307      ;
; 0.229 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.474      ;
; 0.266 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.585      ;
; 0.268 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.587      ;
; 0.278 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.597      ;
; 0.281 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.401      ;
; 0.298 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.427      ;
; 0.306 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.437      ;
; 0.309 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.437      ;
; 0.309 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.437      ;
; 0.310 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.430      ;
; 0.316 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.638      ;
; 0.350 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.595      ;
; 0.350 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.595      ;
; 0.351 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.623      ; 0.598      ;
; 0.362 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.446      ; 0.432      ;
; 0.372 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.617      ;
; 0.381 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.627      ; 0.632      ;
; 0.386 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.635      ;
; 0.388 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.637      ;
; 0.395 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.714      ;
; 0.397 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.716      ;
; 0.411 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.430      ; 0.465      ;
; 0.411 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.660      ;
; 0.431 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.680      ;
; 0.432 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.681      ;
; 0.455 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.584      ;
; 0.458 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.586      ;
; 0.459 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.587      ;
; 0.464 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.595      ;
; 0.467 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.587      ;
; 0.480 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.600      ;
; 0.493 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.738      ;
; 0.494 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.622      ; 0.740      ;
; 0.499 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.818      ;
; 0.499 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.818      ;
; 0.499 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.818      ;
; 0.499 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.818      ;
; 0.499 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.818      ;
; 0.499 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.235      ; 0.818      ;
; 0.499 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.744      ;
; 0.500 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.735      ;
; 0.504 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.753      ;
; 0.509 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.758      ;
; 0.510 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_data[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.745      ;
; 0.513 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.641      ;
; 0.515 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.623      ; 0.762      ;
; 0.519 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.623      ; 0.766      ;
; 0.520 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.615      ; 0.759      ;
; 0.520 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.765      ;
; 0.521 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.649      ;
; 0.521 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.623      ; 0.768      ;
; 0.522 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.650      ;
; 0.523 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.651      ;
; 0.523 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.620      ; 0.767      ;
; 0.525 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.774      ;
; 0.525 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.630      ; 0.779      ;
; 0.525 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.773      ;
; 0.526 ; FSM_data:datos|mem_px_addr[12] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.761      ;
; 0.526 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.771      ;
; 0.527 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.776      ;
; 0.527 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.630      ; 0.781      ;
; 0.528 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; FSM_data:datos|mem_px_data[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.440      ; 0.593      ;
; 0.529 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.619      ; 0.772      ;
; 0.530 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.623      ; 0.777      ;
; 0.531 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.448      ; 0.603      ;
; 0.531 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.766      ;
; 0.533 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.615      ; 0.773      ;
; 0.534 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.782      ;
; 0.536 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.664      ;
; 0.536 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.615      ; 0.775      ;
; 0.537 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.772      ;
; 0.538 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.615      ; 0.777      ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk31|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.218 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.504      ;
; 0.223 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.509      ;
; 0.229 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.515      ;
; 0.232 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.518      ;
; 0.277 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.294 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.299 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.591      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.324 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.327 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.612      ;
; 0.334 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.620      ;
; 0.338 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.623      ;
; 0.344 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.630      ;
; 0.347 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.632      ;
; 0.352 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.630      ;
; 0.354 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.632      ;
; 0.356 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.634      ;
; 0.358 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.644      ;
; 0.359 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.645      ;
; 0.360 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.645      ;
; 0.361 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.647      ;
; 0.367 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.654      ;
; 0.368 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.655      ;
; 0.373 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.659      ;
; 0.375 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.495      ;
; 0.376 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.656      ;
; 0.376 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.377 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.655      ;
; 0.381 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.666      ;
; 0.381 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.667      ;
; 0.384 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.671      ;
; 0.385 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.665      ;
; 0.385 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.663      ;
; 0.386 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.666      ;
; 0.402 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.688      ;
; 0.412 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.692      ;
; 0.423 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.710      ;
; 0.443 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.448 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.454 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.464 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.755      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.760      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.764      ;
; 0.474 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.761      ;
; 0.482 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.602      ;
; 0.484 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.770      ;
; 0.485 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.605      ;
; 0.492 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.782      ;
; 0.494 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 0.784      ;
; 0.506 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.509 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.511 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.514 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.518 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -3.047   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  clk31|altpll_component|auto_generated|pll1|clk[0] ; 11.499   ; 0.218 ; N/A      ; N/A     ; 9.719               ;
;  pclk                                              ; -3.047   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                                    ; -142.114 ; 0.0   ; 0.0      ; 0.0     ; -146.489            ;
;  clk                                               ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk31|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pclk                                              ; -142.114 ; 0.000 ; N/A      ; N/A     ; -146.489            ;
+----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwdn          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; xclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resetcam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Hsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Vsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clkout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; FILTER[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sync                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 4132     ; 0        ; 0        ; 0        ;
; pclk                                              ; pclk                                              ; 380      ; 0        ; 312      ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; 4132     ; 0        ; 0        ; 0        ;
; pclk                                              ; pclk                                              ; 380      ; 0        ; 312      ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 50    ; 50   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; clk                                               ; clk                                               ; Base      ; Constrained ;
; clk31|altpll_component|auto_generated|pll1|clk[0] ; clk31|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk31|altpll_component|auto_generated|pll1|clk[1] ; clk31|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pclk                                              ; pclk                                              ; Base      ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sync       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sync       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jul 21 18:45:25 2021
Info: Command: quartus_sta test_VGA -c test_VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {clk31|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clk31|altpll_component|auto_generated|pll1|clk[0]} {clk31|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk31|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {clk31|altpll_component|auto_generated|pll1|clk[1]} {clk31|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pclk pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.047            -142.114 pclk 
    Info (332119):    11.499               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 pclk 
    Info (332119):     0.558               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -146.489 pclk 
    Info (332119):     9.723               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.844
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.844            -130.324 pclk 
    Info (332119):    12.059               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 pclk 
    Info (332119):     0.522               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -146.489 pclk 
    Info (332119):     9.719               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.755
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.755             -28.522 pclk 
    Info (332119):    16.266               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pclk 
    Info (332119):     0.218               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -63.826 pclk 
    Info (332119):     9.594               0.000 clk 
    Info (332119):     9.735               0.000 clk31|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4780 megabytes
    Info: Processing ended: Wed Jul 21 18:45:26 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


