/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551d)
 * 
 * On Sun Sep 24 13:19:54 CST 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkPitchAdjustTest.h"


/* Literal declarations */
static unsigned int const UWide_literal_384_h0_arr[] = { 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u };
static tUWide const UWide_literal_384_h0(384u, UWide_literal_384_h0_arr);
static unsigned int const UWide_literal_384_h6654a9bf10009e6456000000ecd47321c000e00000000000ecd47cde40009e645a0000006654a640f000000000000_arr[] = { 0u,
																		     1678704640u,
																		     419146u,
																		     3863322624u,
																		     3454271497u,
																		     970055u,
																		     0u,
																		     840695822u,
																		     970055u,
																		     3863306240u,
																		     2616262665u,
																		     419146u };
static tUWide const UWide_literal_384_h6654a9bf10009e6456000000ecd47321c000e00000000000ecd47cde40009e645a0000006654a640f000000000000(384u,
																     UWide_literal_384_h6654a9bf10009e6456000000ecd47321c000e00000000000ecd47cde40009e645a0000006654a640f000000000000_arr);
static unsigned int const UWide_literal_384_h100000000000100008000000100000000000100008000000100000000000100008000000100000000000100008000_arr[] = { 32768u,
																		     1u,
																		     65536u,
																		     32768u,
																		     1u,
																		     65536u,
																		     32768u,
																		     1u,
																		     65536u,
																		     32768u,
																		     1u,
																		     65536u };
static tUWide const UWide_literal_384_h100000000000100008000000100000000000100008000000100000000000100008000000100000000000100008000(384u,
																     UWide_literal_384_h100000000000100008000000100000000000100008000000100000000000100008000000100000000000100008000_arr);
static unsigned int const UWide_literal_384_h10000400000010000000000010000c00000010000800000010000400000010000000000010000c000000100008000_arr[] = { 32768u,
																		     3221225473u,
																		     65536u,
																		     0u,
																		     1073741825u,
																		     65536u,
																		     32768u,
																		     3221225473u,
																		     65536u,
																		     0u,
																		     1073741825u,
																		     65536u };
static tUWide const UWide_literal_384_h10000400000010000000000010000c00000010000800000010000400000010000000000010000c000000100008000(384u,
																     UWide_literal_384_h10000400000010000000000010000c00000010000800000010000400000010000000000010000c000000100008000_arr);


/* String declarations */
static std::string const __str_literal_9("", 0u);
static std::string const __str_literal_11("\n", 1u);
static std::string const __str_literal_8(" ", 1u);
static std::string const __str_literal_10(" >", 2u);
static std::string const __str_literal_6("%d", 2u);
static std::string const __str_literal_5(", ", 2u);
static std::string const __str_literal_3("<", 1u);
static std::string const __str_literal_4("<FP %b.%b>", 10u);
static std::string const __str_literal_2("<V ", 3u);
static std::string const __str_literal_7(">", 1u);
static std::string const __str_literal_14("FAILED", 6u);
static std::string const __str_literal_13("PASSED", 6u);
static std::string const __str_literal_12("got: ", 5u);
static std::string const __str_literal_1("wnt: ", 5u);


/* Constructor */
MOD_mkPitchAdjustTest::MOD_mkPitchAdjustTest(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_adjust_bin(simHdl, "adjust_bin", this, 32u, 0u, (tUInt8)0u),
    INST_adjust_done(simHdl, "adjust_done", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_adjust_i(simHdl, "adjust_i", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_adjust_in_latch(simHdl, "adjust_in_latch", this, 384u),
    INST_adjust_inphases_0(simHdl, "adjust_inphases_0", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_1(simHdl, "adjust_inphases_1", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_2(simHdl, "adjust_inphases_2", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_3(simHdl, "adjust_inphases_3", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_4(simHdl, "adjust_inphases_4", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_5(simHdl, "adjust_inphases_5", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_6(simHdl, "adjust_inphases_6", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_7(simHdl, "adjust_inphases_7", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_out_latch(simHdl, "adjust_out_latch", this, 384u),
    INST_adjust_outphases_0(simHdl, "adjust_outphases_0", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_1(simHdl, "adjust_outphases_1", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_2(simHdl, "adjust_outphases_2", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_3(simHdl, "adjust_outphases_3", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_4(simHdl, "adjust_outphases_4", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_5(simHdl, "adjust_outphases_5", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_6(simHdl, "adjust_outphases_6", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_7(simHdl, "adjust_outphases_7", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outputFIFO(simHdl, "adjust_outputFIFO", this, 384u, 2u, (tUInt8)1u, 0u),
    INST_check(simHdl, "check", this, 32u, 0u, (tUInt8)0u),
    INST_feed(simHdl, "feed", this, 32u, 0u, (tUInt8)0u),
    INST_passed(simHdl, "passed", this, 1u, (tUInt8)1u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_adjust_out_latch__h4283(384u),
    DEF_adjust_in_latch__h2435(384u),
    DEF_adjust_outputFIFO_first____d141(384u),
    DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124(384u),
    DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119(288u),
    DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114(192u),
    DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109(96u)
{
  symbol_count = 55u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkPitchAdjustTest::init_symbols_0()
{
  init_symbol(&symbols[0u], "adjust_bin", SYM_MODULE, &INST_adjust_bin);
  init_symbol(&symbols[1u], "adjust_done", SYM_MODULE, &INST_adjust_done);
  init_symbol(&symbols[2u], "adjust_i", SYM_MODULE, &INST_adjust_i);
  init_symbol(&symbols[3u], "adjust_in_latch", SYM_MODULE, &INST_adjust_in_latch);
  init_symbol(&symbols[4u], "adjust_inphases_0", SYM_MODULE, &INST_adjust_inphases_0);
  init_symbol(&symbols[5u], "adjust_inphases_1", SYM_MODULE, &INST_adjust_inphases_1);
  init_symbol(&symbols[6u], "adjust_inphases_2", SYM_MODULE, &INST_adjust_inphases_2);
  init_symbol(&symbols[7u], "adjust_inphases_3", SYM_MODULE, &INST_adjust_inphases_3);
  init_symbol(&symbols[8u], "adjust_inphases_4", SYM_MODULE, &INST_adjust_inphases_4);
  init_symbol(&symbols[9u], "adjust_inphases_5", SYM_MODULE, &INST_adjust_inphases_5);
  init_symbol(&symbols[10u], "adjust_inphases_6", SYM_MODULE, &INST_adjust_inphases_6);
  init_symbol(&symbols[11u], "adjust_inphases_7", SYM_MODULE, &INST_adjust_inphases_7);
  init_symbol(&symbols[12u], "adjust_out_latch", SYM_MODULE, &INST_adjust_out_latch);
  init_symbol(&symbols[13u], "adjust_outphases_0", SYM_MODULE, &INST_adjust_outphases_0);
  init_symbol(&symbols[14u], "adjust_outphases_1", SYM_MODULE, &INST_adjust_outphases_1);
  init_symbol(&symbols[15u], "adjust_outphases_2", SYM_MODULE, &INST_adjust_outphases_2);
  init_symbol(&symbols[16u], "adjust_outphases_3", SYM_MODULE, &INST_adjust_outphases_3);
  init_symbol(&symbols[17u], "adjust_outphases_4", SYM_MODULE, &INST_adjust_outphases_4);
  init_symbol(&symbols[18u], "adjust_outphases_5", SYM_MODULE, &INST_adjust_outphases_5);
  init_symbol(&symbols[19u], "adjust_outphases_6", SYM_MODULE, &INST_adjust_outphases_6);
  init_symbol(&symbols[20u], "adjust_outphases_7", SYM_MODULE, &INST_adjust_outphases_7);
  init_symbol(&symbols[21u], "adjust_outputFIFO", SYM_MODULE, &INST_adjust_outputFIFO);
  init_symbol(&symbols[22u], "CAN_FIRE_RL_adjust_loop", SYM_DEF, &DEF_CAN_FIRE_RL_adjust_loop, 1u);
  init_symbol(&symbols[23u],
	      "CAN_FIRE_RL_adjust_loop_end",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_adjust_loop_end,
	      1u);
  init_symbol(&symbols[24u], "CAN_FIRE_RL_c0", SYM_DEF, &DEF_CAN_FIRE_RL_c0, 1u);
  init_symbol(&symbols[25u], "CAN_FIRE_RL_c1", SYM_DEF, &DEF_CAN_FIRE_RL_c1, 1u);
  init_symbol(&symbols[26u], "CAN_FIRE_RL_c2", SYM_DEF, &DEF_CAN_FIRE_RL_c2, 1u);
  init_symbol(&symbols[27u], "CAN_FIRE_RL_f0", SYM_DEF, &DEF_CAN_FIRE_RL_f0, 1u);
  init_symbol(&symbols[28u], "CAN_FIRE_RL_f1", SYM_DEF, &DEF_CAN_FIRE_RL_f1, 1u);
  init_symbol(&symbols[29u], "CAN_FIRE_RL_f2", SYM_DEF, &DEF_CAN_FIRE_RL_f2, 1u);
  init_symbol(&symbols[30u], "CAN_FIRE_RL_finish", SYM_DEF, &DEF_CAN_FIRE_RL_finish, 1u);
  init_symbol(&symbols[31u], "check", SYM_MODULE, &INST_check);
  init_symbol(&symbols[32u], "feed", SYM_MODULE, &INST_feed);
  init_symbol(&symbols[33u], "passed", SYM_MODULE, &INST_passed);
  init_symbol(&symbols[34u], "RL_adjust_loop", SYM_RULE);
  init_symbol(&symbols[35u], "RL_adjust_loop_end", SYM_RULE);
  init_symbol(&symbols[36u], "RL_c0", SYM_RULE);
  init_symbol(&symbols[37u], "RL_c1", SYM_RULE);
  init_symbol(&symbols[38u], "RL_c2", SYM_RULE);
  init_symbol(&symbols[39u], "RL_f0", SYM_RULE);
  init_symbol(&symbols[40u], "RL_f1", SYM_RULE);
  init_symbol(&symbols[41u], "RL_f2", SYM_RULE);
  init_symbol(&symbols[42u], "RL_finish", SYM_RULE);
  init_symbol(&symbols[43u], "WILL_FIRE_RL_adjust_loop", SYM_DEF, &DEF_WILL_FIRE_RL_adjust_loop, 1u);
  init_symbol(&symbols[44u],
	      "WILL_FIRE_RL_adjust_loop_end",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_adjust_loop_end,
	      1u);
  init_symbol(&symbols[45u], "WILL_FIRE_RL_c0", SYM_DEF, &DEF_WILL_FIRE_RL_c0, 1u);
  init_symbol(&symbols[46u], "WILL_FIRE_RL_c1", SYM_DEF, &DEF_WILL_FIRE_RL_c1, 1u);
  init_symbol(&symbols[47u], "WILL_FIRE_RL_c2", SYM_DEF, &DEF_WILL_FIRE_RL_c2, 1u);
  init_symbol(&symbols[48u], "WILL_FIRE_RL_f0", SYM_DEF, &DEF_WILL_FIRE_RL_f0, 1u);
  init_symbol(&symbols[49u], "WILL_FIRE_RL_f1", SYM_DEF, &DEF_WILL_FIRE_RL_f1, 1u);
  init_symbol(&symbols[50u], "WILL_FIRE_RL_f2", SYM_DEF, &DEF_WILL_FIRE_RL_f2, 1u);
  init_symbol(&symbols[51u], "WILL_FIRE_RL_finish", SYM_DEF, &DEF_WILL_FIRE_RL_finish, 1u);
  init_symbol(&symbols[52u], "x__h19757", SYM_DEF, &DEF_x__h19757, 32u);
  init_symbol(&symbols[53u], "x__h19762", SYM_DEF, &DEF_x__h19762, 32u);
  init_symbol(&symbols[54u], "x__h4297", SYM_DEF, &DEF_x__h4297, 3u);
}


/* Rule actions */

void MOD_mkPitchAdjustTest::RL_adjust_loop()
{
  tUInt8 DEF_x__h1548;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_0_8_AND_NOT_adju_ETC___d38;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_1_9_AND_NOT_adju_ETC___d70;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_2_1_AND_NOT_adju_ETC___d72;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_3_3_AND_NOT_adju_ETC___d74;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_4_5_AND_NOT_adju_ETC___d76;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_5_7_AND_NOT_adju_ETC___d78;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_6_9_AND_NOT_adju_ETC___d80;
  tUInt8 DEF_NOT_adjust_bin_BITS_31_TO_16_9_EQ_adjust_bin_P_ETC___d37;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_AND_NOT_adju_ETC___d82;
  tUInt32 DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d68;
  tUInt8 DEF_adjust_i_EQ_0___d9;
  tUInt8 DEF_adjust_i_EQ_1___d21;
  tUInt8 DEF_adjust_i_EQ_2___d22;
  tUInt8 DEF_adjust_i_EQ_3___d23;
  tUInt8 DEF_adjust_i_EQ_4___d24;
  tUInt8 DEF_adjust_i_EQ_5___d25;
  tUInt8 DEF_adjust_i_EQ_6___d26;
  tUInt32 DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d61;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_0___d28;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_1___d69;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_2___d71;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_3___d73;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_4___d75;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_5___d77;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_6___d79;
  tUInt64 DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103;
  tUInt8 DEF_adjust_bin_BITS_18_TO_16_7_EQ_7___d81;
  tUInt64 DEF__0_CONCAT_IF_SEL_ARR_adjust_in_latch_0_BITS_15__ETC___d64;
  tUInt32 DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d48;
  tUInt32 DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20;
  tUInt32 DEF_SEL_ARR_adjust_inphases_0_9_adjust_inphases_1__ETC___d58;
  tUInt32 DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d92;
  tUInt32 DEF_SEL_ARR_adjust_in_latch_0_BITS_31_TO_16_3_adju_ETC___d102;
  tUInt32 DEF_dphaseFxpt_i__h2960;
  tUInt8 DEF_dphaseFxpt_i_BIT_15___h2999;
  tUInt8 DEF_x_BIT_31___h2466;
  tUInt32 DEF_adjust_bin_BITS_31_TO_16___d29;
  tUInt32 DEF_x__h1441;
  tUInt64 DEF_x__h2937;
  tUInt32 DEF_n_magnitude_f__h3615;
  tUInt32 DEF_n_magnitude_i__h3614;
  tUInt32 DEF_n_magnitude_f__h3619;
  tUInt32 DEF_n_magnitude_i__h3618;
  tUInt32 DEF_n_magnitude_f__h3623;
  tUInt32 DEF_n_magnitude_i__h3622;
  tUInt32 DEF_n_magnitude_f__h3627;
  tUInt32 DEF_n_magnitude_i__h3626;
  tUInt32 DEF_n_magnitude_f__h3631;
  tUInt32 DEF_n_magnitude_i__h3630;
  tUInt32 DEF_n_magnitude_f__h3635;
  tUInt32 DEF_n_magnitude_i__h3634;
  tUInt32 DEF_n_magnitude_f__h3639;
  tUInt32 DEF_n_magnitude_i__h3638;
  tUInt32 DEF_n_magnitude_f__h3643;
  tUInt32 DEF_n_magnitude_i__h3642;
  tUInt64 DEF_adjust_out_latch_BITS_47_TO_0___h4981;
  tUInt64 DEF_adjust_out_latch_BITS_95_TO_48___h4938;
  tUInt64 DEF_adjust_out_latch_BITS_143_TO_96___h4895;
  tUInt64 DEF_adjust_out_latch_BITS_191_TO_144___h4852;
  tUInt64 DEF_adjust_out_latch_BITS_239_TO_192___h4809;
  tUInt64 DEF_adjust_out_latch_BITS_287_TO_240___h4766;
  tUInt64 DEF_adjust_out_latch_BITS_335_TO_288___h4723;
  tUInt64 DEF_adjust_out_latch_BITS_383_TO_336___h4680;
  tUInt32 DEF_b__h2985;
  tUInt32 DEF_b__h2986;
  tUInt32 DEF_b__h2987;
  tUInt32 DEF_b__h2988;
  tUInt32 DEF_b__h2989;
  tUInt32 DEF_b__h2990;
  tUInt32 DEF_b__h2991;
  tUInt32 DEF_b__h2992;
  tUInt32 DEF_b__h2915;
  tUInt32 DEF_b__h2916;
  tUInt32 DEF_b__h2917;
  tUInt32 DEF_b__h2918;
  tUInt32 DEF_b__h2919;
  tUInt32 DEF_b__h2920;
  tUInt32 DEF_b__h2921;
  tUInt32 DEF_b__h2922;
  tUInt32 DEF_x__h1449;
  tUInt8 DEF_bin_index__h1341;
  DEF_x__h4297 = INST_adjust_i.METH_read();
  DEF_adjust_out_latch__h4283 = INST_adjust_out_latch.METH_read();
  DEF_adjust_in_latch__h2435 = INST_adjust_in_latch.METH_read();
  DEF_x__h1449 = INST_adjust_bin.METH_read();
  DEF_bin_index__h1341 = (tUInt8)((tUInt8)7u & (DEF_x__h1449 >> 16u));
  DEF_b__h2921 = INST_adjust_outphases_6.METH_read();
  DEF_b__h2922 = INST_adjust_outphases_7.METH_read();
  DEF_b__h2920 = INST_adjust_outphases_5.METH_read();
  DEF_b__h2919 = INST_adjust_outphases_4.METH_read();
  DEF_b__h2918 = INST_adjust_outphases_3.METH_read();
  DEF_b__h2917 = INST_adjust_outphases_2.METH_read();
  DEF_b__h2916 = INST_adjust_outphases_1.METH_read();
  DEF_b__h2992 = INST_adjust_inphases_7.METH_read();
  DEF_b__h2915 = INST_adjust_outphases_0.METH_read();
  DEF_b__h2991 = INST_adjust_inphases_6.METH_read();
  DEF_b__h2990 = INST_adjust_inphases_5.METH_read();
  DEF_b__h2989 = INST_adjust_inphases_4.METH_read();
  DEF_b__h2988 = INST_adjust_inphases_3.METH_read();
  DEF_b__h2987 = INST_adjust_inphases_2.METH_read();
  DEF_b__h2985 = INST_adjust_inphases_0.METH_read();
  DEF_b__h2986 = INST_adjust_inphases_1.METH_read();
  DEF_adjust_out_latch_BITS_383_TO_336___h4680 = primExtract64(48u,
							       384u,
							       DEF_adjust_out_latch__h4283,
							       32u,
							       383u,
							       32u,
							       336u);
  DEF_adjust_out_latch_BITS_335_TO_288___h4723 = primExtract64(48u,
							       384u,
							       DEF_adjust_out_latch__h4283,
							       32u,
							       335u,
							       32u,
							       288u);
  DEF_adjust_out_latch_BITS_287_TO_240___h4766 = primExtract64(48u,
							       384u,
							       DEF_adjust_out_latch__h4283,
							       32u,
							       287u,
							       32u,
							       240u);
  DEF_adjust_out_latch_BITS_239_TO_192___h4809 = primExtract64(48u,
							       384u,
							       DEF_adjust_out_latch__h4283,
							       32u,
							       239u,
							       32u,
							       192u);
  DEF_adjust_out_latch_BITS_191_TO_144___h4852 = primExtract64(48u,
							       384u,
							       DEF_adjust_out_latch__h4283,
							       32u,
							       191u,
							       32u,
							       144u);
  DEF_adjust_out_latch_BITS_95_TO_48___h4938 = primExtract64(48u,
							     384u,
							     DEF_adjust_out_latch__h4283,
							     32u,
							     95u,
							     32u,
							     48u);
  DEF_adjust_out_latch_BITS_143_TO_96___h4895 = primExtract64(48u,
							      384u,
							      DEF_adjust_out_latch__h4283,
							      32u,
							      143u,
							      32u,
							      96u);
  DEF_adjust_out_latch_BITS_47_TO_0___h4981 = primExtract64(48u,
							    384u,
							    DEF_adjust_out_latch__h4283,
							    32u,
							    47u,
							    32u,
							    0u);
  DEF_n_magnitude_i__h3642 = DEF_adjust_in_latch__h2435.get_bits_in_word32(11u, 16u, 16u);
  DEF_n_magnitude_f__h3643 = DEF_adjust_in_latch__h2435.get_bits_in_word32(11u, 0u, 16u);
  DEF_n_magnitude_i__h3638 = DEF_adjust_in_latch__h2435.get_bits_in_word32(10u, 0u, 16u);
  DEF_n_magnitude_f__h3639 = DEF_adjust_in_latch__h2435.get_bits_in_word32(9u, 16u, 16u);
  DEF_n_magnitude_f__h3635 = DEF_adjust_in_latch__h2435.get_bits_in_word32(8u, 0u, 16u);
  DEF_n_magnitude_i__h3634 = DEF_adjust_in_latch__h2435.get_bits_in_word32(8u, 16u, 16u);
  DEF_n_magnitude_i__h3630 = DEF_adjust_in_latch__h2435.get_bits_in_word32(7u, 0u, 16u);
  DEF_n_magnitude_f__h3631 = DEF_adjust_in_latch__h2435.get_bits_in_word32(6u, 16u, 16u);
  DEF_n_magnitude_i__h3626 = DEF_adjust_in_latch__h2435.get_bits_in_word32(5u, 16u, 16u);
  DEF_n_magnitude_f__h3627 = DEF_adjust_in_latch__h2435.get_bits_in_word32(5u, 0u, 16u);
  DEF_n_magnitude_i__h3622 = DEF_adjust_in_latch__h2435.get_bits_in_word32(4u, 0u, 16u);
  DEF_n_magnitude_i__h3618 = DEF_adjust_in_latch__h2435.get_bits_in_word32(2u, 16u, 16u);
  DEF_n_magnitude_f__h3623 = DEF_adjust_in_latch__h2435.get_bits_in_word32(3u, 16u, 16u);
  DEF_n_magnitude_f__h3619 = DEF_adjust_in_latch__h2435.get_bits_in_word32(2u, 0u, 16u);
  DEF_n_magnitude_i__h3614 = DEF_adjust_in_latch__h2435.get_bits_in_word32(1u, 0u, 16u);
  DEF_n_magnitude_f__h3615 = DEF_adjust_in_latch__h2435.get_bits_in_word32(0u, 16u, 16u);
  DEF_x__h1441 = DEF_x__h1449 + 131072u;
  DEF_x_BIT_31___h2466 = (tUInt8)(DEF_x__h1449 >> 31u);
  DEF_adjust_bin_BITS_31_TO_16___d29 = (tUInt32)(DEF_x__h1449 >> 16u);
  switch (DEF_x__h4297) {
  case (tUInt8)0u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_31_TO_16_3_adju_ETC___d102 = DEF_n_magnitude_f__h3615;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_31_TO_16_3_adju_ETC___d102 = DEF_n_magnitude_f__h3619;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_31_TO_16_3_adju_ETC___d102 = DEF_n_magnitude_f__h3623;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_31_TO_16_3_adju_ETC___d102 = DEF_n_magnitude_f__h3627;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_31_TO_16_3_adju_ETC___d102 = DEF_n_magnitude_f__h3631;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_31_TO_16_3_adju_ETC___d102 = DEF_n_magnitude_f__h3635;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_31_TO_16_3_adju_ETC___d102 = DEF_n_magnitude_f__h3639;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_31_TO_16_3_adju_ETC___d102 = DEF_n_magnitude_f__h3643;
    break;
  default:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_31_TO_16_3_adju_ETC___d102 = 43690u;
  }
  switch (DEF_x__h4297) {
  case (tUInt8)0u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d92 = DEF_n_magnitude_i__h3614;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d92 = DEF_n_magnitude_i__h3618;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d92 = DEF_n_magnitude_i__h3622;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d92 = DEF_n_magnitude_i__h3626;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d92 = DEF_n_magnitude_i__h3630;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d92 = DEF_n_magnitude_i__h3634;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d92 = DEF_n_magnitude_i__h3638;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d92 = DEF_n_magnitude_i__h3642;
    break;
  default:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d92 = 43690u;
  }
  switch (DEF_x__h4297) {
  case (tUInt8)0u:
    DEF_SEL_ARR_adjust_inphases_0_9_adjust_inphases_1__ETC___d58 = DEF_b__h2985;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_adjust_inphases_0_9_adjust_inphases_1__ETC___d58 = DEF_b__h2986;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_adjust_inphases_0_9_adjust_inphases_1__ETC___d58 = DEF_b__h2987;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_adjust_inphases_0_9_adjust_inphases_1__ETC___d58 = DEF_b__h2988;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_adjust_inphases_0_9_adjust_inphases_1__ETC___d58 = DEF_b__h2989;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_adjust_inphases_0_9_adjust_inphases_1__ETC___d58 = DEF_b__h2990;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_adjust_inphases_0_9_adjust_inphases_1__ETC___d58 = DEF_b__h2991;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_adjust_inphases_0_9_adjust_inphases_1__ETC___d58 = DEF_b__h2992;
    break;
  default:
    DEF_SEL_ARR_adjust_inphases_0_9_adjust_inphases_1__ETC___d58 = 43690u;
  }
  switch (DEF_bin_index__h1341) {
  case (tUInt8)0u:
    DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d48 = DEF_b__h2915;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d48 = DEF_b__h2916;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d48 = DEF_b__h2917;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d48 = DEF_b__h2918;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d48 = DEF_b__h2919;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d48 = DEF_b__h2920;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d48 = DEF_b__h2921;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d48 = DEF_b__h2922;
    break;
  default:
    DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d48 = 43690u;
  }
  switch (DEF_x__h4297) {
  case (tUInt8)0u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20 = DEF_adjust_in_latch__h2435.get_bits_in_word32(0u,
														 0u,
														 16u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20 = DEF_adjust_in_latch__h2435.get_bits_in_word32(1u,
														 16u,
														 16u);
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20 = DEF_adjust_in_latch__h2435.get_bits_in_word32(3u,
														 0u,
														 16u);
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20 = DEF_adjust_in_latch__h2435.get_bits_in_word32(4u,
														 16u,
														 16u);
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20 = DEF_adjust_in_latch__h2435.get_bits_in_word32(6u,
														 0u,
														 16u);
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20 = DEF_adjust_in_latch__h2435.get_bits_in_word32(7u,
														 16u,
														 16u);
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20 = DEF_adjust_in_latch__h2435.get_bits_in_word32(9u,
														 0u,
														 16u);
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20 = DEF_adjust_in_latch__h2435.get_bits_in_word32(10u,
														 16u,
														 16u);
    break;
  default:
    DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20 = 43690u;
  }
  DEF_dphaseFxpt_i__h2960 = 65535u & (DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20 - DEF_SEL_ARR_adjust_inphases_0_9_adjust_inphases_1__ETC___d58);
  DEF_dphaseFxpt_i_BIT_15___h2999 = (tUInt8)(DEF_dphaseFxpt_i__h2960 >> 15u);
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_7___d81 = DEF_bin_index__h1341 == (tUInt8)7u;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_6___d79 = DEF_bin_index__h1341 == (tUInt8)6u;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_5___d77 = DEF_bin_index__h1341 == (tUInt8)5u;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_4___d75 = DEF_bin_index__h1341 == (tUInt8)4u;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_3___d73 = DEF_bin_index__h1341 == (tUInt8)3u;
  DEF_adjust_i_EQ_7___d6 = DEF_x__h4297 == (tUInt8)7u;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_2___d71 = DEF_bin_index__h1341 == (tUInt8)2u;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_1___d69 = DEF_bin_index__h1341 == (tUInt8)1u;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_0___d28 = DEF_bin_index__h1341 == (tUInt8)0u;
  DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d61 = DEF_dphaseFxpt_i__h2960 << 16u;
  DEF__0_CONCAT_IF_SEL_ARR_adjust_in_latch_0_BITS_15__ETC___d64 = ((((tUInt64)(0u)) << 49u) | (((tUInt64)(DEF_dphaseFxpt_i_BIT_15___h2999 ? -DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d61 : DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d61)) << 17u)) | (tUInt64)(0u);
  DEF_x__h2937 = DEF_dphaseFxpt_i_BIT_15___h2999 ? -DEF__0_CONCAT_IF_SEL_ARR_adjust_in_latch_0_BITS_15__ETC___d64 : DEF__0_CONCAT_IF_SEL_ARR_adjust_in_latch_0_BITS_15__ETC___d64;
  DEF_adjust_i_EQ_6___d26 = DEF_x__h4297 == (tUInt8)6u;
  DEF_adjust_i_EQ_5___d25 = DEF_x__h4297 == (tUInt8)5u;
  DEF_adjust_i_EQ_4___d24 = DEF_x__h4297 == (tUInt8)4u;
  DEF_adjust_i_EQ_2___d22 = DEF_x__h4297 == (tUInt8)2u;
  DEF_adjust_i_EQ_3___d23 = DEF_x__h4297 == (tUInt8)3u;
  DEF_adjust_i_EQ_1___d21 = DEF_x__h4297 == (tUInt8)1u;
  DEF_adjust_i_EQ_0___d9 = DEF_x__h4297 == (tUInt8)0u;
  DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d68 = 65535u & (DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d48 + ((tUInt32)(65535u & (DEF_x__h2937 >> 32u))));
  DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 = 281474976710655llu & (((((tUInt64)(DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d92)) << 32u) | (((tUInt64)(DEF_SEL_ARR_adjust_in_latch_0_BITS_31_TO_16_3_adju_ETC___d102)) << 16u)) | (tUInt64)(DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d68));
  DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109.set_whole_word((tUInt32)((DEF_adjust_bin_BITS_18_TO_16_7_EQ_7___d81 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_383_TO_336___h4680) >> 16u),
									       2u).set_whole_word((((tUInt32)(65535u & (DEF_adjust_bin_BITS_18_TO_16_7_EQ_7___d81 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_383_TO_336___h4680))) << 16u) | (tUInt32)((DEF_adjust_bin_BITS_18_TO_16_7_EQ_6___d79 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_335_TO_288___h4723) >> 32u),
												  1u).set_whole_word((tUInt32)(DEF_adjust_bin_BITS_18_TO_16_7_EQ_6___d79 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_335_TO_288___h4723),
														     0u);
  DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114.set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109.get_whole_word(2u),
									       5u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109.get_whole_word(1u),
												  4u).build_concat((((tUInt64)(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109.get_whole_word(0u))) << 32u) | (tUInt64)((tUInt32)((DEF_adjust_bin_BITS_18_TO_16_7_EQ_5___d77 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_287_TO_240___h4766) >> 16u)),
														   64u,
														   64u).set_whole_word((((tUInt32)(65535u & (DEF_adjust_bin_BITS_18_TO_16_7_EQ_5___d77 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_287_TO_240___h4766))) << 16u) | (tUInt32)((DEF_adjust_bin_BITS_18_TO_16_7_EQ_4___d75 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_239_TO_192___h4809) >> 32u),
																       1u).set_whole_word((tUInt32)(DEF_adjust_bin_BITS_18_TO_16_7_EQ_4___d75 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_239_TO_192___h4809),
																			  0u);
  DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119.set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114.get_whole_word(5u),
									       8u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114.get_whole_word(4u),
												  7u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114.get_whole_word(3u),
														     6u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114.get_whole_word(2u),
																	5u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114.get_whole_word(1u),
																			   4u).build_concat((((tUInt64)(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114.get_whole_word(0u))) << 32u) | (tUInt64)((tUInt32)((DEF_adjust_bin_BITS_18_TO_16_7_EQ_3___d73 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_191_TO_144___h4852) >> 16u)),
																					    64u,
																					    64u).set_whole_word((((tUInt32)(65535u & (DEF_adjust_bin_BITS_18_TO_16_7_EQ_3___d73 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_191_TO_144___h4852))) << 16u) | (tUInt32)((DEF_adjust_bin_BITS_18_TO_16_7_EQ_2___d71 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_143_TO_96___h4895) >> 32u),
																								1u).set_whole_word((tUInt32)(DEF_adjust_bin_BITS_18_TO_16_7_EQ_2___d71 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_143_TO_96___h4895),
																										   0u);
  DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124.set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119.get_whole_word(8u),
									       11u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119.get_whole_word(7u),
												   10u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119.get_whole_word(6u),
														       9u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119.get_whole_word(5u),
																	  8u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119.get_whole_word(4u),
																			     7u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119.get_whole_word(3u),
																						6u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119.get_whole_word(2u),
																								   5u).set_whole_word(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119.get_whole_word(1u),
																										      4u).build_concat((((tUInt64)(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119.get_whole_word(0u))) << 32u) | (tUInt64)((tUInt32)((DEF_adjust_bin_BITS_18_TO_16_7_EQ_1___d69 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_95_TO_48___h4938) >> 16u)),
																												       64u,
																												       64u).set_whole_word((((tUInt32)(65535u & (DEF_adjust_bin_BITS_18_TO_16_7_EQ_1___d69 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_95_TO_48___h4938))) << 16u) | (tUInt32)((DEF_adjust_bin_BITS_18_TO_16_7_EQ_0___d28 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_47_TO_0___h4981) >> 32u),
																															   1u).set_whole_word((tUInt32)(DEF_adjust_bin_BITS_18_TO_16_7_EQ_0___d28 ? DEF_SEL_ARR_adjust_in_latch_0_BITS_47_TO_32_3_adju_ETC___d103 : DEF_adjust_out_latch_BITS_47_TO_0___h4981),
																																	      0u);
  DEF_NOT_adjust_bin_BITS_31_TO_16_9_EQ_adjust_bin_P_ETC___d37 = (!(DEF_adjust_bin_BITS_31_TO_16___d29 == ((tUInt32)(DEF_x__h1441 >> 16u))) && !DEF_x_BIT_31___h2466) && primSLT8(1u,
																						  16u,
																						  (tUInt32)(DEF_adjust_bin_BITS_31_TO_16___d29),
																						  16u,
																						  8u);
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_AND_NOT_adju_ETC___d82 = DEF_adjust_bin_BITS_18_TO_16_7_EQ_7___d81 && DEF_NOT_adjust_bin_BITS_31_TO_16_9_EQ_adjust_bin_P_ETC___d37;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_6_9_AND_NOT_adju_ETC___d80 = DEF_adjust_bin_BITS_18_TO_16_7_EQ_6___d79 && DEF_NOT_adjust_bin_BITS_31_TO_16_9_EQ_adjust_bin_P_ETC___d37;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_5_7_AND_NOT_adju_ETC___d78 = DEF_adjust_bin_BITS_18_TO_16_7_EQ_5___d77 && DEF_NOT_adjust_bin_BITS_31_TO_16_9_EQ_adjust_bin_P_ETC___d37;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_4_5_AND_NOT_adju_ETC___d76 = DEF_adjust_bin_BITS_18_TO_16_7_EQ_4___d75 && DEF_NOT_adjust_bin_BITS_31_TO_16_9_EQ_adjust_bin_P_ETC___d37;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_3_3_AND_NOT_adju_ETC___d74 = DEF_adjust_bin_BITS_18_TO_16_7_EQ_3___d73 && DEF_NOT_adjust_bin_BITS_31_TO_16_9_EQ_adjust_bin_P_ETC___d37;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_2_1_AND_NOT_adju_ETC___d72 = DEF_adjust_bin_BITS_18_TO_16_7_EQ_2___d71 && DEF_NOT_adjust_bin_BITS_31_TO_16_9_EQ_adjust_bin_P_ETC___d37;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_1_9_AND_NOT_adju_ETC___d70 = DEF_adjust_bin_BITS_18_TO_16_7_EQ_1___d69 && DEF_NOT_adjust_bin_BITS_31_TO_16_9_EQ_adjust_bin_P_ETC___d37;
  DEF_adjust_bin_BITS_18_TO_16_7_EQ_0_8_AND_NOT_adju_ETC___d38 = DEF_adjust_bin_BITS_18_TO_16_7_EQ_0___d28 && DEF_NOT_adjust_bin_BITS_31_TO_16_9_EQ_adjust_bin_P_ETC___d37;
  DEF_x__h1548 = (tUInt8)7u & (DEF_x__h4297 + (tUInt8)1u);
  DEF_NOT_adjust_i_EQ_7___d7 = !DEF_adjust_i_EQ_7___d6;
  INST_adjust_bin.METH_write(DEF_x__h1441);
  if (DEF_adjust_i_EQ_7___d6)
    INST_adjust_done.METH_write((tUInt8)1u);
  if (DEF_NOT_adjust_i_EQ_7___d7)
    INST_adjust_i.METH_write(DEF_x__h1548);
  if (DEF_adjust_i_EQ_0___d9)
    INST_adjust_inphases_0.METH_write(DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20);
  if (DEF_adjust_i_EQ_1___d21)
    INST_adjust_inphases_1.METH_write(DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20);
  if (DEF_adjust_i_EQ_3___d23)
    INST_adjust_inphases_3.METH_write(DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20);
  if (DEF_adjust_i_EQ_2___d22)
    INST_adjust_inphases_2.METH_write(DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20);
  if (DEF_adjust_i_EQ_4___d24)
    INST_adjust_inphases_4.METH_write(DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20);
  if (DEF_adjust_i_EQ_5___d25)
    INST_adjust_inphases_5.METH_write(DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20);
  if (DEF_adjust_i_EQ_6___d26)
    INST_adjust_inphases_6.METH_write(DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20);
  if (DEF_adjust_i_EQ_7___d6)
    INST_adjust_inphases_7.METH_write(DEF_SEL_ARR_adjust_in_latch_0_BITS_15_TO_0_1_adjus_ETC___d20);
  if (DEF_adjust_bin_BITS_18_TO_16_7_EQ_0_8_AND_NOT_adju_ETC___d38)
    INST_adjust_outphases_0.METH_write(DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d68);
  if (DEF_adjust_bin_BITS_18_TO_16_7_EQ_2_1_AND_NOT_adju_ETC___d72)
    INST_adjust_outphases_2.METH_write(DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d68);
  if (DEF_adjust_bin_BITS_18_TO_16_7_EQ_1_9_AND_NOT_adju_ETC___d70)
    INST_adjust_outphases_1.METH_write(DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d68);
  if (DEF_adjust_bin_BITS_18_TO_16_7_EQ_3_3_AND_NOT_adju_ETC___d74)
    INST_adjust_outphases_3.METH_write(DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d68);
  if (DEF_adjust_bin_BITS_18_TO_16_7_EQ_4_5_AND_NOT_adju_ETC___d76)
    INST_adjust_outphases_4.METH_write(DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d68);
  if (DEF_adjust_bin_BITS_18_TO_16_7_EQ_5_7_AND_NOT_adju_ETC___d78)
    INST_adjust_outphases_5.METH_write(DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d68);
  if (DEF_adjust_bin_BITS_18_TO_16_7_EQ_6_9_AND_NOT_adju_ETC___d80)
    INST_adjust_outphases_6.METH_write(DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d68);
  if (DEF_NOT_adjust_bin_BITS_31_TO_16_9_EQ_adjust_bin_P_ETC___d37)
    INST_adjust_out_latch.METH_write(DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124);
  if (DEF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_AND_NOT_adju_ETC___d82)
    INST_adjust_outphases_7.METH_write(DEF_SEL_ARR_adjust_outphases_0_9_adjust_outphases__ETC___d68);
}

void MOD_mkPitchAdjustTest::RL_adjust_loop_end()
{
  DEF_adjust_out_latch__h4283 = INST_adjust_out_latch.METH_read();
  INST_adjust_outputFIFO.METH_enq(DEF_adjust_out_latch__h4283);
  INST_adjust_i.METH_write((tUInt8)0u);
}

void MOD_mkPitchAdjustTest::RL_f0()
{
  DEF_x__h19757 = INST_feed.METH_read();
  DEF_x__h7356 = DEF_x__h19757 + 1u;
  INST_adjust_in_latch.METH_write(UWide_literal_384_h10000400000010000000000010000c00000010000800000010000400000010000000000010000c000000100008000);
  INST_adjust_out_latch.METH_write(UWide_literal_384_h0);
  INST_adjust_i.METH_write((tUInt8)0u);
  INST_adjust_bin.METH_write(0u);
  INST_adjust_done.METH_write((tUInt8)0u);
  INST_feed.METH_write(DEF_x__h7356);
}

void MOD_mkPitchAdjustTest::RL_f1()
{
  DEF_x__h19757 = INST_feed.METH_read();
  DEF_x__h7356 = DEF_x__h19757 + 1u;
  INST_adjust_in_latch.METH_write(UWide_literal_384_h100000000000100008000000100000000000100008000000100000000000100008000000100000000000100008000);
  INST_adjust_out_latch.METH_write(UWide_literal_384_h0);
  INST_adjust_i.METH_write((tUInt8)0u);
  INST_adjust_bin.METH_write(0u);
  INST_adjust_done.METH_write((tUInt8)0u);
  INST_feed.METH_write(DEF_x__h7356);
}

void MOD_mkPitchAdjustTest::RL_f2()
{
  DEF_x__h19757 = INST_feed.METH_read();
  DEF_x__h7356 = DEF_x__h19757 + 1u;
  INST_adjust_in_latch.METH_write(UWide_literal_384_h6654a9bf10009e6456000000ecd47321c000e00000000000ecd47cde40009e645a0000006654a640f000000000000);
  INST_adjust_out_latch.METH_write(UWide_literal_384_h0);
  INST_adjust_i.METH_write((tUInt8)0u);
  INST_adjust_bin.METH_write(0u);
  INST_adjust_done.METH_write((tUInt8)0u);
  INST_feed.METH_write(DEF_x__h7356);
}

void MOD_mkPitchAdjustTest::RL_c0()
{
  tUInt8 DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236;
  tUInt32 DEF_signed_32768___d240;
  DEF_unsigned_0___d238 = 0u;
  DEF_signed_32768___d240 = 32768u;
  DEF_signed_1___d237 = 1u;
  DEF_signed_0___d239 = 0u;
  DEF_adjust_outputFIFO_first____d141 = INST_adjust_outputFIFO.METH_first();
  DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(11u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263 = DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222;
  DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(9u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260 = DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211;
  DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(8u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257 = DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200;
  DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(6u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254 = DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189;
  DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(5u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251 = DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178;
  DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(3u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248 = DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167;
  DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(2u,
														0u,
														16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245 = DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156;
  DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(0u,
														16u,
														16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242 = DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145;
  DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(10u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264 = DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226;
  DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(11u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262 = DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219;
  DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(9u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261 = DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215;
  DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(7u,
														  16u,
														  16u);
  DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(10u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259 = DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208;
  DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258 = DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204;
  DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(8u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256 = DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197;
  DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(6u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255 = DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193;
  DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(7u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253 = DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186;
  DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(5u,
														  16u,
														  16u);
  DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(4u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252 = DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182;
  DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250 = DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175;
  DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(3u,
														 0u,
														 16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249 = DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171;
  DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(4u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247 = DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164;
  DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(1u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246 = DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160;
  DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(0u,
													       0u,
													       16u);
  DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(2u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244 = DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153;
  DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243 = DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149;
  DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(1u,
														0u,
														16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241 = DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142;
  DEF_x__h19762 = INST_check.METH_read();
  DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229 = (!(DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151 = !(DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147 = !(DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152 = (!(DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142 == 1u) || DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147) || DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151;
  DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163 = (!(DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185 = (!(DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196 = (!(DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186 == 1u) || !(DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207 = (!(DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214 = !(DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208 == 1u) || !(DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170 = !(DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164 == 1u) || !(DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236 = DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152 || (DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163 || ((DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170 || !(DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171 == 32768u)) || (DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185 || (DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196 || (DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207 || ((DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214 || !(DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215 == 32768u)) || DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229))))));
  DEF_x__h14795 = DEF_x__h19762 + 1u;
  INST_adjust_outputFIFO.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d237,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d237,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_32768___d240, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d237,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d237,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_32768___d240, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
  }
  if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d236)
    INST_passed.METH_write((tUInt8)0u);
  INST_check.METH_write(DEF_x__h14795);
}

void MOD_mkPitchAdjustTest::RL_c1()
{
  tUInt8 DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280;
  DEF_unsigned_0___d238 = 0u;
  DEF_signed_1___d237 = 1u;
  DEF_signed_0___d239 = 0u;
  DEF_adjust_outputFIFO_first____d141 = INST_adjust_outputFIFO.METH_first();
  DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(11u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263 = DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222;
  DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(9u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260 = DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211;
  DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(8u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257 = DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200;
  DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(6u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254 = DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189;
  DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(5u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251 = DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178;
  DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(2u,
														0u,
														16u);
  DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(3u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248 = DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167;
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245 = DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156;
  DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(0u,
														16u,
														16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242 = DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145;
  DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(10u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264 = DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226;
  DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(9u,
														  0u,
														  16u);
  DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(11u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262 = DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219;
  DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261 = DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215;
  DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(10u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259 = DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208;
  DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(7u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258 = DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204;
  DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(8u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256 = DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197;
  DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(6u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255 = DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193;
  DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(7u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253 = DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186;
  DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(4u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252 = DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182;
  DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(5u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250 = DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175;
  DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(3u,
														 0u,
														 16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249 = DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171;
  DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(4u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247 = DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164;
  DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(1u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246 = DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160;
  DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(2u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244 = DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153;
  DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(0u,
													       0u,
													       16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243 = DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149;
  DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(1u,
														0u,
														16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241 = DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142;
  DEF_x__h19762 = INST_check.METH_read();
  DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229 = (!(DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151 = !(DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147 = !(DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152 = (!(DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142 == 1u) || DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147) || DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151;
  DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163 = (!(DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185 = (!(DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196 = (!(DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186 == 1u) || !(DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207 = (!(DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214 = !(DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208 == 1u) || !(DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170 = !(DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164 == 1u) || !(DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280 = DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152 || (DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163 || ((DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170 || !(DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171 == 0u)) || (DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185 || (DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196 || (DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207 || ((DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214 || !(DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215 == 0u)) || DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229))))));
  DEF_x__h14795 = DEF_x__h19762 + 1u;
  INST_adjust_outputFIFO.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d237,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d237,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d237,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d237,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
  }
  if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d280)
    INST_passed.METH_write((tUInt8)0u);
  INST_check.METH_write(DEF_x__h14795);
}

void MOD_mkPitchAdjustTest::RL_c2()
{
  tUInt8 DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317;
  tUInt32 DEF_signed_6___d318;
  tUInt32 DEF_signed_9___d321;
  tUInt32 DEF_signed_14___d324;
  tUInt32 DEF_signed_16384___d323;
  tUInt32 DEF_signed_39880___d326;
  tUInt32 DEF_signed_51230___d320;
  tUInt32 DEF_unsigned_25930___d319;
  tUInt32 DEF_unsigned_52551___d325;
  tUInt32 DEF_unsigned_58949___d322;
  DEF_unsigned_58949___d322 = 58949u;
  DEF_unsigned_52551___d325 = 52551u;
  DEF_unsigned_25930___d319 = 25930u;
  DEF_unsigned_0___d238 = 0u;
  DEF_signed_51230___d320 = 51230u;
  DEF_signed_39880___d326 = 39880u;
  DEF_signed_16384___d323 = 16384u;
  DEF_signed_14___d324 = 14u;
  DEF_signed_9___d321 = 9u;
  DEF_signed_6___d318 = 6u;
  DEF_signed_0___d239 = 0u;
  DEF_adjust_outputFIFO_first____d141 = INST_adjust_outputFIFO.METH_first();
  DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(11u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263 = DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222;
  DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(9u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260 = DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211;
  DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(8u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257 = DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200;
  DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(6u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254 = DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189;
  DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(5u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251 = DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178;
  DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(3u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248 = DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167;
  DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(2u,
														0u,
														16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245 = DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156;
  DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(0u,
														16u,
														16u);
  DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242 = DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145;
  DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(10u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264 = DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226;
  DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(11u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262 = DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219;
  DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(9u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261 = DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215;
  DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(10u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259 = DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208;
  DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(7u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258 = DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204;
  DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(8u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256 = DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197;
  DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(6u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255 = DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193;
  DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(7u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253 = DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186;
  DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(4u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252 = DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182;
  DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(5u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250 = DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175;
  DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(4u,
														  0u,
														  16u);
  DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(3u,
														 0u,
														 16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249 = DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171;
  DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247 = DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164;
  DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(1u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246 = DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160;
  DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(2u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244 = DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153;
  DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(0u,
													       0u,
													       16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243 = DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149;
  DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142 = DEF_adjust_outputFIFO_first____d141.get_bits_in_word32(1u,
														0u,
														16u);
  DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241 = DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142;
  DEF_x__h19762 = INST_check.METH_read();
  DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229 = (!(DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151 = !(DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147 = !(DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163 = (!(DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185 = (!(DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207 = (!(DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197 == 0u) || !(DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200 == 0u)) || !(DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204 == 0u);
  DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317 = ((!(DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142 == 0u) || DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147) || DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151) || (DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163 || (((!(DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164 == 6u) || !(DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167 == 25930u)) || !(DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171 == 51230u)) || (DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185 || (((!(DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186 == 9u) || !(DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189 == 58949u)) || !(DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193 == 16384u)) || (DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207 || (((!(DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208 == 14u) || !(DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211 == 52551u)) || !(DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215 == 39880u)) || DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229))))));
  DEF_x__h14795 = DEF_x__h19762 + 1u;
  INST_adjust_outputFIFO.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_6___d318,
		   DEF_unsigned_25930___d319);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_51230___d320, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_9___d321,
		   DEF_unsigned_58949___d322);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_16384___d323, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_14___d324,
		   DEF_unsigned_52551___d325);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_39880___d326, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d239,
		   DEF_unsigned_0___d238);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d239, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262,
		   DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
  }
  if (DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d317)
    INST_passed.METH_write((tUInt8)0u);
  INST_check.METH_write(DEF_x__h14795);
}

void MOD_mkPitchAdjustTest::RL_finish()
{
  tUInt8 DEF_NOT_passed_30___d331;
  tUInt8 DEF_passed__h19779;
  DEF_passed__h19779 = INST_passed.METH_read();
  DEF_NOT_passed_30___d331 = !DEF_passed__h19779;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_passed__h19779)
      dollar_display(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_passed_30___d331)
      dollar_display(sim_hdl, this, "s", &__str_literal_14);
    dollar_finish(sim_hdl, "32", 1u);
  }
}


/* Methods */


/* Reset routines */

void MOD_mkPitchAdjustTest::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_passed.reset_RST(ARG_rst_in);
  INST_feed.reset_RST(ARG_rst_in);
  INST_check.reset_RST(ARG_rst_in);
  INST_adjust_outputFIFO.reset_RST(ARG_rst_in);
  INST_adjust_outphases_7.reset_RST(ARG_rst_in);
  INST_adjust_outphases_6.reset_RST(ARG_rst_in);
  INST_adjust_outphases_5.reset_RST(ARG_rst_in);
  INST_adjust_outphases_4.reset_RST(ARG_rst_in);
  INST_adjust_outphases_3.reset_RST(ARG_rst_in);
  INST_adjust_outphases_2.reset_RST(ARG_rst_in);
  INST_adjust_outphases_1.reset_RST(ARG_rst_in);
  INST_adjust_outphases_0.reset_RST(ARG_rst_in);
  INST_adjust_inphases_7.reset_RST(ARG_rst_in);
  INST_adjust_inphases_6.reset_RST(ARG_rst_in);
  INST_adjust_inphases_5.reset_RST(ARG_rst_in);
  INST_adjust_inphases_4.reset_RST(ARG_rst_in);
  INST_adjust_inphases_3.reset_RST(ARG_rst_in);
  INST_adjust_inphases_2.reset_RST(ARG_rst_in);
  INST_adjust_inphases_1.reset_RST(ARG_rst_in);
  INST_adjust_inphases_0.reset_RST(ARG_rst_in);
  INST_adjust_i.reset_RST(ARG_rst_in);
  INST_adjust_done.reset_RST(ARG_rst_in);
  INST_adjust_bin.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkPitchAdjustTest::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkPitchAdjustTest::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_adjust_bin.dump_state(indent + 2u);
  INST_adjust_done.dump_state(indent + 2u);
  INST_adjust_i.dump_state(indent + 2u);
  INST_adjust_in_latch.dump_state(indent + 2u);
  INST_adjust_inphases_0.dump_state(indent + 2u);
  INST_adjust_inphases_1.dump_state(indent + 2u);
  INST_adjust_inphases_2.dump_state(indent + 2u);
  INST_adjust_inphases_3.dump_state(indent + 2u);
  INST_adjust_inphases_4.dump_state(indent + 2u);
  INST_adjust_inphases_5.dump_state(indent + 2u);
  INST_adjust_inphases_6.dump_state(indent + 2u);
  INST_adjust_inphases_7.dump_state(indent + 2u);
  INST_adjust_out_latch.dump_state(indent + 2u);
  INST_adjust_outphases_0.dump_state(indent + 2u);
  INST_adjust_outphases_1.dump_state(indent + 2u);
  INST_adjust_outphases_2.dump_state(indent + 2u);
  INST_adjust_outphases_3.dump_state(indent + 2u);
  INST_adjust_outphases_4.dump_state(indent + 2u);
  INST_adjust_outphases_5.dump_state(indent + 2u);
  INST_adjust_outphases_6.dump_state(indent + 2u);
  INST_adjust_outphases_7.dump_state(indent + 2u);
  INST_adjust_outputFIFO.dump_state(indent + 2u);
  INST_check.dump_state(indent + 2u);
  INST_feed.dump_state(indent + 2u);
  INST_passed.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkPitchAdjustTest::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 119u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_adjust_loop", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_adjust_loop_end", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_c0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_c1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_c2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_f0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_f1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_f2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_finish", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119", 288u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124", 384u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_i_EQ_7___d7", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_adjust_loop", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_adjust_loop_end", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_c0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_c1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_c2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_f0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_f1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_f2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_finish", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_i_EQ_7___d6", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_in_latch__h2435", 384u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_out_latch__h4283", 384u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_111_TO_96___d171", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_127_TO_112___d167", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_143_TO_128___d164", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_159_TO_144___d182", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_15_TO_0___d149", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_175_TO_160___d178", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_191_TO_176___d175", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_207_TO_192___d193", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_223_TO_208___d189", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_239_TO_224___d186", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_255_TO_240___d204", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_271_TO_256___d200", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_287_TO_272___d197", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_303_TO_288___d215", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_319_TO_304___d211", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_31_TO_16___d145", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_335_TO_320___d208", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_351_TO_336___d226", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_367_TO_352___d222", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_383_TO_368___d219", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_47_TO_32___d142", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_63_TO_48___d160", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_79_TO_64___d156", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__41_BITS_95_TO_80___d153", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first____d141", 384u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_0___d239", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_1___d237", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_0___d238", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14795", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h19757", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h19762", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h4297", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h7356", 32u);
  num = INST_adjust_bin.dump_VCD_defs(num);
  num = INST_adjust_done.dump_VCD_defs(num);
  num = INST_adjust_i.dump_VCD_defs(num);
  num = INST_adjust_in_latch.dump_VCD_defs(num);
  num = INST_adjust_inphases_0.dump_VCD_defs(num);
  num = INST_adjust_inphases_1.dump_VCD_defs(num);
  num = INST_adjust_inphases_2.dump_VCD_defs(num);
  num = INST_adjust_inphases_3.dump_VCD_defs(num);
  num = INST_adjust_inphases_4.dump_VCD_defs(num);
  num = INST_adjust_inphases_5.dump_VCD_defs(num);
  num = INST_adjust_inphases_6.dump_VCD_defs(num);
  num = INST_adjust_inphases_7.dump_VCD_defs(num);
  num = INST_adjust_out_latch.dump_VCD_defs(num);
  num = INST_adjust_outphases_0.dump_VCD_defs(num);
  num = INST_adjust_outphases_1.dump_VCD_defs(num);
  num = INST_adjust_outphases_2.dump_VCD_defs(num);
  num = INST_adjust_outphases_3.dump_VCD_defs(num);
  num = INST_adjust_outphases_4.dump_VCD_defs(num);
  num = INST_adjust_outphases_5.dump_VCD_defs(num);
  num = INST_adjust_outphases_6.dump_VCD_defs(num);
  num = INST_adjust_outphases_7.dump_VCD_defs(num);
  num = INST_adjust_outputFIFO.dump_VCD_defs(num);
  num = INST_check.dump_VCD_defs(num);
  num = INST_feed.dump_VCD_defs(num);
  num = INST_passed.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkPitchAdjustTest::dump_VCD(tVCDDumpType dt,
				     unsigned int levels,
				     MOD_mkPitchAdjustTest &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkPitchAdjustTest::vcd_defs(tVCDDumpType dt, MOD_mkPitchAdjustTest &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 288u);
    vcd_write_x(sim_hdl, num++, 384u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 384u);
    vcd_write_x(sim_hdl, num++, 384u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 384u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_adjust_loop) != DEF_CAN_FIRE_RL_adjust_loop)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_adjust_loop, 1u);
	backing.DEF_CAN_FIRE_RL_adjust_loop = DEF_CAN_FIRE_RL_adjust_loop;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_adjust_loop_end) != DEF_CAN_FIRE_RL_adjust_loop_end)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_adjust_loop_end, 1u);
	backing.DEF_CAN_FIRE_RL_adjust_loop_end = DEF_CAN_FIRE_RL_adjust_loop_end;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_c0) != DEF_CAN_FIRE_RL_c0)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_c0, 1u);
	backing.DEF_CAN_FIRE_RL_c0 = DEF_CAN_FIRE_RL_c0;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_c1) != DEF_CAN_FIRE_RL_c1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_c1, 1u);
	backing.DEF_CAN_FIRE_RL_c1 = DEF_CAN_FIRE_RL_c1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_c2) != DEF_CAN_FIRE_RL_c2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_c2, 1u);
	backing.DEF_CAN_FIRE_RL_c2 = DEF_CAN_FIRE_RL_c2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_f0) != DEF_CAN_FIRE_RL_f0)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_f0, 1u);
	backing.DEF_CAN_FIRE_RL_f0 = DEF_CAN_FIRE_RL_f0;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_f1) != DEF_CAN_FIRE_RL_f1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_f1, 1u);
	backing.DEF_CAN_FIRE_RL_f1 = DEF_CAN_FIRE_RL_f1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_f2) != DEF_CAN_FIRE_RL_f2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_f2, 1u);
	backing.DEF_CAN_FIRE_RL_f2 = DEF_CAN_FIRE_RL_f2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_finish) != DEF_CAN_FIRE_RL_finish)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_finish, 1u);
	backing.DEF_CAN_FIRE_RL_finish = DEF_CAN_FIRE_RL_finish;
      }
      ++num;
      if ((backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109) != DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109, 96u);
	backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109 = DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109;
      }
      ++num;
      if ((backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114) != DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114, 192u);
	backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114 = DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114;
      }
      ++num;
      if ((backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119) != DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119, 288u);
	backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119 = DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119;
      }
      ++num;
      if ((backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124) != DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124, 384u);
	backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124 = DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_i_EQ_7___d7) != DEF_NOT_adjust_i_EQ_7___d7)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_i_EQ_7___d7, 1u);
	backing.DEF_NOT_adjust_i_EQ_7___d7 = DEF_NOT_adjust_i_EQ_7___d7;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170) != DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170 = DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151) != DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151 = DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185) != DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185 = DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196) != DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196 = DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207) != DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207 = DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147) != DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147 = DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214) != DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214 = DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229) != DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229 = DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152) != DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152 = DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163) != DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163 = DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_adjust_loop) != DEF_WILL_FIRE_RL_adjust_loop)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_adjust_loop, 1u);
	backing.DEF_WILL_FIRE_RL_adjust_loop = DEF_WILL_FIRE_RL_adjust_loop;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_adjust_loop_end) != DEF_WILL_FIRE_RL_adjust_loop_end)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_adjust_loop_end, 1u);
	backing.DEF_WILL_FIRE_RL_adjust_loop_end = DEF_WILL_FIRE_RL_adjust_loop_end;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_c0) != DEF_WILL_FIRE_RL_c0)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_c0, 1u);
	backing.DEF_WILL_FIRE_RL_c0 = DEF_WILL_FIRE_RL_c0;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_c1) != DEF_WILL_FIRE_RL_c1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_c1, 1u);
	backing.DEF_WILL_FIRE_RL_c1 = DEF_WILL_FIRE_RL_c1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_c2) != DEF_WILL_FIRE_RL_c2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_c2, 1u);
	backing.DEF_WILL_FIRE_RL_c2 = DEF_WILL_FIRE_RL_c2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_f0) != DEF_WILL_FIRE_RL_f0)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_f0, 1u);
	backing.DEF_WILL_FIRE_RL_f0 = DEF_WILL_FIRE_RL_f0;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_f1) != DEF_WILL_FIRE_RL_f1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_f1, 1u);
	backing.DEF_WILL_FIRE_RL_f1 = DEF_WILL_FIRE_RL_f1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_f2) != DEF_WILL_FIRE_RL_f2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_f2, 1u);
	backing.DEF_WILL_FIRE_RL_f2 = DEF_WILL_FIRE_RL_f2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_finish) != DEF_WILL_FIRE_RL_finish)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_finish, 1u);
	backing.DEF_WILL_FIRE_RL_finish = DEF_WILL_FIRE_RL_finish;
      }
      ++num;
      if ((backing.DEF_adjust_i_EQ_7___d6) != DEF_adjust_i_EQ_7___d6)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_i_EQ_7___d6, 1u);
	backing.DEF_adjust_i_EQ_7___d6 = DEF_adjust_i_EQ_7___d6;
      }
      ++num;
      if ((backing.DEF_adjust_in_latch__h2435) != DEF_adjust_in_latch__h2435)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_in_latch__h2435, 384u);
	backing.DEF_adjust_in_latch__h2435 = DEF_adjust_in_latch__h2435;
      }
      ++num;
      if ((backing.DEF_adjust_out_latch__h4283) != DEF_adjust_out_latch__h4283)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_out_latch__h4283, 384u);
	backing.DEF_adjust_out_latch__h4283 = DEF_adjust_out_latch__h4283;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171) != DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171 = DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167) != DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167 = DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164) != DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164 = DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182) != DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182 = DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149) != DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149 = DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178) != DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178 = DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175) != DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175 = DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193) != DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193 = DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189) != DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189 = DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186) != DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186 = DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204) != DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204 = DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200) != DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200 = DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197) != DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197 = DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215) != DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215 = DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211) != DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211 = DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145) != DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145 = DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208) != DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208 = DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226) != DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226 = DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222) != DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222 = DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219) != DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219 = DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142) != DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142 = DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160) != DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160 = DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156) != DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156 = DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153) != DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153, 16u);
	backing.DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153 = DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first____d141) != DEF_adjust_outputFIFO_first____d141)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first____d141, 384u);
	backing.DEF_adjust_outputFIFO_first____d141 = DEF_adjust_outputFIFO_first____d141;
      }
      ++num;
      if ((backing.DEF_signed_0___d239) != DEF_signed_0___d239)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_0___d239, 16u);
	backing.DEF_signed_0___d239 = DEF_signed_0___d239;
      }
      ++num;
      if ((backing.DEF_signed_1___d237) != DEF_signed_1___d237)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_1___d237, 16u);
	backing.DEF_signed_1___d237 = DEF_signed_1___d237;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249) != DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249 = DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247) != DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247 = DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252) != DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252 = DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243) != DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243 = DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250) != DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250 = DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255) != DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255 = DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253) != DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253 = DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258) != DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258 = DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256) != DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256 = DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261) != DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261 = DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259) != DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259 = DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264) != DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264 = DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262) != DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262 = DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241) != DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241 = DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246) != DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246 = DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244) != DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244 = DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244;
      }
      ++num;
      if ((backing.DEF_unsigned_0___d238) != DEF_unsigned_0___d238)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_0___d238, 16u);
	backing.DEF_unsigned_0___d238 = DEF_unsigned_0___d238;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248) != DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251) != DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254) != DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257) != DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260) != DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242) != DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263) != DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245) != DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245;
      }
      ++num;
      if ((backing.DEF_x__h14795) != DEF_x__h14795)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14795, 32u);
	backing.DEF_x__h14795 = DEF_x__h14795;
      }
      ++num;
      if ((backing.DEF_x__h19757) != DEF_x__h19757)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h19757, 32u);
	backing.DEF_x__h19757 = DEF_x__h19757;
      }
      ++num;
      if ((backing.DEF_x__h19762) != DEF_x__h19762)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h19762, 32u);
	backing.DEF_x__h19762 = DEF_x__h19762;
      }
      ++num;
      if ((backing.DEF_x__h4297) != DEF_x__h4297)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h4297, 3u);
	backing.DEF_x__h4297 = DEF_x__h4297;
      }
      ++num;
      if ((backing.DEF_x__h7356) != DEF_x__h7356)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h7356, 32u);
	backing.DEF_x__h7356 = DEF_x__h7356;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_adjust_loop, 1u);
      backing.DEF_CAN_FIRE_RL_adjust_loop = DEF_CAN_FIRE_RL_adjust_loop;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_adjust_loop_end, 1u);
      backing.DEF_CAN_FIRE_RL_adjust_loop_end = DEF_CAN_FIRE_RL_adjust_loop_end;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_c0, 1u);
      backing.DEF_CAN_FIRE_RL_c0 = DEF_CAN_FIRE_RL_c0;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_c1, 1u);
      backing.DEF_CAN_FIRE_RL_c1 = DEF_CAN_FIRE_RL_c1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_c2, 1u);
      backing.DEF_CAN_FIRE_RL_c2 = DEF_CAN_FIRE_RL_c2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_f0, 1u);
      backing.DEF_CAN_FIRE_RL_f0 = DEF_CAN_FIRE_RL_f0;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_f1, 1u);
      backing.DEF_CAN_FIRE_RL_f1 = DEF_CAN_FIRE_RL_f1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_f2, 1u);
      backing.DEF_CAN_FIRE_RL_f2 = DEF_CAN_FIRE_RL_f2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_finish, 1u);
      backing.DEF_CAN_FIRE_RL_finish = DEF_CAN_FIRE_RL_finish;
      vcd_write_val(sim_hdl, num++, DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109, 96u);
      backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109 = DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d109;
      vcd_write_val(sim_hdl, num++, DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114, 192u);
      backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114 = DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d114;
      vcd_write_val(sim_hdl, num++, DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119, 288u);
      backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119 = DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d119;
      vcd_write_val(sim_hdl, num++, DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124, 384u);
      backing.DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124 = DEF_IF_adjust_bin_BITS_18_TO_16_7_EQ_7_1_THEN_SEL__ETC___d124;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_i_EQ_7___d7, 1u);
      backing.DEF_NOT_adjust_i_EQ_7___d7 = DEF_NOT_adjust_i_EQ_7___d7;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170 = DEF_NOT_adjust_outputFIFO_first__41_BITS_143_TO_12_ETC___d170;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151 = DEF_NOT_adjust_outputFIFO_first__41_BITS_15_TO_0_4_ETC___d151;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185 = DEF_NOT_adjust_outputFIFO_first__41_BITS_191_TO_17_ETC___d185;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196 = DEF_NOT_adjust_outputFIFO_first__41_BITS_239_TO_22_ETC___d196;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207 = DEF_NOT_adjust_outputFIFO_first__41_BITS_287_TO_27_ETC___d207;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147 = DEF_NOT_adjust_outputFIFO_first__41_BITS_31_TO_16__ETC___d147;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214 = DEF_NOT_adjust_outputFIFO_first__41_BITS_335_TO_32_ETC___d214;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229 = DEF_NOT_adjust_outputFIFO_first__41_BITS_383_TO_36_ETC___d229;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152 = DEF_NOT_adjust_outputFIFO_first__41_BITS_47_TO_32__ETC___d152;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163 = DEF_NOT_adjust_outputFIFO_first__41_BITS_95_TO_80__ETC___d163;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_adjust_loop, 1u);
      backing.DEF_WILL_FIRE_RL_adjust_loop = DEF_WILL_FIRE_RL_adjust_loop;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_adjust_loop_end, 1u);
      backing.DEF_WILL_FIRE_RL_adjust_loop_end = DEF_WILL_FIRE_RL_adjust_loop_end;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_c0, 1u);
      backing.DEF_WILL_FIRE_RL_c0 = DEF_WILL_FIRE_RL_c0;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_c1, 1u);
      backing.DEF_WILL_FIRE_RL_c1 = DEF_WILL_FIRE_RL_c1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_c2, 1u);
      backing.DEF_WILL_FIRE_RL_c2 = DEF_WILL_FIRE_RL_c2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_f0, 1u);
      backing.DEF_WILL_FIRE_RL_f0 = DEF_WILL_FIRE_RL_f0;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_f1, 1u);
      backing.DEF_WILL_FIRE_RL_f1 = DEF_WILL_FIRE_RL_f1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_f2, 1u);
      backing.DEF_WILL_FIRE_RL_f2 = DEF_WILL_FIRE_RL_f2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_finish, 1u);
      backing.DEF_WILL_FIRE_RL_finish = DEF_WILL_FIRE_RL_finish;
      vcd_write_val(sim_hdl, num++, DEF_adjust_i_EQ_7___d6, 1u);
      backing.DEF_adjust_i_EQ_7___d6 = DEF_adjust_i_EQ_7___d6;
      vcd_write_val(sim_hdl, num++, DEF_adjust_in_latch__h2435, 384u);
      backing.DEF_adjust_in_latch__h2435 = DEF_adjust_in_latch__h2435;
      vcd_write_val(sim_hdl, num++, DEF_adjust_out_latch__h4283, 384u);
      backing.DEF_adjust_out_latch__h4283 = DEF_adjust_out_latch__h4283;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171 = DEF_adjust_outputFIFO_first__41_BITS_111_TO_96___d171;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167 = DEF_adjust_outputFIFO_first__41_BITS_127_TO_112___d167;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164 = DEF_adjust_outputFIFO_first__41_BITS_143_TO_128___d164;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182 = DEF_adjust_outputFIFO_first__41_BITS_159_TO_144___d182;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149 = DEF_adjust_outputFIFO_first__41_BITS_15_TO_0___d149;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178 = DEF_adjust_outputFIFO_first__41_BITS_175_TO_160___d178;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175 = DEF_adjust_outputFIFO_first__41_BITS_191_TO_176___d175;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193 = DEF_adjust_outputFIFO_first__41_BITS_207_TO_192___d193;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189 = DEF_adjust_outputFIFO_first__41_BITS_223_TO_208___d189;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186 = DEF_adjust_outputFIFO_first__41_BITS_239_TO_224___d186;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204 = DEF_adjust_outputFIFO_first__41_BITS_255_TO_240___d204;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200 = DEF_adjust_outputFIFO_first__41_BITS_271_TO_256___d200;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197 = DEF_adjust_outputFIFO_first__41_BITS_287_TO_272___d197;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215 = DEF_adjust_outputFIFO_first__41_BITS_303_TO_288___d215;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211 = DEF_adjust_outputFIFO_first__41_BITS_319_TO_304___d211;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145 = DEF_adjust_outputFIFO_first__41_BITS_31_TO_16___d145;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208 = DEF_adjust_outputFIFO_first__41_BITS_335_TO_320___d208;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226 = DEF_adjust_outputFIFO_first__41_BITS_351_TO_336___d226;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222 = DEF_adjust_outputFIFO_first__41_BITS_367_TO_352___d222;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219 = DEF_adjust_outputFIFO_first__41_BITS_383_TO_368___d219;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142 = DEF_adjust_outputFIFO_first__41_BITS_47_TO_32___d142;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160 = DEF_adjust_outputFIFO_first__41_BITS_63_TO_48___d160;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156 = DEF_adjust_outputFIFO_first__41_BITS_79_TO_64___d156;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153, 16u);
      backing.DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153 = DEF_adjust_outputFIFO_first__41_BITS_95_TO_80___d153;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first____d141, 384u);
      backing.DEF_adjust_outputFIFO_first____d141 = DEF_adjust_outputFIFO_first____d141;
      vcd_write_val(sim_hdl, num++, DEF_signed_0___d239, 16u);
      backing.DEF_signed_0___d239 = DEF_signed_0___d239;
      vcd_write_val(sim_hdl, num++, DEF_signed_1___d237, 16u);
      backing.DEF_signed_1___d237 = DEF_signed_1___d237;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249 = DEF_signed_adjust_outputFIFO_first__41_BITS_111_T_ETC___d249;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247 = DEF_signed_adjust_outputFIFO_first__41_BITS_143_T_ETC___d247;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252 = DEF_signed_adjust_outputFIFO_first__41_BITS_159_T_ETC___d252;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243 = DEF_signed_adjust_outputFIFO_first__41_BITS_15_TO_ETC___d243;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250 = DEF_signed_adjust_outputFIFO_first__41_BITS_191_T_ETC___d250;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255 = DEF_signed_adjust_outputFIFO_first__41_BITS_207_T_ETC___d255;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253 = DEF_signed_adjust_outputFIFO_first__41_BITS_239_T_ETC___d253;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258 = DEF_signed_adjust_outputFIFO_first__41_BITS_255_T_ETC___d258;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256 = DEF_signed_adjust_outputFIFO_first__41_BITS_287_T_ETC___d256;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261 = DEF_signed_adjust_outputFIFO_first__41_BITS_303_T_ETC___d261;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259 = DEF_signed_adjust_outputFIFO_first__41_BITS_335_T_ETC___d259;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264 = DEF_signed_adjust_outputFIFO_first__41_BITS_351_T_ETC___d264;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262 = DEF_signed_adjust_outputFIFO_first__41_BITS_383_T_ETC___d262;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241 = DEF_signed_adjust_outputFIFO_first__41_BITS_47_TO_ETC___d241;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246 = DEF_signed_adjust_outputFIFO_first__41_BITS_63_TO_ETC___d246;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244 = DEF_signed_adjust_outputFIFO_first__41_BITS_95_TO_ETC___d244;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_0___d238, 16u);
      backing.DEF_unsigned_0___d238 = DEF_unsigned_0___d238;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_127_ETC___d248;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_175_ETC___d251;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_223_ETC___d254;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_271_ETC___d257;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_319_ETC___d260;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_31__ETC___d242;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_367_ETC___d263;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245 = DEF_unsigned_adjust_outputFIFO_first__41_BITS_79__ETC___d245;
      vcd_write_val(sim_hdl, num++, DEF_x__h14795, 32u);
      backing.DEF_x__h14795 = DEF_x__h14795;
      vcd_write_val(sim_hdl, num++, DEF_x__h19757, 32u);
      backing.DEF_x__h19757 = DEF_x__h19757;
      vcd_write_val(sim_hdl, num++, DEF_x__h19762, 32u);
      backing.DEF_x__h19762 = DEF_x__h19762;
      vcd_write_val(sim_hdl, num++, DEF_x__h4297, 3u);
      backing.DEF_x__h4297 = DEF_x__h4297;
      vcd_write_val(sim_hdl, num++, DEF_x__h7356, 32u);
      backing.DEF_x__h7356 = DEF_x__h7356;
    }
}

void MOD_mkPitchAdjustTest::vcd_prims(tVCDDumpType dt, MOD_mkPitchAdjustTest &backing)
{
  INST_adjust_bin.dump_VCD(dt, backing.INST_adjust_bin);
  INST_adjust_done.dump_VCD(dt, backing.INST_adjust_done);
  INST_adjust_i.dump_VCD(dt, backing.INST_adjust_i);
  INST_adjust_in_latch.dump_VCD(dt, backing.INST_adjust_in_latch);
  INST_adjust_inphases_0.dump_VCD(dt, backing.INST_adjust_inphases_0);
  INST_adjust_inphases_1.dump_VCD(dt, backing.INST_adjust_inphases_1);
  INST_adjust_inphases_2.dump_VCD(dt, backing.INST_adjust_inphases_2);
  INST_adjust_inphases_3.dump_VCD(dt, backing.INST_adjust_inphases_3);
  INST_adjust_inphases_4.dump_VCD(dt, backing.INST_adjust_inphases_4);
  INST_adjust_inphases_5.dump_VCD(dt, backing.INST_adjust_inphases_5);
  INST_adjust_inphases_6.dump_VCD(dt, backing.INST_adjust_inphases_6);
  INST_adjust_inphases_7.dump_VCD(dt, backing.INST_adjust_inphases_7);
  INST_adjust_out_latch.dump_VCD(dt, backing.INST_adjust_out_latch);
  INST_adjust_outphases_0.dump_VCD(dt, backing.INST_adjust_outphases_0);
  INST_adjust_outphases_1.dump_VCD(dt, backing.INST_adjust_outphases_1);
  INST_adjust_outphases_2.dump_VCD(dt, backing.INST_adjust_outphases_2);
  INST_adjust_outphases_3.dump_VCD(dt, backing.INST_adjust_outphases_3);
  INST_adjust_outphases_4.dump_VCD(dt, backing.INST_adjust_outphases_4);
  INST_adjust_outphases_5.dump_VCD(dt, backing.INST_adjust_outphases_5);
  INST_adjust_outphases_6.dump_VCD(dt, backing.INST_adjust_outphases_6);
  INST_adjust_outphases_7.dump_VCD(dt, backing.INST_adjust_outphases_7);
  INST_adjust_outputFIFO.dump_VCD(dt, backing.INST_adjust_outputFIFO);
  INST_check.dump_VCD(dt, backing.INST_check);
  INST_feed.dump_VCD(dt, backing.INST_feed);
  INST_passed.dump_VCD(dt, backing.INST_passed);
}
