

================================================================
== Vitis HLS Report for 'aes_main_Pipeline_aesMainLoop'
================================================================
* Date:           Thu Apr 25 11:55:39 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      335|      483|  3.350 us|  4.830 us|  335|  483|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- aesMainLoop  |      333|      481|        37|         37|         38|  9 ~ 13|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 37, depth = 37


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 1
  Pipeline-0 : II = 37, D = 37, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 40 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%nbrRounds_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %nbrRounds"   --->   Operation 41 'read' 'nbrRounds_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %i_2"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [Downloads/aes_axis.cpp:457]   --->   Operation 44 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr i8 %roundKey, i64 0, i64 15" [Downloads/aes_axis.cpp:442]   --->   Operation 45 'getelementptr' 'roundKey_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%roundKey_addr_16 = getelementptr i8 %roundKey, i64 0, i64 11" [Downloads/aes_axis.cpp:442]   --->   Operation 46 'getelementptr' 'roundKey_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%roundKey_addr_17 = getelementptr i8 %roundKey, i64 0, i64 7" [Downloads/aes_axis.cpp:442]   --->   Operation 47 'getelementptr' 'roundKey_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%roundKey_addr_18 = getelementptr i8 %roundKey, i64 0, i64 3" [Downloads/aes_axis.cpp:442]   --->   Operation 48 'getelementptr' 'roundKey_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%roundKey_addr_19 = getelementptr i8 %roundKey, i64 0, i64 14" [Downloads/aes_axis.cpp:442]   --->   Operation 49 'getelementptr' 'roundKey_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%roundKey_addr_20 = getelementptr i8 %roundKey, i64 0, i64 10" [Downloads/aes_axis.cpp:442]   --->   Operation 50 'getelementptr' 'roundKey_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%roundKey_addr_21 = getelementptr i8 %roundKey, i64 0, i64 6" [Downloads/aes_axis.cpp:442]   --->   Operation 51 'getelementptr' 'roundKey_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%roundKey_addr_22 = getelementptr i8 %roundKey, i64 0, i64 2" [Downloads/aes_axis.cpp:442]   --->   Operation 52 'getelementptr' 'roundKey_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%roundKey_addr_23 = getelementptr i8 %roundKey, i64 0, i64 13" [Downloads/aes_axis.cpp:442]   --->   Operation 53 'getelementptr' 'roundKey_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%roundKey_addr_24 = getelementptr i8 %roundKey, i64 0, i64 9" [Downloads/aes_axis.cpp:442]   --->   Operation 54 'getelementptr' 'roundKey_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%roundKey_addr_25 = getelementptr i8 %roundKey, i64 0, i64 5" [Downloads/aes_axis.cpp:442]   --->   Operation 55 'getelementptr' 'roundKey_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%roundKey_addr_26 = getelementptr i8 %roundKey, i64 0, i64 1" [Downloads/aes_axis.cpp:442]   --->   Operation 56 'getelementptr' 'roundKey_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%roundKey_addr_27 = getelementptr i8 %roundKey, i64 0, i64 12" [Downloads/aes_axis.cpp:442]   --->   Operation 57 'getelementptr' 'roundKey_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%roundKey_addr_28 = getelementptr i8 %roundKey, i64 0, i64 8" [Downloads/aes_axis.cpp:442]   --->   Operation 58 'getelementptr' 'roundKey_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%roundKey_addr_29 = getelementptr i8 %roundKey, i64 0, i64 4" [Downloads/aes_axis.cpp:442]   --->   Operation 59 'getelementptr' 'roundKey_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%roundKey_addr_30 = getelementptr i8 %roundKey, i64 0, i64 0" [Downloads/aes_axis.cpp:453]   --->   Operation 60 'getelementptr' 'roundKey_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.30ns)   --->   "%icmp_ln457 = icmp_ult  i4 %i, i4 %nbrRounds_read" [Downloads/aes_axis.cpp:457]   --->   Operation 61 'icmp' 'icmp_ln457' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln457 = br i1 %icmp_ln457, void %for.inc.i39.preheader.exitStub, void %for.inc.split" [Downloads/aes_axis.cpp:457]   --->   Operation 62 'br' 'br_ln457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln442_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i, i3 0" [Downloads/aes_axis.cpp:442]   --->   Operation 63 'bitconcatenate' 'shl_ln442_1' <Predicate = (icmp_ln457)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln442_2 = zext i7 %shl_ln442_1" [Downloads/aes_axis.cpp:442]   --->   Operation 64 'zext' 'zext_ln442_2' <Predicate = (icmp_ln457)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%expandedKey_0_addr = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln442_2" [Downloads/aes_axis.cpp:442]   --->   Operation 65 'getelementptr' 'expandedKey_0_addr' <Predicate = (icmp_ln457)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%expandedKey_0_load = load i7 %expandedKey_0_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 66 'load' 'expandedKey_0_load' <Predicate = (icmp_ln457)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%expandedKey_1_addr = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln442_2" [Downloads/aes_axis.cpp:442]   --->   Operation 67 'getelementptr' 'expandedKey_1_addr' <Predicate = (icmp_ln457)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%expandedKey_1_load = load i7 %expandedKey_1_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 68 'load' 'expandedKey_1_load' <Predicate = (icmp_ln457)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln442 = or i7 %shl_ln442_1, i7 1" [Downloads/aes_axis.cpp:442]   --->   Operation 69 'or' 'or_ln442' <Predicate = (icmp_ln457)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln442 = zext i7 %or_ln442" [Downloads/aes_axis.cpp:442]   --->   Operation 70 'zext' 'zext_ln442' <Predicate = (icmp_ln457)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_11 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln442" [Downloads/aes_axis.cpp:442]   --->   Operation 71 'getelementptr' 'expandedKey_0_addr_11' <Predicate = (icmp_ln457)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%expandedKey_0_load_6 = load i7 %expandedKey_0_addr_11" [Downloads/aes_axis.cpp:442]   --->   Operation 72 'load' 'expandedKey_0_load_6' <Predicate = (icmp_ln457)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_11 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln442" [Downloads/aes_axis.cpp:442]   --->   Operation 73 'getelementptr' 'expandedKey_1_addr_11' <Predicate = (icmp_ln457)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%expandedKey_1_load_6 = load i7 %expandedKey_1_addr_11" [Downloads/aes_axis.cpp:442]   --->   Operation 74 'load' 'expandedKey_1_load_6' <Predicate = (icmp_ln457)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_1 : Operation 75 [1/1] (1.73ns)   --->   "%add_ln457 = add i4 %i, i4 1" [Downloads/aes_axis.cpp:457]   --->   Operation 75 'add' 'add_ln457' <Predicate = (icmp_ln457)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln457 = store i4 %add_ln457, i4 %i_2" [Downloads/aes_axis.cpp:457]   --->   Operation 76 'store' 'store_ln457' <Predicate = (icmp_ln457)> <Delay = 1.58>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 177 'ret' 'ret_ln0' <Predicate = (!icmp_ln457)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 77 [1/2] (2.32ns)   --->   "%expandedKey_0_load = load i7 %expandedKey_0_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 77 'load' 'expandedKey_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 78 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_0_load, i4 %roundKey_addr_30" [Downloads/aes_axis.cpp:442]   --->   Operation 78 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 79 [1/2] (2.32ns)   --->   "%expandedKey_1_load = load i7 %expandedKey_1_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 79 'load' 'expandedKey_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_1_load, i4 %roundKey_addr_29" [Downloads/aes_axis.cpp:442]   --->   Operation 80 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 81 [1/2] (2.32ns)   --->   "%expandedKey_0_load_6 = load i7 %expandedKey_0_addr_11" [Downloads/aes_axis.cpp:442]   --->   Operation 81 'load' 'expandedKey_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 82 [1/2] (2.32ns)   --->   "%expandedKey_1_load_6 = load i7 %expandedKey_1_addr_11" [Downloads/aes_axis.cpp:442]   --->   Operation 82 'load' 'expandedKey_1_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln442_1 = or i7 %shl_ln442_1, i7 2" [Downloads/aes_axis.cpp:442]   --->   Operation 83 'or' 'or_ln442_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln442_3 = zext i7 %or_ln442_1" [Downloads/aes_axis.cpp:442]   --->   Operation 84 'zext' 'zext_ln442_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_12 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln442_3" [Downloads/aes_axis.cpp:442]   --->   Operation 85 'getelementptr' 'expandedKey_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.32ns)   --->   "%expandedKey_0_load_7 = load i7 %expandedKey_0_addr_12" [Downloads/aes_axis.cpp:442]   --->   Operation 86 'load' 'expandedKey_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_12 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln442_3" [Downloads/aes_axis.cpp:442]   --->   Operation 87 'getelementptr' 'expandedKey_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.32ns)   --->   "%expandedKey_1_load_7 = load i7 %expandedKey_1_addr_12" [Downloads/aes_axis.cpp:442]   --->   Operation 88 'load' 'expandedKey_1_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln442_2 = or i7 %shl_ln442_1, i7 3" [Downloads/aes_axis.cpp:442]   --->   Operation 89 'or' 'or_ln442_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln442_4 = zext i7 %or_ln442_2" [Downloads/aes_axis.cpp:442]   --->   Operation 90 'zext' 'zext_ln442_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_13 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln442_4" [Downloads/aes_axis.cpp:442]   --->   Operation 91 'getelementptr' 'expandedKey_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (2.32ns)   --->   "%expandedKey_0_load_8 = load i7 %expandedKey_0_addr_13" [Downloads/aes_axis.cpp:442]   --->   Operation 92 'load' 'expandedKey_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_13 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln442_4" [Downloads/aes_axis.cpp:442]   --->   Operation 93 'getelementptr' 'expandedKey_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (2.32ns)   --->   "%expandedKey_1_load_8 = load i7 %expandedKey_1_addr_13" [Downloads/aes_axis.cpp:442]   --->   Operation 94 'load' 'expandedKey_1_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_0_load_6, i4 %roundKey_addr_28" [Downloads/aes_axis.cpp:442]   --->   Operation 95 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 96 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_1_load_6, i4 %roundKey_addr_27" [Downloads/aes_axis.cpp:442]   --->   Operation 96 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 97 [1/2] (2.32ns)   --->   "%expandedKey_0_load_7 = load i7 %expandedKey_0_addr_12" [Downloads/aes_axis.cpp:442]   --->   Operation 97 'load' 'expandedKey_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 98 [1/2] (2.32ns)   --->   "%expandedKey_1_load_7 = load i7 %expandedKey_1_addr_12" [Downloads/aes_axis.cpp:442]   --->   Operation 98 'load' 'expandedKey_1_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 99 [1/2] (2.32ns)   --->   "%expandedKey_0_load_8 = load i7 %expandedKey_0_addr_13" [Downloads/aes_axis.cpp:442]   --->   Operation 99 'load' 'expandedKey_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 100 [1/2] (2.32ns)   --->   "%expandedKey_1_load_8 = load i7 %expandedKey_1_addr_13" [Downloads/aes_axis.cpp:442]   --->   Operation 100 'load' 'expandedKey_1_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln442_3 = or i7 %shl_ln442_1, i7 4" [Downloads/aes_axis.cpp:442]   --->   Operation 101 'or' 'or_ln442_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln442_5 = zext i7 %or_ln442_3" [Downloads/aes_axis.cpp:442]   --->   Operation 102 'zext' 'zext_ln442_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_14 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln442_5" [Downloads/aes_axis.cpp:442]   --->   Operation 103 'getelementptr' 'expandedKey_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (2.32ns)   --->   "%expandedKey_0_load_9 = load i7 %expandedKey_0_addr_14" [Downloads/aes_axis.cpp:442]   --->   Operation 104 'load' 'expandedKey_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_14 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln442_5" [Downloads/aes_axis.cpp:442]   --->   Operation 105 'getelementptr' 'expandedKey_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (2.32ns)   --->   "%expandedKey_1_load_9 = load i7 %expandedKey_1_addr_14" [Downloads/aes_axis.cpp:442]   --->   Operation 106 'load' 'expandedKey_1_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln442_4 = or i7 %shl_ln442_1, i7 5" [Downloads/aes_axis.cpp:442]   --->   Operation 107 'or' 'or_ln442_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln442_6 = zext i7 %or_ln442_4" [Downloads/aes_axis.cpp:442]   --->   Operation 108 'zext' 'zext_ln442_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_15 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln442_6" [Downloads/aes_axis.cpp:442]   --->   Operation 109 'getelementptr' 'expandedKey_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (2.32ns)   --->   "%expandedKey_0_load_10 = load i7 %expandedKey_0_addr_15" [Downloads/aes_axis.cpp:442]   --->   Operation 110 'load' 'expandedKey_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_15 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln442_6" [Downloads/aes_axis.cpp:442]   --->   Operation 111 'getelementptr' 'expandedKey_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (2.32ns)   --->   "%expandedKey_1_load_10 = load i7 %expandedKey_1_addr_15" [Downloads/aes_axis.cpp:442]   --->   Operation 112 'load' 'expandedKey_1_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_0_load_7, i4 %roundKey_addr_26" [Downloads/aes_axis.cpp:442]   --->   Operation 113 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 114 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_1_load_7, i4 %roundKey_addr_25" [Downloads/aes_axis.cpp:442]   --->   Operation 114 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 115 [1/2] (2.32ns)   --->   "%expandedKey_0_load_9 = load i7 %expandedKey_0_addr_14" [Downloads/aes_axis.cpp:442]   --->   Operation 115 'load' 'expandedKey_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_4 : Operation 116 [1/2] (2.32ns)   --->   "%expandedKey_1_load_9 = load i7 %expandedKey_1_addr_14" [Downloads/aes_axis.cpp:442]   --->   Operation 116 'load' 'expandedKey_1_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_4 : Operation 117 [1/2] (2.32ns)   --->   "%expandedKey_0_load_10 = load i7 %expandedKey_0_addr_15" [Downloads/aes_axis.cpp:442]   --->   Operation 117 'load' 'expandedKey_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_4 : Operation 118 [1/2] (2.32ns)   --->   "%expandedKey_1_load_10 = load i7 %expandedKey_1_addr_15" [Downloads/aes_axis.cpp:442]   --->   Operation 118 'load' 'expandedKey_1_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln442_5 = or i7 %shl_ln442_1, i7 6" [Downloads/aes_axis.cpp:442]   --->   Operation 119 'or' 'or_ln442_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln442_7 = zext i7 %or_ln442_5" [Downloads/aes_axis.cpp:442]   --->   Operation 120 'zext' 'zext_ln442_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_16 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln442_7" [Downloads/aes_axis.cpp:442]   --->   Operation 121 'getelementptr' 'expandedKey_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (2.32ns)   --->   "%expandedKey_0_load_11 = load i7 %expandedKey_0_addr_16" [Downloads/aes_axis.cpp:442]   --->   Operation 122 'load' 'expandedKey_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_16 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln442_7" [Downloads/aes_axis.cpp:442]   --->   Operation 123 'getelementptr' 'expandedKey_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (2.32ns)   --->   "%expandedKey_1_load_11 = load i7 %expandedKey_1_addr_16" [Downloads/aes_axis.cpp:442]   --->   Operation 124 'load' 'expandedKey_1_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln442_6 = or i7 %shl_ln442_1, i7 7" [Downloads/aes_axis.cpp:442]   --->   Operation 125 'or' 'or_ln442_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln442_8 = zext i7 %or_ln442_6" [Downloads/aes_axis.cpp:442]   --->   Operation 126 'zext' 'zext_ln442_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%expandedKey_0_addr_17 = getelementptr i8 %expandedKey_0, i64 0, i64 %zext_ln442_8" [Downloads/aes_axis.cpp:442]   --->   Operation 127 'getelementptr' 'expandedKey_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (2.32ns)   --->   "%expandedKey_0_load_12 = load i7 %expandedKey_0_addr_17" [Downloads/aes_axis.cpp:442]   --->   Operation 128 'load' 'expandedKey_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%expandedKey_1_addr_17 = getelementptr i8 %expandedKey_1, i64 0, i64 %zext_ln442_8" [Downloads/aes_axis.cpp:442]   --->   Operation 129 'getelementptr' 'expandedKey_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [2/2] (2.32ns)   --->   "%expandedKey_1_load_12 = load i7 %expandedKey_1_addr_17" [Downloads/aes_axis.cpp:442]   --->   Operation 130 'load' 'expandedKey_1_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_0_load_8, i4 %roundKey_addr_24" [Downloads/aes_axis.cpp:442]   --->   Operation 131 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 132 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_1_load_8, i4 %roundKey_addr_23" [Downloads/aes_axis.cpp:442]   --->   Operation 132 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 133 [1/2] (2.32ns)   --->   "%expandedKey_0_load_11 = load i7 %expandedKey_0_addr_16" [Downloads/aes_axis.cpp:442]   --->   Operation 133 'load' 'expandedKey_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_5 : Operation 134 [1/2] (2.32ns)   --->   "%expandedKey_1_load_11 = load i7 %expandedKey_1_addr_16" [Downloads/aes_axis.cpp:442]   --->   Operation 134 'load' 'expandedKey_1_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_5 : Operation 135 [1/2] (2.32ns)   --->   "%expandedKey_0_load_12 = load i7 %expandedKey_0_addr_17" [Downloads/aes_axis.cpp:442]   --->   Operation 135 'load' 'expandedKey_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>
ST_5 : Operation 136 [1/2] (2.32ns)   --->   "%expandedKey_1_load_12 = load i7 %expandedKey_1_addr_17" [Downloads/aes_axis.cpp:442]   --->   Operation 136 'load' 'expandedKey_1_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 120> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_0_load_9, i4 %roundKey_addr_22" [Downloads/aes_axis.cpp:442]   --->   Operation 137 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 138 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_1_load_9, i4 %roundKey_addr_21" [Downloads/aes_axis.cpp:442]   --->   Operation 138 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_0_load_10, i4 %roundKey_addr_20" [Downloads/aes_axis.cpp:442]   --->   Operation 139 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_1_load_10, i4 %roundKey_addr_19" [Downloads/aes_axis.cpp:442]   --->   Operation 140 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_0_load_11, i4 %roundKey_addr_18" [Downloads/aes_axis.cpp:442]   --->   Operation 141 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_1_load_11, i4 %roundKey_addr_17" [Downloads/aes_axis.cpp:442]   --->   Operation 142 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_0_load_12, i4 %roundKey_addr_16" [Downloads/aes_axis.cpp:442]   --->   Operation 143 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 144 [1/1] (2.32ns)   --->   "%store_ln442 = store i8 %expandedKey_1_load_12, i4 %roundKey_addr" [Downloads/aes_axis.cpp:442]   --->   Operation 144 'store' 'store_ln442' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 145 [28/28] (0.00ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 145 'call' 'call_ln462' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.98>
ST_11 : Operation 146 [27/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 146 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.98>
ST_12 : Operation 147 [26/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 147 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.98>
ST_13 : Operation 148 [25/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 148 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.98>
ST_14 : Operation 149 [24/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 149 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.98>
ST_15 : Operation 150 [23/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 150 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 5.98>
ST_16 : Operation 151 [22/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 151 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.98>
ST_17 : Operation 152 [21/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 152 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.98>
ST_18 : Operation 153 [20/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 153 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.98>
ST_19 : Operation 154 [19/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 154 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.98>
ST_20 : Operation 155 [18/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 155 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.98>
ST_21 : Operation 156 [17/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 156 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.98>
ST_22 : Operation 157 [16/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 157 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.98>
ST_23 : Operation 158 [15/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 158 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.98>
ST_24 : Operation 159 [14/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 159 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 5.98>
ST_25 : Operation 160 [13/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 160 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 5.98>
ST_26 : Operation 161 [12/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 161 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 5.98>
ST_27 : Operation 162 [11/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 162 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 5.98>
ST_28 : Operation 163 [10/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 163 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 5.98>
ST_29 : Operation 164 [9/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 164 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 5.98>
ST_30 : Operation 165 [8/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 165 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 5.98>
ST_31 : Operation 166 [7/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 166 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 5.98>
ST_32 : Operation 167 [6/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 167 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 5.98>
ST_33 : Operation 168 [5/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 168 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 5.98>
ST_34 : Operation 169 [4/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 169 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 5.98>
ST_35 : Operation 170 [3/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 170 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 5.98>
ST_36 : Operation 171 [2/28] (5.98ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 171 'call' 'call_ln462' <Predicate = true> <Delay = 5.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 38, i32 0, i32 0, i32 0, void @empty_16" [Downloads/aes_axis.cpp:0]   --->   Operation 172 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 173 [1/1] (0.00ns)   --->   "%speclooptripcount_ln459 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 13, i64 11" [Downloads/aes_axis.cpp:459]   --->   Operation 173 'speclooptripcount' 'speclooptripcount_ln459' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 174 [1/1] (0.00ns)   --->   "%specloopname_ln449 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [Downloads/aes_axis.cpp:449]   --->   Operation 174 'specloopname' 'specloopname_ln449' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 175 [1/28] (0.00ns)   --->   "%call_ln462 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [Downloads/aes_axis.cpp:462]   --->   Operation 175 'call' 'call_ln462' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln457 = br void %for.inc" [Downloads/aes_axis.cpp:457]   --->   Operation 176 'br' 'br_ln457' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', Downloads/aes_axis.cpp:457) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln457', Downloads/aes_axis.cpp:457) [100]  (1.74 ns)
	'store' operation ('store_ln457', Downloads/aes_axis.cpp:457) of variable 'add_ln457', Downloads/aes_axis.cpp:457 on local variable 'i' [101]  (1.59 ns)

 <State 2>: 4.64ns
The critical path consists of the following:
	'load' operation ('expandedKey_0_load', Downloads/aes_axis.cpp:442) on array 'expandedKey_0' [38]  (2.32 ns)
	'store' operation ('store_ln442', Downloads/aes_axis.cpp:442) of variable 'expandedKey_0_load', Downloads/aes_axis.cpp:442 on array 'roundKey' [39]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln442', Downloads/aes_axis.cpp:442) of variable 'expandedKey_0_load_6', Downloads/aes_axis.cpp:442 on array 'roundKey' [47]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln442', Downloads/aes_axis.cpp:442) of variable 'expandedKey_0_load_7', Downloads/aes_axis.cpp:442 on array 'roundKey' [55]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln442', Downloads/aes_axis.cpp:442) of variable 'expandedKey_0_load_8', Downloads/aes_axis.cpp:442 on array 'roundKey' [63]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln442', Downloads/aes_axis.cpp:442) of variable 'expandedKey_0_load_9', Downloads/aes_axis.cpp:442 on array 'roundKey' [71]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln442', Downloads/aes_axis.cpp:442) of variable 'expandedKey_0_load_10', Downloads/aes_axis.cpp:442 on array 'roundKey' [79]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln442', Downloads/aes_axis.cpp:442) of variable 'expandedKey_0_load_11', Downloads/aes_axis.cpp:442 on array 'roundKey' [87]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln442', Downloads/aes_axis.cpp:442) of variable 'expandedKey_0_load_12', Downloads/aes_axis.cpp:442 on array 'roundKey' [95]  (2.32 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 12>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 13>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 14>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 15>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 16>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 17>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 18>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 19>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 20>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 21>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 22>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 23>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 24>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 25>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 26>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 27>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 28>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 29>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 30>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 31>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 32>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 33>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 34>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 35>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 36>: 5.98ns
The critical path consists of the following:
	'call' operation ('call_ln462', Downloads/aes_axis.cpp:462) to 'aes_round' [99]  (5.98 ns)

 <State 37>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
