Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr 16 11:49:23 2024
| Host         : DESKTOP-V8TE6SP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.281        0.000                      0                  616        0.196        0.000                      0                  616        4.500        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.281        0.000                      0                  616        0.196        0.000                      0                  616        4.500        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.281ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 2.502ns (43.820%)  route 3.208ns (56.180%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  signal_generate_unit/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  signal_generate_unit/counter_reg[18]/Q
                         net (fo=2, routed)           0.872     6.468    signal_generate_unit/counter_reg[18]
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  signal_generate_unit/in0_reg[3]_i_8/O
                         net (fo=1, routed)           0.674     7.266    signal_generate_unit/in0_reg[3]_i_8_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  signal_generate_unit/in0_reg[3]_i_4/O
                         net (fo=1, routed)           0.650     8.040    signal_generate_unit/in0_reg[3]_i_4_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.164 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.003     9.167    signal_generate_unit/counter_reg[30]_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.291 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.291    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.823 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.823    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.402    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.516    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.850 r  signal_generate_unit/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.850    signal_generate_unit/counter_reg[28]_i_1_n_6
    SLICE_X59Y26         FDCE                                         r  signal_generate_unit/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.503    14.844    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  signal_generate_unit/counter_reg[29]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDCE (Setup_fdce_C_D)        0.062    15.131    signal_generate_unit/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  4.281    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.481ns (43.612%)  route 3.208ns (56.388%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  signal_generate_unit/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  signal_generate_unit/counter_reg[18]/Q
                         net (fo=2, routed)           0.872     6.468    signal_generate_unit/counter_reg[18]
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  signal_generate_unit/in0_reg[3]_i_8/O
                         net (fo=1, routed)           0.674     7.266    signal_generate_unit/in0_reg[3]_i_8_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  signal_generate_unit/in0_reg[3]_i_4/O
                         net (fo=1, routed)           0.650     8.040    signal_generate_unit/in0_reg[3]_i_4_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.164 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.003     9.167    signal_generate_unit/counter_reg[30]_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.291 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.291    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.823 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.823    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.402    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.516    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.829 r  signal_generate_unit/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.829    signal_generate_unit/counter_reg[28]_i_1_n_4
    SLICE_X59Y26         FDCE                                         r  signal_generate_unit/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.503    14.844    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  signal_generate_unit/counter_reg[31]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDCE (Setup_fdce_C_D)        0.062    15.131    signal_generate_unit/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.471ns  (logic 1.415ns (25.863%)  route 4.056ns (74.137%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.558     5.079    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  rate_generator_unit/counter_data_reg[1]/Q
                         net (fo=2, routed)           0.811     6.346    rate_generator_unit/counter_data[1]
    SLICE_X48Y20         LUT3 (Prop_lut3_I1_O)        0.152     6.498 r  rate_generator_unit/m_tick_i_4/O
                         net (fo=3, routed)           1.309     7.808    rate_generator_unit/m_tick_i_4_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I0_O)        0.351     8.159 r  rate_generator_unit/counter_data[31]_i_8/O
                         net (fo=1, routed)           0.635     8.793    rate_generator_unit/counter_data[31]_i_8_n_0
    SLICE_X51Y24         LUT6 (Prop_lut6_I5_O)        0.332     9.125 f  rate_generator_unit/counter_data[31]_i_3/O
                         net (fo=32, routed)          0.809     9.934    rate_generator_unit/counter_data[31]_i_3_n_0
    SLICE_X48Y20         LUT2 (Prop_lut2_I1_O)        0.124    10.058 r  rate_generator_unit/counter_data[0]_i_1/O
                         net (fo=1, routed)           0.492    10.550    rate_generator_unit/counter_data_0[0]
    SLICE_X49Y20         FDRE                                         r  rate_generator_unit/counter_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.440    14.781    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X49Y20         FDRE                                         r  rate_generator_unit/counter_data_reg[0]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y20         FDRE (Setup_fdre_C_D)       -0.103    14.917    rate_generator_unit/counter_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 2.407ns (42.869%)  route 3.208ns (57.131%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  signal_generate_unit/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  signal_generate_unit/counter_reg[18]/Q
                         net (fo=2, routed)           0.872     6.468    signal_generate_unit/counter_reg[18]
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  signal_generate_unit/in0_reg[3]_i_8/O
                         net (fo=1, routed)           0.674     7.266    signal_generate_unit/in0_reg[3]_i_8_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  signal_generate_unit/in0_reg[3]_i_4/O
                         net (fo=1, routed)           0.650     8.040    signal_generate_unit/in0_reg[3]_i_4_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.164 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.003     9.167    signal_generate_unit/counter_reg[30]_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.291 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.291    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.823 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.823    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.402    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.516    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.755 r  signal_generate_unit/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.755    signal_generate_unit/counter_reg[28]_i_1_n_5
    SLICE_X59Y26         FDCE                                         r  signal_generate_unit/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.503    14.844    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  signal_generate_unit/counter_reg[30]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDCE (Setup_fdce_C_D)        0.062    15.131    signal_generate_unit/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 2.391ns (42.706%)  route 3.208ns (57.294%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  signal_generate_unit/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  signal_generate_unit/counter_reg[18]/Q
                         net (fo=2, routed)           0.872     6.468    signal_generate_unit/counter_reg[18]
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  signal_generate_unit/in0_reg[3]_i_8/O
                         net (fo=1, routed)           0.674     7.266    signal_generate_unit/in0_reg[3]_i_8_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  signal_generate_unit/in0_reg[3]_i_4/O
                         net (fo=1, routed)           0.650     8.040    signal_generate_unit/in0_reg[3]_i_4_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.164 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.003     9.167    signal_generate_unit/counter_reg[30]_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.291 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.291    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.823 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.823    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.402    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.516 r  signal_generate_unit/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.516    signal_generate_unit/counter_reg[24]_i_1_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.739 r  signal_generate_unit/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.739    signal_generate_unit/counter_reg[28]_i_1_n_7
    SLICE_X59Y26         FDCE                                         r  signal_generate_unit/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.503    14.844    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  signal_generate_unit/counter_reg[28]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDCE (Setup_fdce_C_D)        0.062    15.131    signal_generate_unit/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 2.388ns (42.675%)  route 3.208ns (57.325%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  signal_generate_unit/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  signal_generate_unit/counter_reg[18]/Q
                         net (fo=2, routed)           0.872     6.468    signal_generate_unit/counter_reg[18]
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  signal_generate_unit/in0_reg[3]_i_8/O
                         net (fo=1, routed)           0.674     7.266    signal_generate_unit/in0_reg[3]_i_8_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  signal_generate_unit/in0_reg[3]_i_4/O
                         net (fo=1, routed)           0.650     8.040    signal_generate_unit/in0_reg[3]_i_4_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.164 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.003     9.167    signal_generate_unit/counter_reg[30]_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.291 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.291    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.823 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.823    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.402    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.736 r  signal_generate_unit/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.736    signal_generate_unit/counter_reg[24]_i_1_n_6
    SLICE_X59Y25         FDCE                                         r  signal_generate_unit/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.501    14.842    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  signal_generate_unit/counter_reg[25]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.062    15.129    signal_generate_unit/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 2.367ns (42.459%)  route 3.208ns (57.541%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  signal_generate_unit/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  signal_generate_unit/counter_reg[18]/Q
                         net (fo=2, routed)           0.872     6.468    signal_generate_unit/counter_reg[18]
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  signal_generate_unit/in0_reg[3]_i_8/O
                         net (fo=1, routed)           0.674     7.266    signal_generate_unit/in0_reg[3]_i_8_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  signal_generate_unit/in0_reg[3]_i_4/O
                         net (fo=1, routed)           0.650     8.040    signal_generate_unit/in0_reg[3]_i_4_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.164 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.003     9.167    signal_generate_unit/counter_reg[30]_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.291 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.291    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.823 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.823    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.402    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.715 r  signal_generate_unit/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.715    signal_generate_unit/counter_reg[24]_i_1_n_4
    SLICE_X59Y25         FDCE                                         r  signal_generate_unit/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.501    14.842    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  signal_generate_unit/counter_reg[27]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.062    15.129    signal_generate_unit/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.552ns (45.428%)  route 3.066ns (54.572%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.554     5.075    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  rate_generator_unit/counter_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  rate_generator_unit/counter_idle_reg[10]/Q
                         net (fo=4, routed)           1.147     6.740    rate_generator_unit/counter_idle_reg[10]
    SLICE_X51Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.864 r  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.407     7.271    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.395 r  rate_generator_unit/output_reg[7]_i_7/O
                         net (fo=1, routed)           0.286     7.681    rate_generator_unit/output_reg[7]_i_7_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.805 f  rate_generator_unit/output_reg[7]_i_2/O
                         net (fo=36, routed)          1.217     9.022    rate_generator_unit/output_reg[7]_i_2_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.146 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.146    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.659 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.893 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.136    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.253 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.253    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.370 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.370    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.693 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.693    rate_generator_unit/counter_idle_reg[28]_i_1_n_6
    SLICE_X52Y27         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.438    14.779    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y27         FDRE (Setup_fdre_C_D)        0.109    15.113    rate_generator_unit/counter_idle_reg[29]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.544ns (45.350%)  route 3.066ns (54.650%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.554     5.075    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  rate_generator_unit/counter_idle_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 f  rate_generator_unit/counter_idle_reg[10]/Q
                         net (fo=4, routed)           1.147     6.740    rate_generator_unit/counter_idle_reg[10]
    SLICE_X51Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.864 r  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.407     7.271    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.395 r  rate_generator_unit/output_reg[7]_i_7/O
                         net (fo=1, routed)           0.286     7.681    rate_generator_unit/output_reg[7]_i_7_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.805 f  rate_generator_unit/output_reg[7]_i_2/O
                         net (fo=36, routed)          1.217     9.022    rate_generator_unit/output_reg[7]_i_2_n_0
    SLICE_X52Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.146 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.146    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.659 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.659    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.776 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.776    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.893 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.136    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.253 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.253    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.370 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.370    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.685 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.685    rate_generator_unit/counter_idle_reg[28]_i_1_n_4
    SLICE_X52Y27         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.438    14.779    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y27         FDRE (Setup_fdre_C_D)        0.109    15.113    rate_generator_unit/counter_idle_reg[31]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 signal_generate_unit/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 2.293ns (41.685%)  route 3.208ns (58.315%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.619     5.140    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y23         FDCE                                         r  signal_generate_unit/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDCE (Prop_fdce_C_Q)         0.456     5.596 r  signal_generate_unit/counter_reg[18]/Q
                         net (fo=2, routed)           0.872     6.468    signal_generate_unit/counter_reg[18]
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.592 r  signal_generate_unit/in0_reg[3]_i_8/O
                         net (fo=1, routed)           0.674     7.266    signal_generate_unit/in0_reg[3]_i_8_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.390 f  signal_generate_unit/in0_reg[3]_i_4/O
                         net (fo=1, routed)           0.650     8.040    signal_generate_unit/in0_reg[3]_i_4_n_0
    SLICE_X58Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.164 f  signal_generate_unit/in0_reg[3]_i_1/O
                         net (fo=19, routed)          1.003     9.167    signal_generate_unit/counter_reg[30]_0
    SLICE_X59Y19         LUT2 (Prop_lut2_I1_O)        0.124     9.291 r  signal_generate_unit/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.291    signal_generate_unit/counter[0]_i_4_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.823 r  signal_generate_unit/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.823    signal_generate_unit/counter_reg[0]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.937 r  signal_generate_unit/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    signal_generate_unit/counter_reg[4]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.051 r  signal_generate_unit/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.051    signal_generate_unit/counter_reg[8]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.165 r  signal_generate_unit/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.165    signal_generate_unit/counter_reg[12]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.279 r  signal_generate_unit/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.279    signal_generate_unit/counter_reg[16]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  signal_generate_unit/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.402    signal_generate_unit/counter_reg[20]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.641 r  signal_generate_unit/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.641    signal_generate_unit/counter_reg[24]_i_1_n_5
    SLICE_X59Y25         FDCE                                         r  signal_generate_unit/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.501    14.842    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y25         FDCE                                         r  signal_generate_unit/counter_reg[26]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.062    15.129    signal_generate_unit/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 signal_generate_unit/edge_detect_0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/edge_detect_0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.008%)  route 0.159ns (52.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.582     1.465    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  signal_generate_unit/edge_detect_0_reg[0]/Q
                         net (fo=3, routed)           0.159     1.765    signal_generate_unit/edge_detect_0[0]
    SLICE_X62Y24         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.850     1.977    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[1]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.070     1.569    signal_generate_unit/edge_detect_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 signal_generate_unit/edge_detect_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/edge_detect_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.009%)  route 0.159ns (52.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.582     1.465    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  signal_generate_unit/edge_detect_1_reg[0]/Q
                         net (fo=3, routed)           0.159     1.765    signal_generate_unit/edge_detect_1[0]
    SLICE_X62Y24         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.850     1.977    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[1]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.066     1.565    signal_generate_unit/edge_detect_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.188%)  route 0.120ns (44.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.555     1.438    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  rate_generator_unit/output_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.148     1.586 r  rate_generator_unit/output_reg_reg[7]/Q
                         net (fo=1, routed)           0.120     1.706    Inst_UART_TX_CTRL/Q[7]
    SLICE_X55Y25         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.821     1.948    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.018     1.488    Inst_UART_TX_CTRL/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rate_generator_unit/output_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.148ns (55.119%)  route 0.121ns (44.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.555     1.438    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  rate_generator_unit/output_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.148     1.586 r  rate_generator_unit/output_reg_reg[5]/Q
                         net (fo=1, routed)           0.121     1.707    Inst_UART_TX_CTRL/Q[5]
    SLICE_X55Y25         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.821     1.948    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X55Y25         FDRE (Hold_fdre_C_D)         0.018     1.488    Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_out_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_out_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.555     1.438    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  signal_generate_unit/counter_out_reg_reg[6]/Q
                         net (fo=3, routed)           0.175     1.777    signal_generate_unit/Q[6]
    SLICE_X56Y24         LUT4 (Prop_lut4_I1_O)        0.043     1.820 r  signal_generate_unit/counter_out_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.820    signal_generate_unit/counter_out0_in[7]
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[7]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y24         FDCE (Hold_fdce_C_D)         0.131     1.569    signal_generate_unit/counter_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.126%)  route 0.158ns (45.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.553     1.436    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/Q
                         net (fo=6, routed)           0.158     1.735    Inst_UART_TX_CTRL/txState[1]
    SLICE_X55Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    Inst_UART_TX_CTRL/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X55Y24         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.821     1.948    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X55Y24         FDRE (Hold_fdre_C_D)         0.091     1.527    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  signal_generate_unit/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  signal_generate_unit/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.725    signal_generate_unit/counter_reg[11]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  signal_generate_unit/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    signal_generate_unit/counter_reg[8]_i_1_n_4
    SLICE_X59Y21         FDCE                                         r  signal_generate_unit/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.852     1.979    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  signal_generate_unit/counter_reg[11]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDCE (Hold_fdce_C_D)         0.105     1.572    signal_generate_unit/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  signal_generate_unit/counter_idle1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  signal_generate_unit/counter_idle1_reg[24]/Q
                         net (fo=2, routed)           0.117     1.725    signal_generate_unit/counter_idle1[24]
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  signal_generate_unit/counter_idle10_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.833    signal_generate_unit/data0[24]
    SLICE_X61Y27         FDRE                                         r  signal_generate_unit/counter_idle1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.851     1.978    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  signal_generate_unit/counter_idle1_reg[24]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    signal_generate_unit/counter_idle1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.584     1.467    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  signal_generate_unit/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  signal_generate_unit/counter_reg[15]/Q
                         net (fo=2, routed)           0.117     1.725    signal_generate_unit/counter_reg[15]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  signal_generate_unit/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    signal_generate_unit/counter_reg[12]_i_1_n_4
    SLICE_X59Y22         FDCE                                         r  signal_generate_unit/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.851     1.978    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  signal_generate_unit/counter_reg[15]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y22         FDCE (Hold_fdce_C_D)         0.105     1.572    signal_generate_unit/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.556     1.439    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Inst_UART_TX_CTRL/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.117     1.697    Inst_UART_TX_CTRL/bitTmr_reg[11]
    SLICE_X55Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  Inst_UART_TX_CTRL/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    Inst_UART_TX_CTRL/bitTmr_reg[8]_i_1_n_4
    SLICE_X55Y22         FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.824     1.951    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  Inst_UART_TX_CTRL/bitTmr_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    Inst_UART_TX_CTRL/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y24   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y26   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y26   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27   Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27   Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27   Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y27   Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y24   Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y24   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y26   Inst_UART_TX_CTRL/bitIndex_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.450ns  (logic 4.487ns (42.941%)  route 5.963ns (57.059%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.626     5.147    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          1.583     7.187    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.311 f  signal_generate_unit/sseg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.711     8.022    signal_generate_unit/sseg_OBUF[6]_inst_i_8_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.959     9.105    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.229 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.848    10.077    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.201 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.861    12.062    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.597 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.597    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.422ns  (logic 4.481ns (42.995%)  route 5.941ns (57.005%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.626     5.147    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          1.583     7.187    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.311 f  signal_generate_unit/sseg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.711     8.022    signal_generate_unit/sseg_OBUF[6]_inst_i_8_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.961     9.107    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.231 r  signal_generate_unit/sseg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.969    10.200    signal_generate_unit/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.324 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.717    12.041    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.570 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.570    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.370ns  (logic 4.456ns (42.974%)  route 5.913ns (57.025%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.626     5.147    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          1.583     7.187    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.311 f  signal_generate_unit/sseg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.711     8.022    signal_generate_unit/sseg_OBUF[6]_inst_i_8_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.959     9.105    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.229 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.831    10.060    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.184 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.828    12.013    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.517 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.517    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.230ns  (logic 4.472ns (43.714%)  route 5.758ns (56.286%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.626     5.147    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          1.583     7.187    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.311 f  signal_generate_unit/sseg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.711     8.022    signal_generate_unit/sseg_OBUF[6]_inst_i_8_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.961     9.107    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.231 r  signal_generate_unit/sseg_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.677     9.907    signal_generate_unit/sseg_OBUF[4]_inst_i_2_n_0
    SLICE_X60Y17         LUT3 (Prop_lut3_I0_O)        0.124    10.031 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.826    11.857    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.377 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.377    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.101ns  (logic 4.488ns (44.425%)  route 5.614ns (55.575%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.626     5.147    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          1.583     7.187    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.311 f  signal_generate_unit/sseg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.711     8.022    signal_generate_unit/sseg_OBUF[6]_inst_i_8_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           0.959     9.105    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.229 r  signal_generate_unit/sseg_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.482     9.711    signal_generate_unit/sseg_OBUF[5]_inst_i_2_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.835 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.878    11.713    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.249 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.249    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.644ns  (logic 4.359ns (45.205%)  route 5.284ns (54.795%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.626     5.147    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          1.583     7.187    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     7.311 f  signal_generate_unit/sseg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.711     8.022    signal_generate_unit/sseg_OBUF[6]_inst_i_8_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.146 r  signal_generate_unit/sseg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           1.121     9.267    signal_generate_unit/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.391 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.869    11.260    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.791 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.791    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.371ns  (logic 3.974ns (42.403%)  route 5.398ns (57.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.553     5.074    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X55Y26         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDSE (Prop_fdse_C_Q)         0.456     5.530 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           5.398    10.928    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.446 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.446    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.107ns  (logic 4.569ns (50.167%)  route 4.538ns (49.833%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.629     5.150    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=34, routed)          1.372     6.978    displayer_unit/sel[0]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.150     7.128 r  displayer_unit/sseg_OBUF[5]_inst_i_7/O
                         net (fo=2, routed)           0.813     7.941    signal_generate_unit/sseg_OBUF[0]_inst_i_1_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.328     8.269 r  signal_generate_unit/sseg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.638     8.907    signal_generate_unit/sseg_OBUF[0]_inst_i_5_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.031 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716    10.747    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.257 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.257    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.136ns  (logic 4.309ns (52.963%)  route 3.827ns (47.037%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.629     5.150    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=34, routed)          1.732     7.338    displayer_unit/sel[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.146     7.484 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.095     9.579    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    13.286 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.286    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 4.079ns (53.012%)  route 3.616ns (46.988%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.629     5.150    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=34, routed)          1.567     7.173    displayer_unit/sel[0]
    SLICE_X61Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.297 r  displayer_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.049     9.346    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.845 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.845    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.416ns (69.717%)  route 0.615ns (30.283%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.587     1.470    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  signal_generate_unit/in1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  signal_generate_unit/in1_reg_reg[2]/Q
                         net (fo=13, routed)          0.257     1.868    signal_generate_unit/in1_reg_reg_n_0_[2]
    SLICE_X61Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.913 r  signal_generate_unit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.271    sseg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.501 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.501    sseg[1]
    W6                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.097ns  (logic 1.421ns (67.764%)  route 0.676ns (32.236%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.585     1.468    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  signal_generate_unit/in0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  signal_generate_unit/in0_reg_reg[1]/Q
                         net (fo=15, routed)          0.331     1.963    signal_generate_unit/in0_reg_reg_n_0_[1]
    SLICE_X63Y19         LUT6 (Prop_lut6_I2_O)        0.045     2.008 r  signal_generate_unit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.353    sseg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.565 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.565    sseg[0]
    W7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.437ns (68.275%)  route 0.668ns (31.725%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.588     1.471    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  signal_generate_unit/in2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 f  signal_generate_unit/in2_reg_reg[3]/Q
                         net (fo=11, routed)          0.224     1.836    signal_generate_unit/in2_reg[3]
    SLICE_X61Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  signal_generate_unit/sseg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.933    signal_generate_unit/sseg_OBUF[5]_inst_i_4_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.978 r  signal_generate_unit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.370    sseg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.575 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.575    sseg[5]
    V5                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.463ns (69.402%)  route 0.645ns (30.598%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.589     1.472    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=34, routed)          0.188     1.801    signal_generate_unit/sel[0]
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  signal_generate_unit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.051     1.898    signal_generate_unit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.943 r  signal_generate_unit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.348    sseg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.581 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.581    sseg[6]
    U7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.452ns (68.208%)  route 0.677ns (31.792%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.587     1.470    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y18         FDCE                                         r  signal_generate_unit/in1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  signal_generate_unit/in1_reg_reg[1]/Q
                         net (fo=13, routed)          0.143     1.754    signal_generate_unit/in1_reg_reg_n_0_[1]
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  signal_generate_unit/sseg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.146     1.945    signal_generate_unit/sseg_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y17         LUT3 (Prop_lut3_I1_O)        0.045     1.990 r  signal_generate_unit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.378    sseg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.599 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.599    sseg[4]
    U5                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in1_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.467ns (68.616%)  route 0.671ns (31.384%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.586     1.469    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X58Y19         FDCE                                         r  signal_generate_unit/in1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  signal_generate_unit/in1_reg_reg[0]/Q
                         net (fo=13, routed)          0.157     1.767    signal_generate_unit/in1_reg_reg_n_0_[0]
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  signal_generate_unit/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.115     1.928    signal_generate_unit/sseg_OBUF[2]_inst_i_2_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.973 r  signal_generate_unit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.371    sseg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.607 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.607    sseg[2]
    U8                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.462ns (68.133%)  route 0.684ns (31.867%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.589     1.472    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=34, routed)          0.241     1.854    displayer_unit/sel[0]
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.048     1.902 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.345    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.619 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.619    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generate_unit/in0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.490ns (67.772%)  route 0.709ns (32.228%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.585     1.468    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  signal_generate_unit/in0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  signal_generate_unit/in0_reg_reg[1]/Q
                         net (fo=15, routed)          0.185     1.817    signal_generate_unit/in0_reg_reg_n_0_[1]
    SLICE_X60Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  signal_generate_unit/sseg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.122     1.984    signal_generate_unit/sseg_OBUF[3]_inst_i_5_n_0
    SLICE_X60Y19         LUT5 (Prop_lut5_I3_O)        0.045     2.029 r  signal_generate_unit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.402     2.431    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.667 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.667    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.410ns (63.335%)  route 0.816ns (36.665%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.589     1.472    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=34, routed)          0.346     1.959    displayer_unit/sel[1]
    SLICE_X64Y18         LUT2 (Prop_lut2_I1_O)        0.045     2.004 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.470     2.474    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.698 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.698    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.459ns (64.677%)  route 0.797ns (35.323%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.589     1.472    displayer_unit/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=34, routed)          0.263     1.876    displayer_unit/sel[1]
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.048     1.924 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.458    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.728 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.728    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           246 Endpoints
Min Delay           246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.605ns (23.143%)  route 5.330ns (76.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          3.733     5.185    signal_generate_unit/reset_IBUF
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.152     5.337 r  signal_generate_unit/counter_idle1[31]_i_2/O
                         net (fo=32, routed)          1.597     6.935    signal_generate_unit/counter_idle10
    SLICE_X61Y29         FDRE                                         r  signal_generate_unit/counter_idle1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.507     4.848    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  signal_generate_unit/counter_idle1_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.605ns (23.143%)  route 5.330ns (76.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          3.733     5.185    signal_generate_unit/reset_IBUF
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.152     5.337 r  signal_generate_unit/counter_idle1[31]_i_2/O
                         net (fo=32, routed)          1.597     6.935    signal_generate_unit/counter_idle10
    SLICE_X61Y29         FDRE                                         r  signal_generate_unit/counter_idle1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.507     4.848    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  signal_generate_unit/counter_idle1_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.935ns  (logic 1.605ns (23.143%)  route 5.330ns (76.857%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          3.733     5.185    signal_generate_unit/reset_IBUF
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.152     5.337 r  signal_generate_unit/counter_idle1[31]_i_2/O
                         net (fo=32, routed)          1.597     6.935    signal_generate_unit/counter_idle10
    SLICE_X61Y29         FDRE                                         r  signal_generate_unit/counter_idle1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.507     4.848    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  signal_generate_unit/counter_idle1_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 1.605ns (23.622%)  route 5.189ns (76.378%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          3.733     5.185    signal_generate_unit/reset_IBUF
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.152     5.337 r  signal_generate_unit/counter_idle1[31]_i_2/O
                         net (fo=32, routed)          1.456     6.794    signal_generate_unit/counter_idle10
    SLICE_X61Y28         FDRE                                         r  signal_generate_unit/counter_idle1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.506     4.847    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  signal_generate_unit/counter_idle1_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 1.605ns (23.622%)  route 5.189ns (76.378%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          3.733     5.185    signal_generate_unit/reset_IBUF
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.152     5.337 r  signal_generate_unit/counter_idle1[31]_i_2/O
                         net (fo=32, routed)          1.456     6.794    signal_generate_unit/counter_idle10
    SLICE_X61Y28         FDRE                                         r  signal_generate_unit/counter_idle1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.506     4.847    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  signal_generate_unit/counter_idle1_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 1.605ns (23.622%)  route 5.189ns (76.378%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          3.733     5.185    signal_generate_unit/reset_IBUF
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.152     5.337 r  signal_generate_unit/counter_idle1[31]_i_2/O
                         net (fo=32, routed)          1.456     6.794    signal_generate_unit/counter_idle10
    SLICE_X61Y28         FDRE                                         r  signal_generate_unit/counter_idle1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.506     4.847    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  signal_generate_unit/counter_idle1_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_idle1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.794ns  (logic 1.605ns (23.622%)  route 5.189ns (76.378%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=88, routed)          3.733     5.185    signal_generate_unit/reset_IBUF
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.152     5.337 r  signal_generate_unit/counter_idle1[31]_i_2/O
                         net (fo=32, routed)          1.456     6.794    signal_generate_unit/counter_idle10
    SLICE_X61Y28         FDRE                                         r  signal_generate_unit/counter_idle1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.506     4.847    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  signal_generate_unit/counter_idle1_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.779ns  (logic 1.577ns (23.260%)  route 5.202ns (76.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=88, routed)          3.733     5.185    rate_generator_unit/reset_IBUF
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.309 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.470     6.779    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.440     4.781    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.779ns  (logic 1.577ns (23.260%)  route 5.202ns (76.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=88, routed)          3.733     5.185    rate_generator_unit/reset_IBUF
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.309 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.470     6.779    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.440     4.781    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.779ns  (logic 1.577ns (23.260%)  route 5.202ns (76.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=88, routed)          3.733     5.185    rate_generator_unit/reset_IBUF
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.124     5.309 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.470     6.779    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X48Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.440     4.781    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  rate_generator_unit/counter_data_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.218ns (18.435%)  route 0.966ns (81.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.966     1.184    signal_generate_unit/JA_IBUF[0]
    SLICE_X62Y25         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.850     1.977    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C

Slack:                    inf
  Source:                 JA[2]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.221ns (17.676%)  route 1.031ns (82.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  JA[2] (IN)
                         net (fo=0)                   0.000     0.000    JA[2]
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  JA_IBUF[2]_inst/O
                         net (fo=1, routed)           1.031     1.252    signal_generate_unit/JA_IBUF[2]
    SLICE_X60Y24         FDRE                                         r  signal_generate_unit/edge_detect_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.848     1.975    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  signal_generate_unit/edge_detect_2_reg[0]/C

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.501ns  (logic 0.229ns (15.275%)  route 1.271ns (84.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  JA[1] (IN)
                         net (fo=0)                   0.000     0.000    JA[1]
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  JA_IBUF[1]_inst/O
                         net (fo=1, routed)           1.271     1.501    signal_generate_unit/JA_IBUF[1]
    SLICE_X62Y25         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.850     1.977    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/m_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.545ns  (logic 0.266ns (17.217%)  route 1.279ns (82.783%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.279     1.500    rate_generator_unit/reset_IBUF
    SLICE_X53Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.545 r  rate_generator_unit/m_tick_i_1/O
                         net (fo=1, routed)           0.000     1.545    rate_generator_unit/m_tick_i_1_n_0
    SLICE_X53Y24         FDRE                                         r  rate_generator_unit/m_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.821     1.948    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  rate_generator_unit/m_tick_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.221ns (13.697%)  route 1.392ns (86.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.392     1.613    signal_generate_unit/reset_IBUF
    SLICE_X56Y23         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y23         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.221ns (13.697%)  route 1.392ns (86.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.392     1.613    signal_generate_unit/reset_IBUF
    SLICE_X56Y23         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y23         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.221ns (13.697%)  route 1.392ns (86.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.392     1.613    signal_generate_unit/reset_IBUF
    SLICE_X56Y23         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y23         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.221ns (13.697%)  route 1.392ns (86.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.392     1.613    signal_generate_unit/reset_IBUF
    SLICE_X56Y23         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.822     1.949    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X56Y23         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.221ns (13.064%)  route 1.470ns (86.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.470     1.691    signal_generate_unit/reset_IBUF
    SLICE_X57Y24         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.221ns (13.064%)  route 1.470ns (86.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=88, routed)          1.470     1.691    signal_generate_unit/reset_IBUF
    SLICE_X57Y24         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.821     1.948    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X57Y24         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/C





