timestamp 1662867987
version 8.3
tech sky130B
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use comp_clks_stg1 comp_clks_stg1_0 1 0 402 0 -1 1138
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
node "a_1230_594#" 7247 1220.34 1230 594 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133210 8874 0 0 21070 1274 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1203_1219#" 7016 1341.41 1203 1219 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130100 8562 0 0 27102 1720 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1260_620#" 5370 1173.46 1260 620 ndif 0 0 0 0 0 0 0 0 53760 2816 5544 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7734 534 0 0 34646 2582 44998 2736 19878 1172 0 0 0 0 0 0 0 0
node "a_1811_1506#" 5529 1414.61 1811 1506 p 0 0 0 0 0 0 0 0 53760 2816 5040 288 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7734 534 0 0 47328 3328 47505 2902 19976 1176 0 0 0 0 0 0 0 0
node "w_1715_1303#" 8178 1728.79 1715 1303 nw 0 0 0 0 95120 1284 0 0 67356 3492 5964 310 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68476 4844 206610 7008 0 0 0 0 0 0 0 0 0 0
substrate "a_1112_620#" 0 0 1112 620 ppd 0 0 0 0 0 0 0 0 62400 3200 15720 742 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68816 4796 182393 6336 4144 260 0 0 0 0 0 0 0 0
cap "w_1715_1303#" "a_1260_620#" 586.998
cap "w_1715_1303#" "a_1203_1219#" 104.449
cap "w_1715_1303#" "a_1811_1506#" 803.023
cap "a_1260_620#" "a_1203_1219#" 73.5944
cap "a_1260_620#" "a_1811_1506#" 157.585
cap "a_1230_594#" "w_1715_1303#" 84.9453
cap "a_1203_1219#" "a_1811_1506#" 58.531
cap "a_1230_594#" "a_1260_620#" 58.3278
cap "a_1230_594#" "a_1203_1219#" 226.569
cap "a_1230_594#" "a_1811_1506#" 40.9992
device msubckt sky130_fd_pr__nfet_01v8 2527 620 2528 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1811_1506#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2441 620 2442 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1112_620#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2354 620 2355 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1811_1506#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2268 620 2269 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1112_620#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2181 620 2182 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1811_1506#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2095 620 2096 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1112_620#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2008 620 2009 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1811_1506#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1922 620 1923 621 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1112_620#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1835 620 1836 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1260_620#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1749 620 1750 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1112_620#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1662 620 1663 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1260_620#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1576 620 1577 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1112_620#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1489 620 1490 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1260_620#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1403 620 1404 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1112_620#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1316 620 1317 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1260_620#" 120 0 "a_1112_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1230 620 1231 621 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1112_620#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2527 1060 2528 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1811_1506#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2441 1060 2442 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "w_1715_1303#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2354 1060 2355 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1811_1506#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2268 1060 2269 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "w_1715_1303#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2181 1060 2182 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1811_1506#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2095 1060 2096 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "w_1715_1303#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 2008 1060 2009 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "a_1811_1506#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1922 1060 1923 1061 l=30 w=120 "a_1112_620#" "a_1230_594#" 60 0 "w_1715_1303#" 120 0 "a_1811_1506#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1835 1060 1836 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1260_620#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1749 1060 1750 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "w_1715_1303#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1662 1060 1663 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1260_620#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1576 1060 1577 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "w_1715_1303#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1489 1060 1490 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1260_620#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1403 1060 1404 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "w_1715_1303#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1316 1060 1317 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "a_1260_620#" 120 0 "w_1715_1303#" 120 0
device msubckt sky130_fd_pr__nfet_01v8 1230 1060 1231 1061 l=30 w=120 "a_1112_620#" "a_1203_1219#" 60 0 "w_1715_1303#" 120 0 "a_1260_620#" 120 0
device msubckt sky130_fd_pr__pfet_01v8 1930 1375 1931 1376 l=30 w=84 "w_1715_1303#" "a_1260_620#" 60 0 "w_1715_1303#" 84 0 "a_1811_1506#" 84 0
device msubckt sky130_fd_pr__pfet_01v8 1829 1375 1830 1376 l=30 w=84 "w_1715_1303#" "a_1811_1506#" 60 0 "a_1260_620#" 84 0 "w_1715_1303#" 84 0
cap "comp_clks_stg1_0/tg_0/vssa" "comp_clks_stg1_0/tg_0/out" 31.809
cap "comp_clks_stg1_0/inverter_0/w_n204_204#" "comp_clks_stg1_0/tg_0/vssa" 35.536
cap "w_1715_1303#" "comp_clks_stg1_0/tg_0/vdda" 17.1217
cap "comp_clks_stg1_0/tg_0/in" "comp_clks_stg1_0/tg_0/out" 13.6654
cap "w_1715_1303#" "a_1260_620#" -1.73384
cap "comp_clks_stg1_0/tg_0/vssa" "comp_clks_stg1_0/inverter_0/out" 40.9763
cap "comp_clks_stg1_0/tg_0/ctrl_" "comp_clks_stg1_0/tg_0/out" -0.0565478
cap "comp_clks_stg1_0/inverter_0/w_n204_204#" "comp_clks_stg1_0/tg_0/in" -2.8621
cap "comp_clks_stg1_0/tg_0/vssa" "a_1811_1506#" 1.61853
cap "comp_clks_stg1_0/tg_0/ctrl_" "comp_clks_stg1_0/inverter_0/w_n204_204#" -0.279109
cap "comp_clks_stg1_0/inverter_0/out" "comp_clks_stg1_0/tg_0/in" 12.8867
cap "comp_clks_stg1_0/tg_0/ctrl" "a_1260_620#" 3.41917
cap "comp_clks_stg1_0/tg_0/in" "a_1811_1506#" 1.03066
cap "comp_clks_stg1_0/tg_0/ctrl_" "comp_clks_stg1_0/inverter_0/out" 0.92039
cap "comp_clks_stg1_0/tg_0/ctrl_" "a_1811_1506#" 0.574403
cap "w_1715_1303#" "comp_clks_stg1_0/tg_0/vssa" 12.61
cap "w_1715_1303#" "comp_clks_stg1_0/tg_0/in" 9.99739
cap "comp_clks_stg1_0/inverter_0/w_n204_204#" "comp_clks_stg1_0/tg_0/out" 1.88215
cap "comp_clks_stg1_0/tg_0/vdda" "a_1260_620#" 2.74083
cap "comp_clks_stg1_0/tg_0/vssa" "comp_clks_stg1_0/tg_0/ctrl" -0.0952606
cap "comp_clks_stg1_0/tg_0/ctrl_" "w_1715_1303#" 5.34925
cap "comp_clks_stg1_0/inverter_0/out" "comp_clks_stg1_0/tg_0/out" 2.08601
cap "comp_clks_stg1_0/tg_0/ctrl" "comp_clks_stg1_0/tg_0/in" -0.0837489
cap "comp_clks_stg1_0/inverter_0/w_n204_204#" "comp_clks_stg1_0/inverter_0/out" 55.7145
cap "comp_clks_stg1_0/tg_0/out" "a_1811_1506#" 5.40546
cap "comp_clks_stg1_0/tg_0/ctrl_" "comp_clks_stg1_0/tg_0/ctrl" -0.000312474
cap "comp_clks_stg1_0/inverter_0/w_n204_204#" "a_1811_1506#" 0.822164
cap "comp_clks_stg1_0/tg_0/vdda" "comp_clks_stg1_0/tg_0/vssa" -6.87385
cap "comp_clks_stg1_0/inverter_0/out" "a_1811_1506#" 0.290392
cap "comp_clks_stg1_0/tg_0/vssa" "a_1260_620#" 28.1551
cap "w_1715_1303#" "comp_clks_stg1_0/tg_0/out" 19.5069
cap "comp_clks_stg1_0/tg_0/ctrl_" "comp_clks_stg1_0/tg_0/vdda" -0.110164
cap "a_1260_620#" "comp_clks_stg1_0/tg_0/in" 25.9082
cap "comp_clks_stg1_0/tg_0/ctrl" "comp_clks_stg1_0/tg_0/out" 0.536519
cap "comp_clks_stg1_0/inverter_0/w_n204_204#" "comp_clks_stg1_0/tg_0/ctrl" -0.485002
cap "comp_clks_stg1_0/tg_0/ctrl_" "a_1260_620#" 1.48211
cap "comp_clks_stg1_0/inverter_0/out" "comp_clks_stg1_0/tg_0/ctrl" 1.24024
cap "comp_clks_stg1_0/tg_0/vdda" "comp_clks_stg1_0/tg_0/out" 9.08299
cap "comp_clks_stg1_0/tg_0/vssa" "comp_clks_stg1_0/tg_0/in" -0.0670197
cap "comp_clks_stg1_0/tg_0/ctrl" "a_1811_1506#" 0.300403
cap "comp_clks_stg1_0/inverter_0/w_n204_204#" "comp_clks_stg1_0/tg_0/vdda" -2.18891
cap "a_1260_620#" "comp_clks_stg1_0/tg_0/out" 8.15145
cap "comp_clks_stg1_0/inverter_0/w_n204_204#" "a_1260_620#" 29.2038
cap "comp_clks_stg1_0/tg_0/vdda" "a_1811_1506#" 0.0525663
cap "comp_clks_stg1_0/tg_0/vdda" "comp_clks_stg1_0/inverter_0/out" 4.45527
cap "w_1715_1303#" "comp_clks_stg1_0/tg_0/ctrl" 7.25774
cap "comp_clks_stg1_0/tg_0/ctrl_" "comp_clks_stg1_0/tg_0/in" -0.0388377
cap "comp_clks_stg1_0/inverter_0/out" "a_1260_620#" 6.06192
cap "comp_clks_stg1_0/inverter_0/out" "comp_clks_stg1_0/inverter_0/w_n204_204#" 0.206606
cap "comp_clks_stg1_0/tg_0/in" "comp_clks_stg1_0/tg_0/out" 0.0311726
cap "comp_clks_stg1_0/tg_0/out" "comp_clks_stg1_0/tg_0/vssa" 0.032274
cap "a_1260_620#" "a_1811_1506#" -0.067233
cap "a_1811_1506#" "w_1715_1303#" -1.07478
cap "a_1811_1506#" "comp_clks_stg1_0/tg_0/vdda" 9.02119
cap "comp_clks_stg1_0/tg_0/ctrl" "w_1715_1303#" 1.44323
cap "comp_clks_stg1_0/inverter_0/out" "comp_clks_stg1_0/tg_0/in" 0.166454
cap "comp_clks_stg1_0/tg_0/ctrl" "a_1260_620#" 0.629979
cap "a_1811_1506#" "comp_clks_stg1_0/inverter_0/w_n204_204#" 2.67442
cap "comp_clks_stg1_0/inverter_0/out" "comp_clks_stg1_0/tg_0/vssa" 0.604065
cap "comp_clks_stg1_0/tg_0/ctrl_" "w_1715_1303#" 2.30312
cap "a_1260_620#" "comp_clks_stg1_0/tg_0/ctrl_" 0.157322
cap "comp_clks_stg1_0/tg_0/in" "a_1811_1506#" 1.67556
cap "a_1811_1506#" "comp_clks_stg1_0/tg_0/vssa" 2.08659
cap "comp_clks_stg1_0/inverter_0/out" "comp_clks_stg1_0/tg_0/out" 0.0668747
cap "a_1260_620#" "w_1715_1303#" -0.848604
cap "comp_clks_stg1_0/tg_0/vdda" "w_1715_1303#" 7.64648
cap "a_1260_620#" "comp_clks_stg1_0/tg_0/vdda" 0.102765
cap "comp_clks_stg1_0/tg_0/out" "a_1811_1506#" 5.24403
cap "comp_clks_stg1_0/tg_0/in" "w_1715_1303#" 5.77618
cap "a_1260_620#" "comp_clks_stg1_0/tg_0/in" 0.110882
cap "comp_clks_stg1_0/inverter_0/out" "a_1811_1506#" 0.775608
cap "comp_clks_stg1_0/tg_0/vssa" "w_1715_1303#" 0.96995
cap "comp_clks_stg1_0/inverter_0/w_n204_204#" "comp_clks_stg1_0/tg_0/vssa" 3.4661
cap "comp_clks_stg1_0/tg_0/in" "comp_clks_stg1_0/tg_0/vssa" 0.645362
cap "comp_clks_stg1_0/tg_0/ctrl" "a_1811_1506#" 0.186681
cap "comp_clks_stg1_0/tg_0/out" "w_1715_1303#" 8.40809
cap "a_1260_620#" "comp_clks_stg1_0/tg_0/out" 0.169616
cap "comp_clks_stg1_0/inverter_0/out" "a_1260_620#" -0.001484
cap "comp_clks_stg1_0/tg_0/out" "comp_clks_stg1_0/inverter_0/w_n204_204#" 0.71017
cap "a_1811_1506#" "comp_clks_stg1_0/tg_0/ctrl_" 0.965738
merge "comp_clks_stg1_0/inverter_0/out" "a_1230_594#" -83.8771 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -35 -72 0 0 0 0 0 0 0 0 0 0 0 0
merge "comp_clks_stg1_0/tg_0/out" "a_1203_1219#" -107.329 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -68 -72 0 0 0 0 0 0 0 0 0 0 0 0
merge "comp_clks_stg1_0/VSUBS" "a_1112_620#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
