\subsection{S\+YN Architecture Reference}
\label{classfpga__pll_1_1SYN}\index{S\+YN@{S\+YN}}


Collaboration diagram for S\+YN\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=166pt]{d1/d2e/classfpga__pll_1_1SYN__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf altpll}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire2\+\_\+bv} {\bfseries \textcolor{comment}{B\+I\+T\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sub\+\_\+wire5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf altpll\+\_\+component}  {\bfseries altpll}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 54} of file {\bf fpga\+\_\+pll.\+vhd}.



\subsubsection{Member Data Documentation}
\index{fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}!altpll@{altpll}}
\index{altpll@{altpll}!fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}}
\paragraph[{altpll}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altpll} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classfpga__pll_1_1SYN_ad45c11bbc2e898d68e19fa2eb5ba73d5}


Definition at line {\bf 66} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}!altpll\+\_\+component@{altpll\+\_\+component}}
\index{altpll\+\_\+component@{altpll\+\_\+component}!fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}}
\paragraph[{altpll\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altpll\+\_\+component} {\bfseries \textcolor{vhdlchar}{altpll}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classfpga__pll_1_1SYN_a70fc906d546df6812934a5430ac231a3}


Definition at line {\bf 204} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}!sub\+\_\+wire0@{sub\+\_\+wire0}}
\index{sub\+\_\+wire0@{sub\+\_\+wire0}!fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__pll_1_1SYN_aca40f2d2e88330e7729fc8f89d1e2366}


Definition at line {\bf 56} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}!sub\+\_\+wire1@{sub\+\_\+wire1}}
\index{sub\+\_\+wire1@{sub\+\_\+wire1}!fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__pll_1_1SYN_a325f96af17ccfcff0f437d73da993aff}


Definition at line {\bf 57} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}!sub\+\_\+wire2@{sub\+\_\+wire2}}
\index{sub\+\_\+wire2@{sub\+\_\+wire2}!fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__pll_1_1SYN_a205f2292eed10dd71c2a24fab09e93ae}


Definition at line {\bf 59} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}!sub\+\_\+wire2\+\_\+bv@{sub\+\_\+wire2\+\_\+bv}}
\index{sub\+\_\+wire2\+\_\+bv@{sub\+\_\+wire2\+\_\+bv}!fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire2\+\_\+bv}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire2\+\_\+bv} {\bfseries \textcolor{comment}{B\+I\+T\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__pll_1_1SYN_abba109be51ad5c5e0095a8d5fe1e3c85}


Definition at line {\bf 58} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}!sub\+\_\+wire3@{sub\+\_\+wire3}}
\index{sub\+\_\+wire3@{sub\+\_\+wire3}!fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__pll_1_1SYN_adf9c19689a8299f2f295de58153514e4}


Definition at line {\bf 60} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}!sub\+\_\+wire4@{sub\+\_\+wire4}}
\index{sub\+\_\+wire4@{sub\+\_\+wire4}!fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__pll_1_1SYN_a1743b96eadf0499d106535e1a9241b2a}


Definition at line {\bf 61} of file {\bf fpga\+\_\+pll.\+vhd}.

\index{fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}!sub\+\_\+wire5@{sub\+\_\+wire5}}
\index{sub\+\_\+wire5@{sub\+\_\+wire5}!fpga\+\_\+pll\+::\+S\+YN@{fpga\+\_\+pll\+::\+S\+YN}}
\paragraph[{sub\+\_\+wire5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sub\+\_\+wire5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classfpga__pll_1_1SYN_a428d095cdf1fa14d47c103e910135ebb}


Definition at line {\bf 62} of file {\bf fpga\+\_\+pll.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/fpga\+\_\+pll/{\bf fpga\+\_\+pll.\+vhd}\end{DoxyCompactItemize}
