Fitter report for CameraProject
Wed Dec 23 14:57:16 2015
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Wed Dec 23 14:57:15 2015      ;
; Quartus II 64-Bit Version          ; 15.0.2 Build 153 07/15/2015 SJ Web Edition ;
; Revision Name                      ; CameraProject                              ;
; Top-level Entity Name              ; CameraProject                              ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE22F17C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 5,237 / 22,320 ( 23 % )                    ;
;     Total combinational functions  ; 4,520 / 22,320 ( 20 % )                    ;
;     Dedicated logic registers      ; 3,362 / 22,320 ( 15 % )                    ;
; Total registers                    ; 3431                                       ;
; Total pins                         ; 60 / 154 ( 39 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 83,712 / 608,256 ( 14 % )                  ;
; Embedded Multiplier 9-bit elements ; 4 / 132 ( 3 % )                            ;
; Total PLLs                         ; 1 / 4 ( 25 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; DRAM_ADDR[0]  ; Missing drive strength        ;
; DRAM_ADDR[1]  ; Missing drive strength        ;
; DRAM_ADDR[2]  ; Missing drive strength        ;
; DRAM_ADDR[3]  ; Missing drive strength        ;
; DRAM_ADDR[4]  ; Missing drive strength        ;
; DRAM_ADDR[5]  ; Missing drive strength        ;
; DRAM_ADDR[6]  ; Missing drive strength        ;
; DRAM_ADDR[7]  ; Missing drive strength        ;
; DRAM_ADDR[8]  ; Missing drive strength        ;
; DRAM_ADDR[9]  ; Missing drive strength        ;
; DRAM_ADDR[10] ; Missing drive strength        ;
; DRAM_ADDR[11] ; Missing drive strength        ;
; DRAM_ADDR[12] ; Missing drive strength        ;
; DRAM_BA[0]    ; Missing drive strength        ;
; DRAM_BA[1]    ; Missing drive strength        ;
; DRAM_CAS_N    ; Missing drive strength        ;
; DRAM_CKE      ; Missing drive strength        ;
; DRAM_CLK      ; Missing drive strength        ;
; DRAM_CS_N     ; Missing drive strength        ;
; DRAM_DQM[0]   ; Missing drive strength        ;
; DRAM_DQM[1]   ; Missing drive strength        ;
; DRAM_RAS_N    ; Missing drive strength        ;
; DRAM_WE_N     ; Missing drive strength        ;
; GPIO_0_IN0    ; Incomplete set of assignments ;
; GPIO_0_14     ; Missing drive strength        ;
; GPIO_0_15     ; Missing drive strength        ;
; GPIO_0_17     ; Missing drive strength        ;
; DRAM_DQ[0]    ; Missing drive strength        ;
; DRAM_DQ[1]    ; Missing drive strength        ;
; DRAM_DQ[2]    ; Missing drive strength        ;
; DRAM_DQ[3]    ; Missing drive strength        ;
; DRAM_DQ[4]    ; Missing drive strength        ;
; DRAM_DQ[5]    ; Missing drive strength        ;
; DRAM_DQ[6]    ; Missing drive strength        ;
; DRAM_DQ[7]    ; Missing drive strength        ;
; DRAM_DQ[8]    ; Missing drive strength        ;
; DRAM_DQ[9]    ; Missing drive strength        ;
; DRAM_DQ[10]   ; Missing drive strength        ;
; DRAM_DQ[11]   ; Missing drive strength        ;
; DRAM_DQ[12]   ; Missing drive strength        ;
; DRAM_DQ[13]   ; Missing drive strength        ;
; DRAM_DQ[14]   ; Missing drive strength        ;
; DRAM_DQ[15]   ; Missing drive strength        ;
; GPIO_0_22     ; Missing drive strength        ;
; GPIO_0_21     ; Missing drive strength        ;
; GPIO_0_IN0    ; Missing location assignment   ;
+---------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                            ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                               ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0]                                                                                                ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1]                                                                                                ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2]                                                                                                ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3]                                                                                                ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4]                                                                                                ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5]                                                                                                ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6]                                                                                                ; PORTBDATAOUT     ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7]                                                                                                ; PORTBDATAOUT     ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[0]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[3]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[5]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[6]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                        ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[12]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[13]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[14]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1                  ; DATAA            ;                       ;
; system:u0|system_nios2:nios2|M_mul_src1[15]                                                                                                                                                                                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|M_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                       ; Q                ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_out2                   ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; DATAOUT          ;                       ;
; system:u0|system_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:u0|system_sdram:sdram|m_addr[12]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; system:u0|system_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; system:u0|system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                             ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                               ; I                ;                       ;
; system:u0|system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                              ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; system:u0|system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; system:u0|system_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; system:u0|system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; system:u0|system_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[0]~output                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; system:u0|system_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[1]~output                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; system:u0|system_sdram:sdram|oe                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                              ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; system:u0|system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                             ; OE               ;                       ;
; system:u0|system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; system:u0|system_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                               ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                              ; O                ;                       ;
; system:u0|system_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                              ; O                ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                         ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                ;              ; ADC_CS_N         ; PIN_A10       ; QSF Assignment             ;
; Location                    ;                ;              ; ADC_SADDR        ; PIN_B10       ; QSF Assignment             ;
; Location                    ;                ;              ; ADC_SCLK         ; PIN_B14       ; QSF Assignment             ;
; Location                    ;                ;              ; ADC_SDAT         ; PIN_A9        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_0      ; PIN_P2        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_1      ; PIN_N5        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_10     ; PIN_N2        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_11     ; PIN_N1        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_12     ; PIN_L4        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_2      ; PIN_N6        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_3      ; PIN_M8        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_4      ; PIN_P8        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_5      ; PIN_T7        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_6      ; PIN_N8        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_7      ; PIN_T6        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_8      ; PIN_R1        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_ADDR_9      ; PIN_P1        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_BA_0        ; PIN_M7        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_BA_1        ; PIN_M6        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQM_0       ; PIN_R6        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQM_1       ; PIN_T5        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_0        ; PIN_G2        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_1        ; PIN_G1        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_10       ; PIN_T3        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_11       ; PIN_R3        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_12       ; PIN_R5        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_13       ; PIN_P3        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_14       ; PIN_N3        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_15       ; PIN_K1        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_2        ; PIN_L8        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_3        ; PIN_K5        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_4        ; PIN_K2        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_5        ; PIN_J2        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_6        ; PIN_J1        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_7        ; PIN_R7        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_8        ; PIN_T4        ; QSF Assignment             ;
; Location                    ;                ;              ; DRAM_DQ_9        ; PIN_T2        ; QSF Assignment             ;
; Location                    ;                ;              ; EPCS_ASDO        ; PIN_C1        ; QSF Assignment             ;
; Location                    ;                ;              ; EPCS_DATA0       ; PIN_H2        ; QSF Assignment             ;
; Location                    ;                ;              ; EPCS_DCLK        ; PIN_H1        ; QSF Assignment             ;
; Location                    ;                ;              ; EPCS_NCSO        ; PIN_D2        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[0]        ; PIN_D3        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[10]       ; PIN_B6        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[11]       ; PIN_A6        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[12]       ; PIN_B7        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[13]       ; PIN_D6        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[14]       ; PIN_A7        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[15]       ; PIN_C6        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[16]       ; PIN_C8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[17]       ; PIN_E6        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[18]       ; PIN_E7        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[19]       ; PIN_D8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[1]        ; PIN_C3        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[20]       ; PIN_E8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[21]       ; PIN_F8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[22]       ; PIN_F9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[23]       ; PIN_E9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[24]       ; PIN_C9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[25]       ; PIN_D9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[26]       ; PIN_E11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[27]       ; PIN_E10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[28]       ; PIN_C11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[29]       ; PIN_B11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[2]        ; PIN_A2        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[30]       ; PIN_A12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[31]       ; PIN_D11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[32]       ; PIN_D12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[33]       ; PIN_B12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[3]        ; PIN_A3        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[4]        ; PIN_B3        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[5]        ; PIN_B4        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[6]        ; PIN_A4        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[7]        ; PIN_B5        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[8]        ; PIN_A5        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0[9]        ; PIN_D5        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_12        ; PIN_B7        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_13        ; PIN_D6        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_16        ; PIN_C8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_18        ; PIN_E7        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_23        ; PIN_E9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_24        ; PIN_C9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_25        ; PIN_D9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_26        ; PIN_E11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_27        ; PIN_E10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_28        ; PIN_C11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_29        ; PIN_B11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_30        ; PIN_A12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_31        ; PIN_D11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_32        ; PIN_D12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_33        ; PIN_B12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_IN[0]     ; PIN_A8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_IN[1]     ; PIN_B8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_IN_0      ; PIN_A8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_0_IN_1      ; PIN_B8        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[0]        ; PIN_F13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[10]       ; PIN_P11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[11]       ; PIN_R10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[12]       ; PIN_N12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[13]       ; PIN_P9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[14]       ; PIN_N9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[15]       ; PIN_N11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[16]       ; PIN_L16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[17]       ; PIN_K16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[18]       ; PIN_R16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[19]       ; PIN_L15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[1]        ; PIN_T15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[20]       ; PIN_P15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[21]       ; PIN_P16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[22]       ; PIN_R14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[23]       ; PIN_N16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[24]       ; PIN_N15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[25]       ; PIN_P14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[26]       ; PIN_L14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[27]       ; PIN_N14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[28]       ; PIN_M10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[29]       ; PIN_L13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[2]        ; PIN_T14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[30]       ; PIN_J16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[31]       ; PIN_K15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[32]       ; PIN_J13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[33]       ; PIN_J14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[3]        ; PIN_T13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[4]        ; PIN_R13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[5]        ; PIN_T12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[6]        ; PIN_R12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[7]        ; PIN_T11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[8]        ; PIN_T10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1[9]        ; PIN_R11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_0         ; PIN_F13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_1         ; PIN_T15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_10        ; PIN_P11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_11        ; PIN_R10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_12        ; PIN_N12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_13        ; PIN_P9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_14        ; PIN_N9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_15        ; PIN_N11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_16        ; PIN_L16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_17        ; PIN_K16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_18        ; PIN_R16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_19        ; PIN_L15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_2         ; PIN_T14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_20        ; PIN_P15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_21        ; PIN_P16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_22        ; PIN_R14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_23        ; PIN_N16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_24        ; PIN_N15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_25        ; PIN_P14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_26        ; PIN_L14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_27        ; PIN_N14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_28        ; PIN_M10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_29        ; PIN_L13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_3         ; PIN_T13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_30        ; PIN_J16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_31        ; PIN_K15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_32        ; PIN_J13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_33        ; PIN_J14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_4         ; PIN_R13       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_5         ; PIN_T12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_6         ; PIN_R12       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_7         ; PIN_T11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_8         ; PIN_T10       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_9         ; PIN_R11       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_IN[0]     ; PIN_T9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_IN[1]     ; PIN_R9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_IN_0      ; PIN_T9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_1_IN_1      ; PIN_R9        ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[0]        ; PIN_A14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[10]       ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[11]       ; PIN_G16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[12]       ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[1]        ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[2]        ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[3]        ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[4]        ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[5]        ; PIN_D16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[6]        ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[7]        ; PIN_D14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[8]        ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2[9]        ; PIN_F16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_0         ; PIN_A14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_1         ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_10        ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_11        ; PIN_G16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_12        ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_2         ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_3         ; PIN_C16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_4         ; PIN_C15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_5         ; PIN_D16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_6         ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_7         ; PIN_D14       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_8         ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_9         ; PIN_F16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_IN[0]     ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_IN[1]     ; PIN_E16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_IN[2]     ; PIN_M16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_IN_0      ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_IN_1      ; PIN_E16       ; QSF Assignment             ;
; Location                    ;                ;              ; GPIO_2_IN_2      ; PIN_M16       ; QSF Assignment             ;
; Location                    ;                ;              ; G_SENSOR_CS_N    ; PIN_G5        ; QSF Assignment             ;
; Location                    ;                ;              ; G_SENSOR_INT     ; PIN_M2        ; QSF Assignment             ;
; Location                    ;                ;              ; I2C_SCLK         ; PIN_F2        ; QSF Assignment             ;
; Location                    ;                ;              ; I2C_SDAT         ; PIN_F1        ; QSF Assignment             ;
; Location                    ;                ;              ; KEY_N[0]         ; PIN_J15       ; QSF Assignment             ;
; Location                    ;                ;              ; KEY_N[1]         ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                ;              ; KEY_N_0          ; PIN_J15       ; QSF Assignment             ;
; Location                    ;                ;              ; KEY_N_1          ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                ;              ; LED[0]           ; PIN_A15       ; QSF Assignment             ;
; Location                    ;                ;              ; LED[1]           ; PIN_A13       ; QSF Assignment             ;
; Location                    ;                ;              ; LED[2]           ; PIN_B13       ; QSF Assignment             ;
; Location                    ;                ;              ; LED[3]           ; PIN_A11       ; QSF Assignment             ;
; Location                    ;                ;              ; LED[4]           ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                ;              ; LED[5]           ; PIN_F3        ; QSF Assignment             ;
; Location                    ;                ;              ; LED[6]           ; PIN_B1        ; QSF Assignment             ;
; Location                    ;                ;              ; LED[7]           ; PIN_L3        ; QSF Assignment             ;
; Location                    ;                ;              ; LED_0            ; PIN_A15       ; QSF Assignment             ;
; Location                    ;                ;              ; LED_1            ; PIN_A13       ; QSF Assignment             ;
; Location                    ;                ;              ; LED_2            ; PIN_B13       ; QSF Assignment             ;
; Location                    ;                ;              ; LED_3            ; PIN_A11       ; QSF Assignment             ;
; Location                    ;                ;              ; LED_4            ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                ;              ; LED_5            ; PIN_F3        ; QSF Assignment             ;
; Location                    ;                ;              ; LED_6            ; PIN_B1        ; QSF Assignment             ;
; Location                    ;                ;              ; LED_7            ; PIN_L3        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[0]            ; PIN_M1        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[1]            ; PIN_T8        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[2]            ; PIN_B9        ; QSF Assignment             ;
; Location                    ;                ;              ; SW[3]            ; PIN_M15       ; QSF Assignment             ;
; Location                    ;                ;              ; SW_0             ; PIN_M1        ; QSF Assignment             ;
; Location                    ;                ;              ; SW_1             ; PIN_T8        ; QSF Assignment             ;
; Location                    ;                ;              ; SW_2             ; PIN_B9        ; QSF Assignment             ;
; Location                    ;                ;              ; SW_3             ; PIN_M15       ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; ADC_CS_N         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; ADC_SADDR        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; ADC_SCLK         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; ADC_SDAT         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_0      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_1      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_10     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_11     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_12     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_2      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_3      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_4      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_5      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_6      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_7      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_8      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_ADDR_9      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_BA_0        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_BA_1        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQM_0       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQM_1       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_0        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_1        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_10       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_11       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_12       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_13       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_14       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_15       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_2        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_3        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_4        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_5        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_6        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_7        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_8        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; DRAM_DQ_9        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; EPCS_ASDO        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; EPCS_DATA0       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; EPCS_DCLK        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; EPCS_NCSO        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[0]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[10]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[11]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[12]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[13]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[14]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[15]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[16]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[17]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[18]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[19]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[1]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[20]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[21]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[22]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[23]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[24]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[25]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[26]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[27]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[28]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[29]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[2]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[30]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[31]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[32]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[33]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[3]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[4]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[5]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[6]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[7]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[8]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0[9]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_12        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_13        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_16        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_18        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_23        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_24        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_25        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_26        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_27        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_28        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_29        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_30        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_31        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_32        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_33        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_IN[0]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_IN[1]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_IN_0      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_0_IN_1      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[0]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[10]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[11]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[12]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[13]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[14]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[15]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[16]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[17]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[18]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[19]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[1]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[20]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[21]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[22]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[23]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[24]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[25]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[26]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[27]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[28]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[29]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[2]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[30]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[31]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[32]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[33]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[3]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[4]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[5]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[6]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[7]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[8]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1[9]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_0         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_1         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_10        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_11        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_12        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_13        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_14        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_15        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_16        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_17        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_18        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_19        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_2         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_20        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_21        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_22        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_23        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_24        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_25        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_26        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_27        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_28        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_29        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_3         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_30        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_31        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_32        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_33        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_4         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_5         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_6         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_7         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_8         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_9         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_IN[0]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_IN[1]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_IN_0      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_1_IN_1      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[0]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[10]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[11]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[12]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[1]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[2]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[3]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[4]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[5]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[6]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[7]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[8]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2[9]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_0         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_1         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_10        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_11        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_12        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_2         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_3         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_4         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_5         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_6         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_7         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_8         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_9         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_IN[0]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_IN[1]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_IN[2]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_IN_0      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_IN_1      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; GPIO_2_IN_2      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; G_SENSOR_CS_N    ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; G_SENSOR_INT     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; I2C_SCLK         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; I2C_SDAT         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; KEY_N[0]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; KEY_N[1]         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; KEY_N_0          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; KEY_N_1          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED[0]           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED[1]           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED[2]           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED[3]           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED[4]           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED[5]           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED[6]           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED[7]           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED_0            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED_1            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED_2            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED_3            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED_4            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED_5            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED_6            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; LED_7            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; SW[0]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; SW[1]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; SW[2]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; SW[3]            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; SW_0             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; SW_1             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; SW_2             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; CameraProject  ;              ; SW_3             ; 3.3-V LVTTL   ; QSF Assignment             ;
; Fast Input Register         ; system_sdram   ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; system_sdram   ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; system_sdram   ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8323 ) ; 0.00 % ( 0 / 8323 )        ; 0.00 % ( 0 / 8323 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8323 ) ; 0.00 % ( 0 / 8323 )        ; 0.00 % ( 0 / 8323 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7862 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 197 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 251 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /data/workspace/ES/lab03/quartus/output_files/CameraProject.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 5,237 / 22,320 ( 23 % )    ;
;     -- Combinational with no register       ; 1875                       ;
;     -- Register only                        ; 717                        ;
;     -- Combinational with a register        ; 2645                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2258                       ;
;     -- 3 input functions                    ; 1507                       ;
;     -- <=2 input functions                  ; 755                        ;
;     -- Register only                        ; 717                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4071                       ;
;     -- arithmetic mode                      ; 449                        ;
;                                             ;                            ;
; Total registers*                            ; 3,431 / 23,018 ( 15 % )    ;
;     -- Dedicated logic registers            ; 3,362 / 22,320 ( 15 % )    ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 442 / 1,395 ( 32 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 60 / 154 ( 39 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 11                         ;
; M9Ks                                        ; 15 / 66 ( 23 % )           ;
; Total block memory bits                     ; 83,712 / 608,256 ( 14 % )  ;
; Total block memory implementation bits      ; 138,240 / 608,256 ( 23 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 132 ( 3 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 11 / 20 ( 55 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 9.2% / 9.1% / 9.2%         ;
; Peak interconnect usage (total/H/V)         ; 37.3% / 36.5% / 38.3%      ;
; Maximum fan-out                             ; 3031                       ;
; Highest non-global fan-out                  ; 546                        ;
; Total fan-out                               ; 28889                      ;
; Average fan-out                             ; 3.35                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                           ;
+----------------------------------------------+-----------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; pzdyqx:nabboc         ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                       ;                                ;
; Total logic elements                         ; 4929 / 22320 ( 22 % ) ; 130 / 22320 ( < 1 % ) ; 178 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 1728                  ; 58                    ; 89                    ; 0                              ;
;     -- Register only                         ; 694                   ; 7                     ; 16                    ; 0                              ;
;     -- Combinational with a register         ; 2507                  ; 65                    ; 73                    ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 2120                  ; 57                    ; 81                    ; 0                              ;
;     -- 3 input functions                     ; 1452                  ; 19                    ; 36                    ; 0                              ;
;     -- <=2 input functions                   ; 663                   ; 47                    ; 45                    ; 0                              ;
;     -- Register only                         ; 694                   ; 7                     ; 16                    ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 3799                  ; 119                   ; 153                   ; 0                              ;
;     -- arithmetic mode                       ; 436                   ; 4                     ; 9                     ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Total registers                              ; 3270                  ; 72                    ; 89                    ; 0                              ;
;     -- Dedicated logic registers             ; 3201 / 22320 ( 14 % ) ; 72 / 22320 ( < 1 % )  ; 89 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                     ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 411 / 1395 ( 29 % )   ; 15 / 1395 ( 1 % )     ; 20 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                              ;                       ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 60                    ; 0                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 4 / 132 ( 3 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 83712                 ; 0                     ; 0                     ; 0                              ;
; Total RAM block bits                         ; 138240                ; 0                     ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 15 / 66 ( 22 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 7 / 24 ( 29 % )       ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                       ;                                ;
;     -- Input Connections                     ; 3331                  ; 74                    ; 140                   ; 1                              ;
;     -- Registered Input Connections          ; 3144                  ; 30                    ; 99                    ; 0                              ;
;     -- Output Connections                    ; 279                   ; 6                     ; 229                   ; 3032                           ;
;     -- Registered Output Connections         ; 6                     ; 5                     ; 228                   ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                       ;                                ;
;     -- Total Connections                     ; 27749                 ; 577                   ; 1061                  ; 3041                           ;
;     -- Registered Connections                ; 13118                 ; 300                   ; 754                   ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                       ;                                ;
;     -- Top                                   ; 230                   ; 31                    ; 316                   ; 3033                           ;
;     -- pzdyqx:nabboc                         ; 31                    ; 0                     ; 49                    ; 0                              ;
;     -- sld_hub:auto_hub                      ; 316                   ; 49                    ; 4                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 3033                  ; 0                     ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                       ;                                ;
;     -- Input Ports                           ; 68                    ; 11                    ; 86                    ; 1                              ;
;     -- Output Ports                          ; 33                    ; 4                     ; 104                   ; 2                              ;
;     -- Bidir Ports                           ; 18                    ; 0                     ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 3                     ; 59                    ; 0                              ;
;                                              ;                       ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 0                     ; 3                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 0                     ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 0                     ; 67                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 2                     ; 72                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 0                     ; 73                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50   ; R8    ; 3        ; 27           ; 0            ; 21           ; 185                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_0   ; D3    ; 8        ; 1            ; 34           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_1   ; C3    ; 8        ; 1            ; 34           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_10  ; B6    ; 8        ; 16           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_11  ; A6    ; 8        ; 16           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_19  ; D8    ; 8        ; 23           ; 34           ; 21           ; 16                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_2   ; A2    ; 8        ; 7            ; 34           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_20  ; E8    ; 8        ; 20           ; 34           ; 7            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_3   ; A3    ; 8        ; 7            ; 34           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_4   ; B3    ; 8        ; 3            ; 34           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_5   ; B4    ; 8        ; 7            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_6   ; A4    ; 8        ; 9            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_7   ; B5    ; 8        ; 11           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_8   ; A5    ; 8        ; 14           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_9   ; D5    ; 8        ; 5            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_IN0 ; T15   ; 4        ; 45           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; P2    ; 2        ; 0            ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; N2    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; N1    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; L4    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; N5    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; N6    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; M8    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P1    ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; M7    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; M6    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; L1    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; P6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]   ; R6    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]   ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; L2    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; C2    ; 1        ; 0            ; 27           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO_0_14     ; A7    ; 8        ; 20           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO_0_15     ; C6    ; 8        ; 18           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GPIO_0_17     ; E6    ; 8        ; 14           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------+
; DRAM_DQ[0]  ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe                     ;
; DRAM_DQ[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_10       ;
; DRAM_DQ[11] ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_11       ;
; DRAM_DQ[12] ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_12       ;
; DRAM_DQ[13] ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_13       ;
; DRAM_DQ[14] ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_14       ;
; DRAM_DQ[15] ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_15       ;
; DRAM_DQ[1]  ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_1        ;
; DRAM_DQ[2]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_2        ;
; DRAM_DQ[3]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_3        ;
; DRAM_DQ[4]  ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_4        ;
; DRAM_DQ[5]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_5        ;
; DRAM_DQ[6]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_6        ;
; DRAM_DQ[7]  ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_7        ;
; DRAM_DQ[8]  ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_8        ;
; DRAM_DQ[9]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|system_sdram:sdram|oe~_Duplicate_9        ;
; GPIO_0_21   ; F8    ; 8        ; 20           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; system:u0|i2c_interface:i2c_0|i2c_core:core|sda_out ;
; GPIO_0_22   ; F9    ; 7        ; 34           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                     ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO             ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                    ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                   ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                                     ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                                     ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                                     ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                                     ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                               ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8   ; Use as regular IO        ; GPIO_0_22               ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                      ; Use as regular IO        ; GPIO_0_20               ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                      ; Use as regular IO        ; GPIO_0_21               ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                      ; Use as regular IO        ; GPIO_0_14               ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; GPIO_0_11               ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                      ; Use as regular IO        ; GPIO_0_10               ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                       ; Use as regular IO        ; GPIO_0_17               ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                       ; Use as regular IO        ; GPIO_0_8                ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                       ; Use as regular IO        ; GPIO_0_7                ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                      ; Use as regular IO        ; GPIO_0_6                ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                      ; Use as regular IO        ; GPIO_0_5                ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7             ; Use as regular IO        ; GPIO_0_4                ; Dual Purpose Pin          ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % )  ; 3.3V          ; --           ;
; 2        ; 13 / 16 ( 81 % ) ; 3.3V          ; --           ;
; 3        ; 24 / 25 ( 96 % ) ; 3.3V          ; --           ;
; 4        ; 1 / 20 ( 5 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 18 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 13 ( 8 % )   ; 2.5V          ; --           ;
; 7        ; 1 / 24 ( 4 % )   ; 3.3V          ; --           ;
; 8        ; 18 / 24 ( 75 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; GPIO_0_2                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; GPIO_0_3                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; GPIO_0_6                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; GPIO_0_8                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; GPIO_0_11                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; GPIO_0_14                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; GPIO_0_4                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; GPIO_0_5                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; GPIO_0_7                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; GPIO_0_10                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; DRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; GPIO_0_1                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; GPIO_0_15                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; GPIO_0_0                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; GPIO_0_9                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; GPIO_0_19                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; GPIO_0_17                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; GPIO_0_20                                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; GPIO_0_21                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; GPIO_0_22                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; DRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; DRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; DRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; DRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; DRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; DRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; DRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; DRAM_CAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; DRAM_RAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; DRAM_ADDR[12]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; DRAM_CKE                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; DRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; DRAM_BA[1]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; DRAM_BA[0]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; DRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; DRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; DRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; DRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; DRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; DRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; DRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; DRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; DRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; DRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; DRAM_CS_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; DRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; DRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; DRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; DRAM_CLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; DRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; DRAM_DQM[0]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; DRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; DRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; DRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; DRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; DRAM_DQM[1]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; DRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; DRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; GPIO_0_IN0                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                             ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                          ; system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u0|clocks|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1                                                          ;
; PLL mode                      ; Normal                                                                                                                  ;
; Compensate clock              ; clock0                                                                                                                  ;
; Compensated input/output pins ; --                                                                                                                      ;
; Switchover type               ; --                                                                                                                      ;
; Input frequency 0             ; 50.0 MHz                                                                                                                ;
; Input frequency 1             ; --                                                                                                                      ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                                ;
; Nominal VCO frequency         ; 500.0 MHz                                                                                                               ;
; VCO post scale K counter      ; 2                                                                                                                       ;
; VCO frequency control         ; Auto                                                                                                                    ;
; VCO phase shift step          ; 250 ps                                                                                                                  ;
; VCO multiply                  ; --                                                                                                                      ;
; VCO divide                    ; --                                                                                                                      ;
; Freq min lock                 ; 30.0 MHz                                                                                                                ;
; Freq max lock                 ; 65.02 MHz                                                                                                               ;
; M VCO Tap                     ; 4                                                                                                                       ;
; M Initial                     ; 2                                                                                                                       ;
; M value                       ; 10                                                                                                                      ;
; N value                       ; 1                                                                                                                       ;
; Charge pump current           ; setting 1                                                                                                               ;
; Loop filter resistance        ; setting 27                                                                                                              ;
; Loop filter capacitance       ; setting 0                                                                                                               ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                                    ;
; Bandwidth type                ; Medium                                                                                                                  ;
; Real time reconfigurable      ; Off                                                                                                                     ;
; Scan chain MIF file           ; --                                                                                                                      ;
; Preserve PLL counter order    ; Off                                                                                                                     ;
; PLL location                  ; PLL_4                                                                                                                   ;
; Inclk0 signal                 ; CLOCK_50                                                                                                                ;
; Inclk1 signal                 ; --                                                                                                                      ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                           ;
; Inclk1 signal type            ; --                                                                                                                      ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; Name                                                                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 4.50 (250 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 2       ; 4       ; u0|clocks|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -54 (-3000 ps) ; 4.50 (250 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; u0|clocks|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+---------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                  ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CameraProject                                                                                                                            ; 5237 (1)    ; 3362 (0)                  ; 69 (69)       ; 83712       ; 15   ; 4            ; 0       ; 2         ; 60   ; 0            ; 1875 (1)     ; 717 (0)           ; 2645 (0)         ; |CameraProject                                                                                                                                                                                                                                                                                                       ; work         ;
;    |pzdyqx:nabboc|                                                                                                                        ; 130 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 7 (0)             ; 65 (0)           ; |CameraProject|pzdyqx:nabboc                                                                                                                                                                                                                                                                                         ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                      ; 130 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (4)       ; 7 (1)             ; 65 (8)           ; |CameraProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                            ; work         ;
;          |GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|                                                                  ; 59 (29)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (21)      ; 6 (6)             ; 22 (2)           ; |CameraProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1                                                                                                                                                                                              ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                           ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |CameraProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                            ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                              ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |CameraProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                          ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                              ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |CameraProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                          ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                              ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |CameraProject|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                     ; 178 (1)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (1)       ; 16 (0)            ; 73 (0)           ; |CameraProject|sld_hub:auto_hub                                                                                                                                                                                                                                                                                      ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                                       ; 177 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (0)       ; 16 (0)            ; 73 (0)           ; |CameraProject|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                          ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                            ; 177 (8)     ; 89 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (1)       ; 16 (3)            ; 73 (0)           ; |CameraProject|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                 ; 173 (0)     ; 82 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (0)       ; 13 (0)            ; 73 (0)           ; |CameraProject|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                          ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                             ; 173 (127)   ; 82 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 87 (70)      ; 13 (12)           ; 73 (46)          ; |CameraProject|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                             ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                                               ; 25 (25)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 10 (10)          ; |CameraProject|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                     ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                                             ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |CameraProject|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                   ; altera_sld   ;
;    |system:u0|                                                                                                                            ; 4928 (0)    ; 3201 (0)                  ; 0 (0)         ; 83712       ; 15   ; 4            ; 0       ; 2         ; 0    ; 0            ; 1727 (0)     ; 694 (0)           ; 2507 (0)         ; |CameraProject|system:u0                                                                                                                                                                                                                                                                                             ; system       ;
;       |CameraController:camera_controller_0|                                                                                              ; 576 (1)     ; 457 (0)                   ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (1)      ; 133 (0)           ; 324 (0)          ; |CameraProject|system:u0|CameraController:camera_controller_0                                                                                                                                                                                                                                                        ; system       ;
;          |cctrl_core:core|                                                                                                                ; 338 (91)    ; 246 (63)                  ; 0 (0)         ; 36864       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (28)      ; 61 (1)            ; 185 (62)         ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core                                                                                                                                                                                                                                        ; work         ;
;             |cctrl_fifo:fifo|                                                                                                             ; 158 (0)     ; 128 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 60 (0)            ; 68 (0)           ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo                                                                                                                                                                                                                        ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                  ; 158 (0)     ; 128 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 60 (0)            ; 68 (0)           ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component                                                                                                                                                                                                ; work         ;
;                   |dcfifo_65n1:auto_generated|                                                                                            ; 158 (46)    ; 128 (33)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (11)      ; 60 (26)           ; 68 (8)           ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated                                                                                                                                                                     ; work         ;
;                      |a_gray2bin_7ib:rdptr_g_gray2bin|                                                                                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                                                                     ; work         ;
;                      |a_gray2bin_7ib:rs_dgwp_gray2bin|                                                                                    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                                                                     ; work         ;
;                      |a_graycounter_2lc:wrptr_g1p|                                                                                        ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                                         ; work         ;
;                      |a_graycounter_677:rdptr_g1p|                                                                                        ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                                                         ; work         ;
;                      |alt_synch_pipe_rld:rs_dgwp|                                                                                         ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                                          ; work         ;
;                         |dffpipe_qe9:dffpipe13|                                                                                           ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                    ; work         ;
;                      |alt_synch_pipe_sld:ws_dgrp|                                                                                         ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|alt_synch_pipe_sld:ws_dgrp                                                                                                                                          ; work         ;
;                         |dffpipe_re9:dffpipe16|                                                                                           ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                    ; work         ;
;                      |altsyncram_5f11:fifo_ram|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|altsyncram_5f11:fifo_ram                                                                                                                                            ; work         ;
;                      |cmpr_o76:rdempty_eq_comp|                                                                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                            ; work         ;
;                      |cmpr_o76:rdfull_eq_comp|                                                                                            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|cmpr_o76:rdfull_eq_comp                                                                                                                                             ; work         ;
;                      |cmpr_o76:wrfull_eq_comp|                                                                                            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                             ; work         ;
;                      |dffpipe_8d9:rdfull_reg|                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                                                              ; work         ;
;                      |dffpipe_pe9:rs_brp|                                                                                                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                  ; work         ;
;                      |dffpipe_pe9:rs_bwp|                                                                                                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 8 (8)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                                                                  ; work         ;
;             |cctrl_px_fifo:px_fifo|                                                                                                       ; 89 (0)      ; 55 (0)                    ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 55 (0)           ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo                                                                                                                                                                                                                  ; work         ;
;                |scfifo:scfifo_component|                                                                                                  ; 89 (0)      ; 55 (0)                    ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 55 (0)           ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component                                                                                                                                                                                          ; work         ;
;                   |scfifo_sf31:auto_generated|                                                                                            ; 89 (0)      ; 55 (0)                    ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 55 (0)           ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated                                                                                                                                                               ; work         ;
;                      |a_dpfifo_f731:dpfifo|                                                                                               ; 89 (51)     ; 55 (20)                   ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (31)      ; 0 (0)             ; 55 (20)          ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo                                                                                                                                          ; work         ;
;                         |altsyncram_b5e1:FIFOram|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 20480       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo|altsyncram_b5e1:FIFOram                                                                                                                  ; work         ;
;                         |cntr_bbb:rd_ptr_msb|                                                                                             ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo|cntr_bbb:rd_ptr_msb                                                                                                                      ; work         ;
;                         |cntr_cbb:wr_ptr|                                                                                                 ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo|cntr_cbb:wr_ptr                                                                                                                          ; work         ;
;                         |cntr_ob7:usedw_counter|                                                                                          ; 13 (13)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo|cntr_ob7:usedw_counter                                                                                                                   ; work         ;
;          |cctrl_master:master|                                                                                                            ; 98 (98)     ; 83 (83)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 83 (83)          ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_master:master                                                                                                                                                                                                                                    ; work         ;
;          |cctrl_slave:slave|                                                                                                              ; 139 (139)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 72 (72)           ; 56 (56)          ; |CameraProject|system:u0|CameraController:camera_controller_0|cctrl_slave:slave                                                                                                                                                                                                                                      ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                            ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |CameraProject|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                      ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CameraProject|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                       ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                     ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |CameraProject|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                           ; system       ;
;       |cmos_sensor_output_generator:cmos_sensor_output_generator_0|                                                                       ; 215 (215)   ; 192 (192)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 117 (117)         ; 76 (76)          ; |CameraProject|system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0                                                                                                                                                                                                                                 ; system       ;
;       |i2c_interface:i2c_0|                                                                                                               ; 135 (39)    ; 99 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (8)       ; 15 (4)            ; 85 (28)          ; |CameraProject|system:u0|i2c_interface:i2c_0                                                                                                                                                                                                                                                                         ; system       ;
;          |i2c_clkgen:clkgen|                                                                                                              ; 17 (17)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 11 (11)          ; |CameraProject|system:u0|i2c_interface:i2c_0|i2c_clkgen:clkgen                                                                                                                                                                                                                                                       ; system       ;
;          |i2c_core:core|                                                                                                                  ; 84 (84)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 10 (10)           ; 52 (52)          ; |CameraProject|system:u0|i2c_interface:i2c_0|i2c_core:core                                                                                                                                                                                                                                                           ; system       ;
;       |system_clocks:clocks|                                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_clocks:clocks                                                                                                                                                                                                                                                                        ; system       ;
;          |altera_up_altpll:sys_pll|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_clocks:clocks|altera_up_altpll:sys_pll                                                                                                                                                                                                                                               ; system       ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                               ; work         ;
;                |altpll_3lb2:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated                                                                                                                                                                                    ; work         ;
;       |system_jtag_uart:jtag_uart|                                                                                                        ; 170 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (17)      ; 21 (2)            ; 94 (21)          ; |CameraProject|system:u0|system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                  ; system       ;
;          |alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|                                                                           ; 79 (79)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (27)      ; 19 (19)           ; 33 (33)          ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                             ; work         ;
;          |system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r                                                                                                                                                                                                          ; system       ;
;             |scfifo:rfifo|                                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                               ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                  ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                            ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                             ; work         ;
;                      |dpram_nl21:FIFOram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                          ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                              ; work         ;
;          |system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w                                                                                                                                                                                                          ; system       ;
;             |scfifo:wfifo|                                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                             ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                               ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                  ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                             ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                            ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                     ; work         ;
;                         |cntr_do7:count_usedw|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                    ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                             ; work         ;
;                      |dpram_nl21:FIFOram|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                          ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                              ; work         ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 1657 (0)    ; 979 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 551 (0)      ; 138 (0)           ; 968 (0)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                  ; system       ;
;          |altera_avalon_sc_fifo:camera_controller_0_as_agent_rsp_fifo|                                                                    ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_controller_0_as_agent_rsp_fifo                                                                                                                                                                                      ; system       ;
;          |altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rdata_fifo|                                             ; 66 (66)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 64 (64)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rdata_fifo                                                                                                                                                               ; system       ;
;          |altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|                                               ; 22 (22)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 6 (6)             ; 12 (12)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                 ; system       ;
;          |altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|                                                                        ; 16 (16)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 3 (3)             ; 9 (9)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                          ; system       ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|                                                             ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                               ; system       ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                               ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 9 (9)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                 ; system       ;
;          |altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rdata_fifo|                                                                 ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rdata_fifo                                                                                                                                                                                   ; system       ;
;          |altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|                                                                   ; 15 (15)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 8 (8)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                     ; system       ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                                ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 70 (70)           ; 102 (102)        ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                  ; system       ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                  ; 107 (107)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 11 (11)           ; 85 (85)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                    ; system       ;
;          |altera_merlin_burst_adapter:cmos_sensor_output_generator_0_avalon_slave_burst_adapter|                                          ; 84 (0)      ; 59 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 2 (0)             ; 57 (0)           ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cmos_sensor_output_generator_0_avalon_slave_burst_adapter                                                                                                                                                            ; system       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                             ; 84 (84)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 2 (2)             ; 57 (57)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cmos_sensor_output_generator_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                            ; system       ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                             ; 227 (0)     ; 88 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (0)       ; 4 (0)             ; 132 (0)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                               ; system       ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                             ; 227 (227)   ; 88 (88)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 4 (4)             ; 132 (132)        ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                               ; system       ;
;          |altera_merlin_master_agent:camera_controller_0_avalon_master_agent|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:camera_controller_0_avalon_master_agent                                                                                                                                                                               ; system       ;
;          |altera_merlin_master_agent:nios2_data_master_agent|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent                                                                                                                                                                                               ; system       ;
;          |altera_merlin_master_translator:camera_controller_0_avalon_master_translator|                                                   ; 87 (87)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 0 (0)             ; 32 (32)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_controller_0_avalon_master_translator                                                                                                                                                                     ; system       ;
;          |altera_merlin_master_translator:nios2_data_master_translator|                                                                   ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator                                                                                                                                                                                     ; system       ;
;          |altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|                                                    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent                                                                                                                                                                      ; system       ;
;          |altera_merlin_slave_agent:i2c_0_avalon_slave_agent|                                                                             ; 15 (7)      ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (7)       ; 0 (0)             ; 4 (0)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent                                                                                                                                                                                               ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                               ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                 ; system       ;
;          |altera_merlin_slave_agent:nios2_jtag_debug_module_agent|                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_jtag_debug_module_agent                                                                                                                                                                                          ; system       ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                       ; 13 (5)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (4)        ; 0 (0)             ; 4 (1)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                         ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                               ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                           ; system       ;
;          |altera_merlin_slave_translator:camera_controller_0_as_translator|                                                               ; 37 (37)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 35 (35)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_controller_0_as_translator                                                                                                                                                                                 ; system       ;
;          |altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|                                          ; 39 (39)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 34 (34)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator                                                                                                                                                            ; system       ;
;          |altera_merlin_slave_translator:i2c_0_avalon_slave_translator|                                                                   ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 4 (4)             ; 7 (7)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_avalon_slave_translator                                                                                                                                                                                     ; system       ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                          ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 19 (19)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                            ; system       ;
;          |altera_merlin_slave_translator:nios2_jtag_debug_module_translator|                                                              ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 29 (29)           ; 4 (4)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_jtag_debug_module_translator                                                                                                                                                                                ; system       ;
;          |altera_merlin_traffic_limiter:nios2_instruction_master_limiter|                                                                 ; 20 (20)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 11 (11)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter                                                                                                                                                                                   ; system       ;
;          |altera_merlin_width_adapter:camera_controller_0_avalon_master_to_cmos_sensor_output_generator_0_avalon_slave_cmd_width_adapter| ; 32 (32)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 23 (23)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:camera_controller_0_avalon_master_to_cmos_sensor_output_generator_0_avalon_slave_cmd_width_adapter                                                                                                                   ; system       ;
;          |altera_merlin_width_adapter:cmos_sensor_output_generator_0_avalon_slave_to_camera_controller_0_avalon_master_rsp_width_adapter| ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cmos_sensor_output_generator_0_avalon_slave_to_camera_controller_0_avalon_master_rsp_width_adapter                                                                                                                   ; system       ;
;          |altera_merlin_width_adapter:i2c_0_avalon_slave_to_nios2_data_master_rsp_width_adapter|                                          ; 29 (29)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 25 (25)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:i2c_0_avalon_slave_to_nios2_data_master_rsp_width_adapter                                                                                                                                                            ; system       ;
;          |altera_merlin_width_adapter:nios2_data_master_to_i2c_0_avalon_slave_cmd_width_adapter|                                          ; 49 (49)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 1 (1)             ; 36 (36)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_data_master_to_i2c_0_avalon_slave_cmd_width_adapter                                                                                                                                                            ; system       ;
;          |altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter|                                                    ; 47 (47)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 45 (45)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                      ; system       ;
;          |altera_merlin_width_adapter:nios2_instruction_master_to_sdram_s1_cmd_width_adapter|                                             ; 29 (29)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 28 (28)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_instruction_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                               ; system       ;
;          |altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter|                                                    ; 19 (19)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter                                                                                                                                                                      ; system       ;
;          |altera_merlin_width_adapter:sdram_s1_to_nios2_instruction_master_rsp_width_adapter|                                             ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_instruction_master_rsp_width_adapter                                                                                                                                                               ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                     ; system       ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                             ; system       ;
;          |system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                             ; system       ;
;          |system_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                   ; 19 (17)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (4)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                     ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                                ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                        ; system       ;
;          |system_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                   ; 55 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 50 (46)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                     ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                                ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                        ; system       ;
;          |system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                       ; 66 (64)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 44 (40)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                         ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                                ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                            ; system       ;
;          |system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                               ; 63 (56)     ; 7 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (30)      ; 0 (0)             ; 29 (23)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                 ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                                ; 10 (6)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 0 (0)             ; 6 (5)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                    ; system       ;
;                |altera_merlin_arb_adder:adder|                                                                                            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                      ; system       ;
;          |system_mm_interconnect_0_router:router|                                                                                         ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                           ; system       ;
;          |system_mm_interconnect_0_router_001:router_001|                                                                                 ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                   ; system       ;
;          |system_mm_interconnect_0_router_002:router_002|                                                                                 ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                   ; system       ;
;          |system_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                 ; system       ;
;          |system_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                 ; system       ;
;          |system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 2 (2)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                     ; system       ;
;          |system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                           ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                             ; system       ;
;          |system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 253 (253)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 102 (102)    ; 0 (0)             ; 151 (151)        ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                 ; system       ;
;          |system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                               ; 74 (74)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 46 (46)          ; |CameraProject|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                 ; system       ;
;       |system_nios2:nios2|                                                                                                                ; 1948 (1558) ; 1143 (873)                ; 0 (0)         ; 45824       ; 8    ; 4            ; 0       ; 2         ; 0    ; 0            ; 802 (684)    ; 178 (125)         ; 968 (749)        ; |CameraProject|system:u0|system_nios2:nios2                                                                                                                                                                                                                                                                          ; system       ;
;          |system_nios2_ic_data_module:system_nios2_ic_data|                                                                               ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_ic_data_module:system_nios2_ic_data                                                                                                                                                                                                                         ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_ic_data_module:system_nios2_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                                           ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_ic_data_module:system_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                ; work         ;
;          |system_nios2_ic_tag_module:system_nios2_ic_tag|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2816        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_ic_tag_module:system_nios2_ic_tag                                                                                                                                                                                                                           ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2816        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_ic_tag_module:system_nios2_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                 ; work         ;
;                |altsyncram_p2h1:auto_generated|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2816        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_ic_tag_module:system_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_p2h1:auto_generated                                                                                                                                                                  ; work         ;
;          |system_nios2_mult_cell:the_system_nios2_mult_cell|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell                                                                                                                                                                                                                        ; system       ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_q1u2:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                           ; work         ;
;                         |lpm_mult:Mult0|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                            ; work         ;
;                            |mult_jp01:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                   ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_s1u2:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                           ; work         ;
;                         |lpm_mult:Mult0|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                            ; work         ;
;                            |mult_j011:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                   ; work         ;
;          |system_nios2_nios2_oci:the_system_nios2_nios2_oci|                                                                              ; 390 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (4)      ; 53 (4)            ; 219 (75)         ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci                                                                                                                                                                                                                        ; system       ;
;             |system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|                                           ; 140 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 46 (0)            ; 50 (0)           ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper                                                                                                                                      ; system       ;
;                |sld_virtual_jtag_basic:system_nios2_jtag_debug_module_phy|                                                                ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_nios2_jtag_debug_module_phy                                                                            ; work         ;
;                |system_nios2_jtag_debug_module_sysclk:the_system_nios2_jtag_debug_module_sysclk|                                          ; 54 (50)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 39 (36)           ; 10 (9)           ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_sysclk:the_system_nios2_jtag_debug_module_sysclk                                                      ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_sysclk:the_system_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_sysclk:the_system_nios2_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |system_nios2_jtag_debug_module_tck:the_system_nios2_jtag_debug_module_tck|                                                ; 89 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 7 (4)             ; 46 (46)          ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_tck:the_system_nios2_jtag_debug_module_tck                                                            ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_tck:the_system_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                  ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_tck:the_system_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;             |system_nios2_nios2_avalon_reg:the_system_nios2_nios2_avalon_reg|                                                             ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_avalon_reg:the_system_nios2_nios2_avalon_reg                                                                                                                                                        ; system       ;
;             |system_nios2_nios2_oci_break:the_system_nios2_nios2_oci_break|                                                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_oci_break:the_system_nios2_nios2_oci_break                                                                                                                                                          ; system       ;
;             |system_nios2_nios2_oci_debug:the_system_nios2_nios2_oci_debug|                                                               ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (1)             ; 7 (6)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_oci_debug:the_system_nios2_nios2_oci_debug                                                                                                                                                          ; system       ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_oci_debug:the_system_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                      ; work         ;
;             |system_nios2_nios2_ocimem:the_system_nios2_nios2_ocimem|                                                                     ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 1 (1)             ; 53 (53)          ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_ocimem:the_system_nios2_nios2_ocimem                                                                                                                                                                ; system       ;
;                |system_nios2_ociram_sp_ram_module:system_nios2_ociram_sp_ram|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_ocimem:the_system_nios2_nios2_ocimem|system_nios2_ociram_sp_ram_module:system_nios2_ociram_sp_ram                                                                                                   ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_ocimem:the_system_nios2_nios2_ocimem|system_nios2_ociram_sp_ram_module:system_nios2_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_se81:auto_generated|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_ocimem:the_system_nios2_nios2_ocimem|system_nios2_ociram_sp_ram_module:system_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_se81:auto_generated                                          ; work         ;
;          |system_nios2_register_bank_a_module:system_nios2_register_bank_a|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_register_bank_a_module:system_nios2_register_bank_a                                                                                                                                                                                                         ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_register_bank_a_module:system_nios2_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                |altsyncram_sog1:auto_generated|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_register_bank_a_module:system_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated                                                                                                                                                ; work         ;
;          |system_nios2_register_bank_b_module:system_nios2_register_bank_b|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_register_bank_b_module:system_nios2_register_bank_b                                                                                                                                                                                                         ; system       ;
;             |altsyncram:the_altsyncram|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_register_bank_b_module:system_nios2_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                |altsyncram_tog1:auto_generated|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CameraProject|system:u0|system_nios2:nios2|system_nios2_register_bank_b_module:system_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_tog1:auto_generated                                                                                                                                                ; work         ;
;       |system_sdram:sdram|                                                                                                                ; 353 (240)   ; 210 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (137)    ; 83 (3)            ; 127 (79)         ; |CameraProject|system:u0|system_sdram:sdram                                                                                                                                                                                                                                                                          ; system       ;
;          |system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|                                                            ; 136 (136)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 80 (80)           ; 50 (50)          ; |CameraProject|system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module                                                                                                                                                                                                      ; system       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; GPIO_0_IN0    ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_14     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_15     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_17     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_11     ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_10     ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_9      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_8      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_7      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_6      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_5      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; GPIO_0_22     ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_21     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; CLOCK_50      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; GPIO_0_19     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; GPIO_0_20     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_0_4      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_0_3      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_0_2      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_0_1      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_0_0      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                         ;
+------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------+-------------------+---------+
; GPIO_0_IN0                                                                               ;                   ;         ;
; GPIO_0_11                                                                                ;                   ;         ;
; GPIO_0_10                                                                                ;                   ;         ;
; GPIO_0_9                                                                                 ;                   ;         ;
; GPIO_0_8                                                                                 ;                   ;         ;
; GPIO_0_7                                                                                 ;                   ;         ;
; GPIO_0_6                                                                                 ;                   ;         ;
; GPIO_0_5                                                                                 ;                   ;         ;
; DRAM_DQ[0]                                                                               ;                   ;         ;
; DRAM_DQ[1]                                                                               ;                   ;         ;
; DRAM_DQ[2]                                                                               ;                   ;         ;
; DRAM_DQ[3]                                                                               ;                   ;         ;
; DRAM_DQ[4]                                                                               ;                   ;         ;
; DRAM_DQ[5]                                                                               ;                   ;         ;
; DRAM_DQ[6]                                                                               ;                   ;         ;
; DRAM_DQ[7]                                                                               ;                   ;         ;
; DRAM_DQ[8]                                                                               ;                   ;         ;
; DRAM_DQ[9]                                                                               ;                   ;         ;
; DRAM_DQ[10]                                                                              ;                   ;         ;
; DRAM_DQ[11]                                                                              ;                   ;         ;
; DRAM_DQ[12]                                                                              ;                   ;         ;
; DRAM_DQ[13]                                                                              ;                   ;         ;
; DRAM_DQ[14]                                                                              ;                   ;         ;
; DRAM_DQ[15]                                                                              ;                   ;         ;
; GPIO_0_22                                                                                ;                   ;         ;
; GPIO_0_21                                                                                ;                   ;         ;
;      - system:u0|i2c_interface:i2c_0|sda_in                                              ; 0                 ; 6       ;
; CLOCK_50                                                                                 ;                   ;         ;
; GPIO_0_19                                                                                ;                   ;         ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|pixel_count[9]~77  ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|consume_green_px~0 ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector9~0        ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector0~2        ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector10~0       ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector4~0        ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector7~1        ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector8~0        ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector5~0        ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector6~0        ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|store_px~0         ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[3]~8   ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|px_fifo_clr~0      ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|px_fifo_clr~1      ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|pixel_count[9]~78  ; 1                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[3]~26  ; 1                 ; 6       ;
; GPIO_0_20                                                                                ;                   ;         ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector12~1       ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector9~0        ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector0~0        ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector0~1        ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector0~2        ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector10~1       ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector4~1        ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector7~1        ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector8~0        ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector5~0        ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|Selector6~0        ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|px_fifo_clr~0      ; 0                 ; 6       ;
; GPIO_0_4                                                                                 ;                   ;         ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[0]     ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[5]~9   ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|px_data~0          ; 0                 ; 6       ;
; GPIO_0_3                                                                                 ;                   ;         ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[1]     ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[6]~11  ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|px_data~1          ; 0                 ; 6       ;
; GPIO_0_2                                                                                 ;                   ;         ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[2]     ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[7]~13  ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|px_data~2          ; 0                 ; 6       ;
; GPIO_0_1                                                                                 ;                   ;         ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[3]     ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[8]~15  ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|px_data~3          ; 0                 ; 6       ;
; GPIO_0_0                                                                                 ;                   ;         ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[4]     ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[9]~17  ; 0                 ; 6       ;
;      - system:u0|CameraController:camera_controller_0|cctrl_core:core|px_data~4          ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                 ; Location              ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                             ; PIN_R8                ; 180     ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                             ; PIN_R8                ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y17_N0        ; 202     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                         ; JTAG_X1_Y17_N0        ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                                                                ; FF_X20_Y9_N13         ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                               ; FF_X19_Y11_N17        ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                               ; FF_X52_Y17_N31        ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                  ; FF_X34_Y29_N1         ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                  ; FF_X34_Y30_N19        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                  ; FF_X34_Y30_N9         ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                  ; FF_X35_Y29_N19        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                  ; FF_X35_Y29_N9         ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                  ; FF_X31_Y32_N19        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                  ; FF_X32_Y32_N1         ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                  ; FF_X31_Y32_N1         ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                  ; LCCOMB_X52_Y17_N20    ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|\SQHZ7915:13:AMGP4450_1                                                                                                                                                     ; LCCOMB_X34_Y29_N0     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                                                                              ; LCCOMB_X17_Y13_N4     ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~1                                                                                                                                                                                                           ; LCCOMB_X17_Y13_N20    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                    ; LCCOMB_X17_Y13_N6     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                   ; LCCOMB_X20_Y11_N8     ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                               ; LCCOMB_X20_Y9_N12     ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                               ; LCCOMB_X19_Y11_N12    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X19_Y9_N31         ; 62      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X19_Y12_N12    ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X19_Y12_N6     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2            ; LCCOMB_X19_Y12_N28    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~7                            ; LCCOMB_X21_Y12_N16    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~10                           ; LCCOMB_X21_Y12_N26    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~6                              ; LCCOMB_X24_Y13_N18    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~11              ; LCCOMB_X15_Y11_N26    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~18              ; LCCOMB_X18_Y11_N8     ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~10                                ; LCCOMB_X21_Y11_N8     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                     ; LCCOMB_X24_Y12_N22    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~9                     ; LCCOMB_X24_Y12_N26    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~18      ; LCCOMB_X15_Y11_N10    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~19 ; LCCOMB_X14_Y11_N20    ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~24 ; LCCOMB_X15_Y11_N28    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X19_Y9_N25         ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X19_Y9_N19         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X21_Y11_N15        ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X21_Y11_N17        ; 69      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]         ; FF_X21_Y11_N5         ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0          ; LCCOMB_X19_Y13_N8     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X19_Y9_N22     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X18_Y9_N1          ; 39      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X19_Y12_N2     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|PxCountValid                                                                                                                                                                                                          ; FF_X35_Y19_N27        ; 26      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|valid_rdreq~1                                                                                                                                      ; LCCOMB_X35_Y22_N16    ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|valid_wrreq~0                                                                                                                                      ; LCCOMB_X36_Y25_N10    ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo|cntr_bbb:rd_ptr_msb|_~0                                                                                                 ; LCCOMB_X23_Y29_N2     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo|cntr_cbb:wr_ptr|_~0                                                                                                     ; LCCOMB_X21_Y27_N0     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo|cntr_ob7:usedw_counter|_~4                                                                                              ; LCCOMB_X24_Y27_N22    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo|pulse_ram_output~4                                                                                                      ; LCCOMB_X24_Y27_N4     ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo|rd_ptr_lsb~1                                                                                                            ; LCCOMB_X24_Y27_N10    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo|valid_wreq                                                                                                              ; LCCOMB_X24_Y27_N18    ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|consume_green_px~0                                                                                                                                                                                                    ; LCCOMB_X25_Y30_N4     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_buffer[3]~26                                                                                                                                                                                                     ; LCCOMB_X25_Y30_N20    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_clr                                                                                                                                                                                                              ; FF_X27_Y1_N17         ; 130     ; Async. clear               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|pixel_count[9]~77                                                                                                                                                                                                     ; LCCOMB_X25_Y30_N2     ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|pixel_count[9]~78                                                                                                                                                                                                     ; LCCOMB_X25_Y30_N26    ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|px_fifo_clr                                                                                                                                                                                                           ; FF_X24_Y30_N19        ; 58      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_master:master|inc_addr~2                                                                                                                                                                                                        ; LCCOMB_X32_Y20_N16    ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_master:master|pixel_count[16]~75                                                                                                                                                                                                ; LCCOMB_X34_Y20_N0     ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_master:master|s.Idle                                                                                                                                                                                                            ; FF_X32_Y20_N27        ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_slave:slave|ReadData[27]~27                                                                                                                                                                                                     ; LCCOMB_X26_Y18_N14    ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_slave:slave|rBuffLen[7]~2                                                                                                                                                                                                       ; LCCOMB_X30_Y19_N0     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_slave:slave|rBuffStart[31]~0                                                                                                                                                                                                    ; LCCOMB_X30_Y19_N8     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_slave:slave|rCtl[4]~6                                                                                                                                                                                                           ; LCCOMB_X30_Y19_N18    ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|sReset_n                                                                                                                                                                                                                              ; LCCOMB_X26_Y33_N8     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|CameraController:camera_controller_0|sReset_n                                                                                                                                                                                                                              ; LCCOMB_X26_Y33_N8     ; 145     ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; system:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                         ; FF_X35_Y17_N3         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                          ; FF_X35_Y17_N1         ; 1465    ; Async. clear, Async. load  ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                          ; FF_X35_Y17_N1         ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_addr[1]                                                                                                                                                                                                    ; FF_X16_Y21_N3         ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_config_col_size[0]~0                                                                                                                                                                                       ; LCCOMB_X12_Y21_N16    ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_config_frame_frame_blank_cycles[1]~1                                                                                                                                                                       ; LCCOMB_X16_Y21_N16    ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_config_frame_line_blank_cycles[0]~0                                                                                                                                                                        ; LCCOMB_X16_Y21_N10    ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_config_line_frame_blank_cycles[0]~1                                                                                                                                                                        ; LCCOMB_X12_Y21_N18    ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_config_line_line_blank_cycles[1]~1                                                                                                                                                                         ; LCCOMB_X16_Y21_N30    ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_config_row_size[0]~0                                                                                                                                                                                       ; LCCOMB_X16_Y21_N26    ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|i2c_interface:i2c_0|i2c_clkgen:clkgen|LessThan0~14                                                                                                                                                                                                                         ; LCCOMB_X15_Y13_N28    ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:u0|i2c_interface:i2c_0|i2c_core:core|i2c_sync~2                                                                                                                                                                                                                               ; LCCOMB_X11_Y14_N20    ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|i2c_interface:i2c_0|i2c_core:core|i_ctr[0]~0                                                                                                                                                                                                                               ; LCCOMB_X12_Y15_N6     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|i2c_interface:i2c_0|i2c_core:core|p_state.s_Idle                                                                                                                                                                                                                           ; FF_X12_Y14_N15        ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:u0|i2c_interface:i2c_0|i2c_core:core|p_state~72                                                                                                                                                                                                                               ; LCCOMB_X12_Y14_N0     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|i2c_interface:i2c_0|i_ack_reg~4                                                                                                                                                                                                                                            ; LCCOMB_X15_Y14_N30    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|i2c_interface:i2c_0|i_clkdiv_reg[7]~3                                                                                                                                                                                                                                      ; LCCOMB_X15_Y13_N6     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|i2c_interface:i2c_0|i_data_in[7]~1                                                                                                                                                                                                                                         ; LCCOMB_X15_Y14_N22    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|i2c_interface:i2c_0|i_stop_reg~0                                                                                                                                                                                                                                           ; LCCOMB_X15_Y14_N2     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0]                                                                                                                                                            ; PLL_4                 ; 3025    ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                    ; LCCOMB_X25_Y22_N18    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                              ; LCCOMB_X24_Y25_N18    ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                 ; LCCOMB_X24_Y25_N2     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled~2                                                                                                                                                                            ; LCCOMB_X24_Y25_N8     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                       ; LCCOMB_X24_Y19_N28    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                         ; FF_X24_Y22_N13        ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                        ; LCCOMB_X24_Y19_N14    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                         ; LCCOMB_X25_Y22_N28    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                          ; FF_X24_Y21_N7         ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                ; LCCOMB_X24_Y21_N0     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                ; LCCOMB_X21_Y22_N24    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                        ; LCCOMB_X23_Y21_N28    ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                    ; LCCOMB_X16_Y20_N20    ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                      ; LCCOMB_X17_Y19_N12    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                               ; LCCOMB_X17_Y14_N20    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_avalon_slave_agent_rsp_fifo|mem[0][47]                                                                                                                                                              ; FF_X17_Y14_N21        ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                  ; LCCOMB_X24_Y18_N22    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_jtag_debug_module_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                      ; LCCOMB_X25_Y19_N20    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                            ; LCCOMB_X15_Y17_N4     ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                         ; LCCOMB_X7_Y13_N30     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                         ; LCCOMB_X7_Y13_N2      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                         ; LCCOMB_X7_Y13_N14     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                         ; LCCOMB_X7_Y13_N0      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                         ; LCCOMB_X7_Y13_N16     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                         ; LCCOMB_X7_Y13_N26     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                         ; LCCOMB_X7_Y13_N22     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                         ; LCCOMB_X7_Y13_N28     ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                           ; LCCOMB_X7_Y13_N4      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                         ; LCCOMB_X44_Y17_N14    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                         ; LCCOMB_X44_Y17_N0     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                         ; LCCOMB_X44_Y17_N30    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                         ; LCCOMB_X44_Y17_N8     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                         ; LCCOMB_X44_Y17_N2     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                         ; LCCOMB_X44_Y17_N20    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                         ; LCCOMB_X44_Y17_N22    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~4                                                                                                                                                                     ; LCCOMB_X43_Y17_N8     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cmos_sensor_output_generator_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                        ; LCCOMB_X21_Y16_N14    ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cmos_sensor_output_generator_0_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                         ; LCCOMB_X20_Y16_N8     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                           ; LCCOMB_X31_Y18_N20    ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd~1                                                                          ; LCCOMB_X26_Y10_N8     ; 62      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_controller_0_avalon_master_translator|address_register[31]~75                                                                                                                            ; LCCOMB_X27_Y20_N14    ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_controller_0_avalon_master_translator|address_register[31]~76                                                                                                                            ; LCCOMB_X27_Y20_N28    ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|comb~0                                                                                                                                                                       ; LCCOMB_X17_Y14_N2     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|m0_read~0                                                                                                                                                                    ; LCCOMB_X17_Y14_N16    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_avalon_slave_agent|rp_valid                                                                                                                                                                     ; LCCOMB_X17_Y14_N6     ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                 ; LCCOMB_X36_Y18_N0     ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|av_readdata_pre[14]~30                                                                                                                    ; LCCOMB_X17_Y21_N2     ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|pending_response_count[3]~8                                                                                                                                      ; LCCOMB_X25_Y17_N10    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_instruction_master_limiter|save_dest_id~0                                                                                                                                                   ; LCCOMB_X26_Y17_N14    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:camera_controller_0_avalon_master_to_cmos_sensor_output_generator_0_avalon_slave_cmd_width_adapter|always9~0                                                                                        ; LCCOMB_X24_Y20_N24    ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:camera_controller_0_avalon_master_to_cmos_sensor_output_generator_0_avalon_slave_cmd_width_adapter|count[1]~1                                                                                       ; LCCOMB_X26_Y20_N2     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_data_master_to_i2c_0_avalon_slave_cmd_width_adapter|count[1]~0                                                                                                                                ; LCCOMB_X18_Y14_N6     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_data_master_to_i2c_0_avalon_slave_cmd_width_adapter|data_reg[2]~0                                                                                                                             ; LCCOMB_X18_Y14_N22    ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_data_master_to_i2c_0_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                   ; FF_X18_Y14_N3         ; 58      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2]~0                                                                                                                                   ; LCCOMB_X28_Y18_N28    ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_instruction_master_to_sdram_s1_cmd_width_adapter|address_reg[1]~0                                                                                                                             ; LCCOMB_X28_Y18_N22    ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_instruction_master_to_sdram_s1_cmd_width_adapter|use_reg                                                                                                                                      ; FF_X25_Y17_N3         ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                 ; LCCOMB_X27_Y19_N24    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~1                                                                                                                                                                     ; LCCOMB_X24_Y18_N6     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                 ; LCCOMB_X27_Y18_N14    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~1                                                                                                                                                                     ; LCCOMB_X26_Y19_N8     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                     ; LCCOMB_X28_Y17_N0     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                         ; LCCOMB_X20_Y21_N20    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                             ; LCCOMB_X27_Y17_N12    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                 ; LCCOMB_X31_Y18_N4     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|src1_valid~0                                                                                                                                                               ; LCCOMB_X36_Y18_N26    ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|src2_valid~1                                                                                                                                                               ; LCCOMB_X36_Y18_N22    ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|Add12~5                                                                                                                                                                                                                                                 ; LCCOMB_X38_Y14_N16    ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|D_ic_fill_starting~1                                                                                                                                                                                                                                    ; LCCOMB_X25_Y16_N28    ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|D_src1_hazard_M                                                                                                                                                                                                                                         ; LCCOMB_X31_Y10_N4     ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|D_src2_hazard_M                                                                                                                                                                                                                                         ; LCCOMB_X30_Y10_N0     ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|E_iw[4]                                                                                                                                                                                                                                                 ; FF_X31_Y12_N25        ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|Equal183~0                                                                                                                                                                                                                                              ; LCCOMB_X31_Y9_N14     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|Equal2~0                                                                                                                                                                                                                                                ; LCCOMB_X23_Y15_N8     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|M_alu_result[2]                                                                                                                                                                                                                                         ; FF_X31_Y17_N25        ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|M_ld_align_sh8                                                                                                                                                                                                                                          ; LCCOMB_X32_Y16_N14    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|M_mul_stall                                                                                                                                                                                                                                             ; FF_X32_Y17_N5         ; 71      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|M_mul_stall_d3                                                                                                                                                                                                                                          ; FF_X41_Y10_N5         ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|M_rot_pass0                                                                                                                                                                                                                                             ; FF_X38_Y14_N27        ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|M_rot_pass1                                                                                                                                                                                                                                             ; FF_X38_Y14_N9         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|M_rot_pass2                                                                                                                                                                                                                                             ; FF_X38_Y14_N3         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|M_rot_pass3                                                                                                                                                                                                                                             ; FF_X38_Y14_N7         ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|M_status_reg_pie~0                                                                                                                                                                                                                                      ; LCCOMB_X30_Y16_N16    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|M_wr_dst_reg                                                                                                                                                                                                                                            ; FF_X31_Y11_N7         ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|W_stall                                                                                                                                                                                                                                                 ; LCCOMB_X32_Y16_N30    ; 546     ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                       ; LCCOMB_X27_Y25_N16    ; 879     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; system:u0|system_nios2:nios2|i_readdatavalid_d1                                                                                                                                                                                                                                      ; FF_X21_Y18_N17        ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|ic_fill_ap_offset[0]~2                                                                                                                                                                                                                                  ; LCCOMB_X25_Y16_N14    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                  ; LCCOMB_X24_Y14_N14    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|ic_fill_valid_bits_en                                                                                                                                                                                                                                   ; LCCOMB_X23_Y14_N26    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|ic_tag_clr_valid_bits_nxt~2                                                                                                                                                                                                                             ; LCCOMB_X23_Y14_N24    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|ic_tag_wraddress[6]~6                                                                                                                                                                                                                                   ; LCCOMB_X31_Y11_N12    ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|ic_tag_wren                                                                                                                                                                                                                                             ; LCCOMB_X23_Y14_N4     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_ic_data_module:system_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~2                                                                                                                                ; LCCOMB_X32_Y16_N0     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|address[8]                                                                                                                                                                                            ; FF_X29_Y22_N29        ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_nios2_jtag_debug_module_phy|virtual_state_sdr~0                                       ; LCCOMB_X24_Y26_N26    ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|sld_virtual_jtag_basic:system_nios2_jtag_debug_module_phy|virtual_state_uir~0                                       ; LCCOMB_X27_Y23_N8     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_sysclk:the_system_nios2_jtag_debug_module_sysclk|jxuir                               ; FF_X27_Y23_N29        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_sysclk:the_system_nios2_jtag_debug_module_sysclk|take_action_ocimem_a                ; LCCOMB_X27_Y25_N22    ; 5       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_sysclk:the_system_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~0              ; LCCOMB_X28_Y23_N2     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_sysclk:the_system_nios2_jtag_debug_module_sysclk|take_action_ocimem_a~1              ; LCCOMB_X27_Y23_N10    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_sysclk:the_system_nios2_jtag_debug_module_sysclk|take_action_ocimem_b                ; LCCOMB_X28_Y23_N30    ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_sysclk:the_system_nios2_jtag_debug_module_sysclk|take_no_action_break_a~0            ; LCCOMB_X27_Y23_N0     ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_sysclk:the_system_nios2_jtag_debug_module_sysclk|update_jdo_strobe                   ; FF_X29_Y29_N19        ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_tck:the_system_nios2_jtag_debug_module_tck|sr[24]~21                                 ; LCCOMB_X25_Y26_N0     ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_tck:the_system_nios2_jtag_debug_module_tck|sr[37]~31                                 ; LCCOMB_X24_Y26_N2     ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_jtag_debug_module_wrapper:the_system_nios2_jtag_debug_module_wrapper|system_nios2_jtag_debug_module_tck:the_system_nios2_jtag_debug_module_tck|sr[8]~13                                  ; LCCOMB_X24_Y26_N4     ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_avalon_reg:the_system_nios2_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                       ; LCCOMB_X26_Y24_N30    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_oci_debug:the_system_nios2_nios2_oci_debug|resetrequest                                                                                                                            ; FF_X29_Y25_N7         ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_ocimem:the_system_nios2_nios2_ocimem|MonDReg[0]~12                                                                                                                                 ; LCCOMB_X27_Y25_N8     ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_ocimem:the_system_nios2_nios2_ocimem|ociram_wr_en~1                                                                                                                                ; LCCOMB_X32_Y24_N20    ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|Selector27~6                                                                                                                                                                                                                                            ; LCCOMB_X12_Y10_N16    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|Selector34~4                                                                                                                                                                                                                                            ; LCCOMB_X11_Y10_N28    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                              ; LCCOMB_X15_Y6_N18     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|active_rnw~3                                                                                                                                                                                                                                            ; LCCOMB_X12_Y10_N4     ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|m_addr[0]~2                                                                                                                                                                                                                                             ; LCCOMB_X11_Y10_N16    ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                       ; FF_X11_Y10_N5         ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                       ; FF_X12_Y10_N19        ; 45      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                       ; FF_X9_Y10_N17         ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe                                                                                                                                                                                                                                                      ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                         ; DDIOOECELL_X0_Y23_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                        ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                        ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                        ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                        ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                        ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                        ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                         ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                         ; DDIOOECELL_X0_Y7_N12  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                         ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                         ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                         ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                         ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                         ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_0[42]~0                                                                                                                                                                       ; LCCOMB_X14_Y9_N4      ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entry_1[42]~0                                                                                                                                                                       ; LCCOMB_X14_Y9_N10     ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                      ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                  ; PIN_R8             ; 180     ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                              ; JTAG_X1_Y17_N0     ; 202     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7                                       ; FF_X31_Y32_N1      ; 20      ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|ZNXJ5711_0                                       ; LCCOMB_X52_Y17_N20 ; 17      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_clr                                                                                   ; FF_X27_Y1_N17      ; 130     ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; system:u0|CameraController:camera_controller_0|sReset_n                                                                                                   ; LCCOMB_X26_Y33_N8  ; 145     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                               ; FF_X35_Y17_N1      ; 1465    ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0]                                 ; PLL_4              ; 3025    ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[1]                                 ; PLL_4              ; 1       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; system:u0|system_nios2:nios2|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                            ; LCCOMB_X27_Y25_N16 ; 879     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_oci_debug:the_system_nios2_nios2_oci_debug|resetrequest ; FF_X29_Y25_N7      ; 3       ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------+
; Non-Global High Fan-Out Signals                ;
+--------------------------------------+---------+
; Name                                 ; Fan-Out ;
+--------------------------------------+---------+
; system:u0|system_nios2:nios2|W_stall ; 546     ;
+--------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                      ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
; system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_fifo:fifo|dcfifo:dcfifo_component|dcfifo_65n1:auto_generated|altsyncram_5f11:fifo_ram|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None                                     ; M9K_X33_Y25_N0, M9K_X33_Y23_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; system:u0|CameraController:camera_controller_0|cctrl_core:core|cctrl_px_fifo:px_fifo|scfifo:scfifo_component|scfifo_sf31:auto_generated|a_dpfifo_f731:dpfifo|altsyncram_b5e1:FIFOram|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 6            ; 4096         ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 24576 ; 4096                        ; 5                           ; 4096                        ; 5                           ; 20480               ; 3    ; None                                     ; M9K_X22_Y28_N0, M9K_X22_Y27_N0, M9K_X22_Y29_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                     ; M9K_X22_Y21_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                     ; M9K_X22_Y22_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; system:u0|system_nios2:nios2|system_nios2_ic_data_module:system_nios2_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None                                     ; M9K_X22_Y16_N0, M9K_X22_Y18_N0, M9K_X22_Y15_N0, M9K_X22_Y17_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; system:u0|system_nios2:nios2|system_nios2_ic_tag_module:system_nios2_ic_tag|altsyncram:the_altsyncram|altsyncram_p2h1:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 22           ; 128          ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 2816  ; 128                         ; 22                          ; 128                         ; 22                          ; 2816                ; 1    ; system_nios2_ic_tag_ram.mif              ; M9K_X22_Y14_N0                                                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_ocimem:the_system_nios2_nios2_ocimem|system_nios2_ociram_sp_ram_module:system_nios2_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_se81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; system_nios2_ociram_default_contents.mif ; M9K_X33_Y24_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; system:u0|system_nios2:nios2|system_nios2_register_bank_a_module:system_nios2_register_bank_a|altsyncram:the_altsyncram|altsyncram_sog1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; system_nios2_rf_ram_a.mif                ; M9K_X33_Y8_N0                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
; system:u0|system_nios2:nios2|system_nios2_register_bank_b_module:system_nios2_register_bank_b|altsyncram:the_altsyncram|altsyncram_tog1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; system_nios2_rf_ram_b.mif                ; M9K_X33_Y9_N0                                                  ; Old data             ; New data with NBE Read ; New data with NBE Read ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 1           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                           ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y8_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated|mac_mult1               ;                            ; DSPMULT_X42_Y8_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y9_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    system:u0|system_nios2:nios2|system_nios2_mult_cell:the_system_nios2_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated|mac_mult1               ;                            ; DSPMULT_X42_Y9_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 7,694 / 71,559 ( 11 % ) ;
; C16 interconnects     ; 82 / 2,597 ( 3 % )      ;
; C4 interconnects      ; 4,377 / 46,848 ( 9 % )  ;
; Direct links          ; 964 / 71,559 ( 1 % )    ;
; Global clocks         ; 11 / 20 ( 55 % )        ;
; Local interconnects   ; 2,526 / 24,624 ( 10 % ) ;
; R24 interconnects     ; 154 / 2,496 ( 6 % )     ;
; R4 interconnects      ; 5,532 / 62,424 ( 9 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.85) ; Number of LABs  (Total = 442) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 46                            ;
; 2                                           ; 17                            ;
; 3                                           ; 15                            ;
; 4                                           ; 11                            ;
; 5                                           ; 6                             ;
; 6                                           ; 2                             ;
; 7                                           ; 3                             ;
; 8                                           ; 7                             ;
; 9                                           ; 11                            ;
; 10                                          ; 7                             ;
; 11                                          ; 8                             ;
; 12                                          ; 17                            ;
; 13                                          ; 20                            ;
; 14                                          ; 29                            ;
; 15                                          ; 66                            ;
; 16                                          ; 177                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.49) ; Number of LABs  (Total = 442) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 301                           ;
; 1 Clock                            ; 390                           ;
; 1 Clock enable                     ; 184                           ;
; 1 Sync. clear                      ; 16                            ;
; 1 Sync. load                       ; 73                            ;
; 2 Async. clears                    ; 31                            ;
; 2 Clock enables                    ; 89                            ;
; 2 Clocks                           ; 17                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.77) ; Number of LABs  (Total = 442) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 23                            ;
; 2                                            ; 24                            ;
; 3                                            ; 9                             ;
; 4                                            ; 11                            ;
; 5                                            ; 4                             ;
; 6                                            ; 9                             ;
; 7                                            ; 6                             ;
; 8                                            ; 9                             ;
; 9                                            ; 3                             ;
; 10                                           ; 2                             ;
; 11                                           ; 4                             ;
; 12                                           ; 5                             ;
; 13                                           ; 6                             ;
; 14                                           ; 4                             ;
; 15                                           ; 11                            ;
; 16                                           ; 16                            ;
; 17                                           ; 11                            ;
; 18                                           ; 12                            ;
; 19                                           ; 14                            ;
; 20                                           ; 16                            ;
; 21                                           ; 12                            ;
; 22                                           ; 26                            ;
; 23                                           ; 22                            ;
; 24                                           ; 28                            ;
; 25                                           ; 27                            ;
; 26                                           ; 26                            ;
; 27                                           ; 22                            ;
; 28                                           ; 26                            ;
; 29                                           ; 13                            ;
; 30                                           ; 13                            ;
; 31                                           ; 3                             ;
; 32                                           ; 23                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.02) ; Number of LABs  (Total = 442) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 56                            ;
; 2                                               ; 22                            ;
; 3                                               ; 25                            ;
; 4                                               ; 17                            ;
; 5                                               ; 15                            ;
; 6                                               ; 22                            ;
; 7                                               ; 30                            ;
; 8                                               ; 54                            ;
; 9                                               ; 36                            ;
; 10                                              ; 26                            ;
; 11                                              ; 31                            ;
; 12                                              ; 25                            ;
; 13                                              ; 21                            ;
; 14                                              ; 14                            ;
; 15                                              ; 12                            ;
; 16                                              ; 24                            ;
; 17                                              ; 5                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 0                             ;
; 25                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.94) ; Number of LABs  (Total = 442) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 13                            ;
; 3                                            ; 17                            ;
; 4                                            ; 20                            ;
; 5                                            ; 17                            ;
; 6                                            ; 9                             ;
; 7                                            ; 17                            ;
; 8                                            ; 19                            ;
; 9                                            ; 12                            ;
; 10                                           ; 11                            ;
; 11                                           ; 17                            ;
; 12                                           ; 16                            ;
; 13                                           ; 20                            ;
; 14                                           ; 15                            ;
; 15                                           ; 17                            ;
; 16                                           ; 7                             ;
; 17                                           ; 12                            ;
; 18                                           ; 18                            ;
; 19                                           ; 17                            ;
; 20                                           ; 19                            ;
; 21                                           ; 18                            ;
; 22                                           ; 14                            ;
; 23                                           ; 10                            ;
; 24                                           ; 13                            ;
; 25                                           ; 10                            ;
; 26                                           ; 8                             ;
; 27                                           ; 11                            ;
; 28                                           ; 10                            ;
; 29                                           ; 9                             ;
; 30                                           ; 13                            ;
; 31                                           ; 7                             ;
; 32                                           ; 3                             ;
; 33                                           ; 6                             ;
; 34                                           ; 6                             ;
; 35                                           ; 2                             ;
; 36                                           ; 1                             ;
; 37                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 37           ; 59           ; 59           ; 0            ; 0            ; 64        ; 59           ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 34           ; 0            ; 0            ; 34           ; 0            ; 0            ; 0            ; 0            ; 64        ; 64        ; 64        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 27           ; 5            ; 5            ; 64           ; 64           ; 0         ; 5            ; 64           ; 64           ; 64           ; 64           ; 63           ; 64           ; 64           ; 64           ; 64           ; 64           ; 30           ; 64           ; 64           ; 30           ; 64           ; 64           ; 64           ; 64           ; 0         ; 0         ; 0         ; 64           ; 64           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_IN0          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_14           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_15           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_17           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_11           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_10           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_9            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_8            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_7            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_6            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_5            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_22           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_21           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_19           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_20           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_4            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_3            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_2            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_1            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_0            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE22F17C6 for design "CameraProject"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 60 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_65n1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '/data/workspace/ES/lab03/quartus/db/ip/system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/data/workspace/ES/lab03/quartus/db/ip/system/submodules/system_nios2.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system:u0|system_sdram:sdram|m_addr[0] is being clocked by CLOCK_50
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|clocks|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|clocks|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node GPIO_0_14~output
Info (176353): Automatically promoted node system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[1] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|TPOO7242_7~0
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1|ZNXJ5711_0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system:u0|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:u0|CameraController:camera_controller_0|sReset_n
        Info (176357): Destination node system:u0|altera_reset_controller:rst_controller|WideOr0~0
        Info (176357): Destination node system:u0|system_sdram:sdram|active_rnw~3
        Info (176357): Destination node system:u0|system_sdram:sdram|active_cs_n~0
        Info (176357): Destination node system:u0|system_nios2:nios2|hq3myc14108phmpo7y7qmhbp98hy0vq~0
        Info (176357): Destination node system:u0|system_sdram:sdram|i_refs[0]
        Info (176357): Destination node system:u0|system_sdram:sdram|i_refs[2]
        Info (176357): Destination node system:u0|system_sdram:sdram|i_refs[1]
Info (176353): Automatically promoted node system:u0|system_nios2:nios2|hq3myc14108phmpo7y7qmhbp98hy0vq~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_oci_debug:the_system_nios2_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
Info (176353): Automatically promoted node system:u0|CameraController:camera_controller_0|sReset_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:u0|CameraController:camera_controller_0|cctrl_core:core|count_sent
        Info (176357): Destination node GPIO_0_15~output
Info (176353): Automatically promoted node system:u0|CameraController:camera_controller_0|cctrl_core:core|fifo_clr 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node system:u0|system_nios2:nios2|system_nios2_nios2_oci:the_system_nios2_nios2_oci|system_nios2_nios2_oci_debug:the_system_nios2_nios2_oci_debug|resetrequest 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
    Extra Info (176218): Packed 16 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 50 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  6 pins available
Warning (15064): PLL "system:u0|system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1" output port clk[1] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SADDR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_ASDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DATA0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EPCS_NCSO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_IN_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_22" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_23" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_26" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_28" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_29" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_30" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_31" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_33" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_IN_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_2_IN_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_3" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:10
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.31 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:07
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 33 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin GPIO_0_11 uses I/O standard 3.3-V LVTTL at A6
    Info (169178): Pin GPIO_0_10 uses I/O standard 3.3-V LVTTL at B6
    Info (169178): Pin GPIO_0_9 uses I/O standard 3.3-V LVTTL at D5
    Info (169178): Pin GPIO_0_8 uses I/O standard 3.3-V LVTTL at A5
    Info (169178): Pin GPIO_0_7 uses I/O standard 3.3-V LVTTL at B5
    Info (169178): Pin GPIO_0_6 uses I/O standard 3.3-V LVTTL at A4
    Info (169178): Pin GPIO_0_5 uses I/O standard 3.3-V LVTTL at B4
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at G2
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at G1
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at L8
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at K5
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at K2
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at J2
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at J1
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at R7
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at T4
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at T2
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at T3
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at R3
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at R5
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at P3
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at N3
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at K1
    Info (169178): Pin GPIO_0_22 uses I/O standard 3.3-V LVTTL at F9
    Info (169178): Pin GPIO_0_21 uses I/O standard 3.3-V LVTTL at F8
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8
    Info (169178): Pin GPIO_0_19 uses I/O standard 3.3-V LVTTL at D8
    Info (169178): Pin GPIO_0_20 uses I/O standard 3.3-V LVTTL at E8
    Info (169178): Pin GPIO_0_4 uses I/O standard 3.3-V LVTTL at B3
    Info (169178): Pin GPIO_0_3 uses I/O standard 3.3-V LVTTL at A3
    Info (169178): Pin GPIO_0_2 uses I/O standard 3.3-V LVTTL at A2
    Info (169178): Pin GPIO_0_1 uses I/O standard 3.3-V LVTTL at C3
    Info (169178): Pin GPIO_0_0 uses I/O standard 3.3-V LVTTL at D3
Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0_22 has a permanently enabled output enable
Info (144001): Generated suppressed messages file /data/workspace/ES/lab03/quartus/output_files/CameraProject.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 249 warnings
    Info: Peak virtual memory: 1224 megabytes
    Info: Processing ended: Wed Dec 23 14:57:17 2015
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:40


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /data/workspace/ES/lab03/quartus/output_files/CameraProject.fit.smsg.


