Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Apr 06 13:31:40 2018
| Host         : DESKTOP-URB8A7L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           15 |
| Yes          | No                    | No                     |              13 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------+----------------------------+------------------+----------------+
|     Clock Signal    |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------+----------------------------+----------------------------+------------------+----------------+
|  CLK_IBUF_BUFG      |                            |                            |                1 |              1 |
|  clk_50M_BUFG       | rx1/tickgen/baud_clk       |                            |                1 |              1 |
|  u2/J_DA2_Pin4_OBUF |                            |                            |                1 |              2 |
|  u2/J_DA2_Pin4_OBUF | u2/shiftCounter[3]_i_2_n_0 | u2/shiftCounter[3]_i_1_n_0 |                2 |              4 |
|  clk_50M_BUFG       | rx1/__0_n_0                |                            |                1 |              4 |
|  rx1/E[0]           |                            |                            |                3 |              8 |
|  clk_50M_BUFG       | rx1/tickgen/E[0]           |                            |                1 |              8 |
|  CLK_IBUF_BUFG      |                            | clkgen1/J_MIC3_Pin1_OBUF   |                3 |             12 |
|  CLK_IBUF_BUFG      |                            | clkgen1/clear              |                6 |             21 |
|  CLK_IBUF_BUFG      |                            | clk_50M_BUFG               |                6 |             21 |
|  clk_50M_BUFG       |                            |                            |                8 |             24 |
+---------------------+----------------------------+----------------------------+------------------+----------------+


