<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Sat Feb 24 15:57:21 2024
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">25.00 ns, 21.192 ns, 3.12 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">25, 25, 0.625 us, 0.625 us, 12, 12, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71">dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s, 10, 10, 0.250 us, 0.250 us, 11, 11, function</column>
<column name="grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77">dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0, 11, 11, 0.275 us, 0.275 us, 12, 12, function</column>
<column name="call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140">relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
<column name="grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203">softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s, 2, 2, 50.000 ns, 50.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 6, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">3, 17, 2818, 6909, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 110, -</column>
<column name="Register">-, -, 1074, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 7, 3, 13, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_71">dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s, 0, 8, 1388, 2703, 0</column>
<column name="grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77">dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0, 0, 6, 1376, 2194, 0</column>
<column name="call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_140">relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s, 0, 0, 0, 1652, 0</column>
<column name="grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203">softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s, 3, 3, 54, 360, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">56, 13, 1, 13</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="dense_input_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="dense_input_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="dense_input_V_blk_n">9, 2, 1, 2</column>
<column name="dense_input_V_in_sig">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="dense_input_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="dense_input_V_preg">64, 0, 64, 0</column>
<column name="grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_fu_77_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_203_ap_start_reg">1, 0, 1, 0</column>
<column name="layer3_out_0_V_reg_772">16, 0, 16, 0</column>
<column name="layer3_out_102_V_reg_1042">16, 0, 16, 0</column>
<column name="layer3_out_103_V_reg_1047">16, 0, 16, 0</column>
<column name="layer3_out_105_V_reg_1052">16, 0, 16, 0</column>
<column name="layer3_out_107_V_reg_1057">16, 0, 16, 0</column>
<column name="layer3_out_10_V_reg_807">16, 0, 16, 0</column>
<column name="layer3_out_125_V_reg_1062">16, 0, 16, 0</column>
<column name="layer3_out_14_V_reg_812">16, 0, 16, 0</column>
<column name="layer3_out_15_V_reg_817">16, 0, 16, 0</column>
<column name="layer3_out_17_V_reg_822">16, 0, 16, 0</column>
<column name="layer3_out_18_V_reg_827">16, 0, 16, 0</column>
<column name="layer3_out_19_V_reg_832">16, 0, 16, 0</column>
<column name="layer3_out_21_V_reg_837">16, 0, 16, 0</column>
<column name="layer3_out_23_V_reg_842">16, 0, 16, 0</column>
<column name="layer3_out_24_V_reg_847">16, 0, 16, 0</column>
<column name="layer3_out_26_V_reg_852">16, 0, 16, 0</column>
<column name="layer3_out_27_V_reg_857">16, 0, 16, 0</column>
<column name="layer3_out_29_V_reg_862">16, 0, 16, 0</column>
<column name="layer3_out_2_V_reg_777">16, 0, 16, 0</column>
<column name="layer3_out_30_V_reg_867">16, 0, 16, 0</column>
<column name="layer3_out_32_V_reg_872">16, 0, 16, 0</column>
<column name="layer3_out_34_V_reg_877">16, 0, 16, 0</column>
<column name="layer3_out_35_V_reg_882">16, 0, 16, 0</column>
<column name="layer3_out_3_V_reg_782">16, 0, 16, 0</column>
<column name="layer3_out_40_V_reg_887">16, 0, 16, 0</column>
<column name="layer3_out_42_V_reg_892">16, 0, 16, 0</column>
<column name="layer3_out_43_V_reg_897">16, 0, 16, 0</column>
<column name="layer3_out_45_V_reg_902">16, 0, 16, 0</column>
<column name="layer3_out_47_V_reg_907">16, 0, 16, 0</column>
<column name="layer3_out_48_V_reg_912">16, 0, 16, 0</column>
<column name="layer3_out_4_V_reg_787">16, 0, 16, 0</column>
<column name="layer3_out_52_V_reg_917">16, 0, 16, 0</column>
<column name="layer3_out_53_V_reg_922">16, 0, 16, 0</column>
<column name="layer3_out_54_V_reg_927">16, 0, 16, 0</column>
<column name="layer3_out_56_V_reg_932">16, 0, 16, 0</column>
<column name="layer3_out_57_V_reg_937">16, 0, 16, 0</column>
<column name="layer3_out_5_V_reg_792">16, 0, 16, 0</column>
<column name="layer3_out_62_V_reg_942">16, 0, 16, 0</column>
<column name="layer3_out_63_V_reg_947">16, 0, 16, 0</column>
<column name="layer3_out_64_V_reg_952">16, 0, 16, 0</column>
<column name="layer3_out_66_V_reg_957">16, 0, 16, 0</column>
<column name="layer3_out_67_V_reg_962">16, 0, 16, 0</column>
<column name="layer3_out_69_V_reg_967">16, 0, 16, 0</column>
<column name="layer3_out_6_V_reg_797">16, 0, 16, 0</column>
<column name="layer3_out_73_V_reg_972">16, 0, 16, 0</column>
<column name="layer3_out_75_V_reg_977">16, 0, 16, 0</column>
<column name="layer3_out_79_V_reg_982">16, 0, 16, 0</column>
<column name="layer3_out_80_V_reg_987">16, 0, 16, 0</column>
<column name="layer3_out_82_V_reg_992">16, 0, 16, 0</column>
<column name="layer3_out_83_V_reg_997">16, 0, 16, 0</column>
<column name="layer3_out_84_V_reg_1002">16, 0, 16, 0</column>
<column name="layer3_out_85_V_reg_1007">16, 0, 16, 0</column>
<column name="layer3_out_87_V_reg_1012">16, 0, 16, 0</column>
<column name="layer3_out_88_V_reg_1017">16, 0, 16, 0</column>
<column name="layer3_out_8_V_reg_802">16, 0, 16, 0</column>
<column name="layer3_out_91_V_reg_1022">16, 0, 16, 0</column>
<column name="layer3_out_93_V_reg_1027">16, 0, 16, 0</column>
<column name="layer3_out_94_V_reg_1032">16, 0, 16, 0</column>
<column name="layer3_out_98_V_reg_1037">16, 0, 16, 0</column>
<column name="layer4_out_0_V_reg_1067">16, 0, 16, 0</column>
<column name="layer4_out_1_V_reg_1072">16, 0, 16, 0</column>
<column name="layer4_out_2_V_reg_1077">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="dense_input_V">in, 64, ap_vld, dense_input_V, pointer</column>
<column name="dense_input_V_ap_vld">in, 1, ap_vld, dense_input_V, pointer</column>
<column name="layer5_out_0_V">out, 16, ap_vld, layer5_out_0_V, pointer</column>
<column name="layer5_out_0_V_ap_vld">out, 1, ap_vld, layer5_out_0_V, pointer</column>
<column name="layer5_out_1_V">out, 16, ap_vld, layer5_out_1_V, pointer</column>
<column name="layer5_out_1_V_ap_vld">out, 1, ap_vld, layer5_out_1_V, pointer</column>
<column name="layer5_out_2_V">out, 16, ap_vld, layer5_out_2_V, pointer</column>
<column name="layer5_out_2_V_ap_vld">out, 1, ap_vld, layer5_out_2_V, pointer</column>
</table>
</item>
</section>
</profile>
