# Generated by Yosys 0.30 (git sha1 f7a8284c7b0, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
autoidx 2589
attribute \blackbox 1
attribute \abc9_lut 10
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:295.1-308.10"
module \$__ABC9_LUT7
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:295.39-295.41"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:295.43-295.45"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:295.47-295.49"
  wire input 4 \I2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:295.51-295.53"
  wire input 5 \I3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:295.55-295.57"
  wire input 6 \I4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:295.59-295.61"
  wire input 7 \I5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:295.63-295.65"
  wire input 8 \I6
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:295.30-295.31"
  wire output 1 \O
end
attribute \blackbox 1
attribute \abc9_lut 20
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:313.1-327.10"
module \$__ABC9_LUT8
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:313.39-313.41"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:313.43-313.45"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:313.47-313.49"
  wire input 4 \I2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:313.51-313.53"
  wire input 5 \I3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:313.55-313.57"
  wire input 6 \I4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:313.59-313.61"
  wire input 7 \I5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:313.63-313.65"
  wire input 8 \I6
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:313.67-313.69"
  wire input 9 \I7
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:313.30-313.31"
  wire output 1 \O
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1000.1-1008.10"
module \AND2B1L
  parameter \IS_SRI_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007.14-1007.43"
  wire $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$147_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007.19-1007.43"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$146_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007.21-1007.42"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$145_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1002.9-1002.11"
  wire input 2 \DI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1001.10-1001.11"
  wire output 1 \O
  attribute \invertible_pin "IS_SRI_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1004.9-1004.12"
  wire input 3 \SRI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007.14-1007.43"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \DI
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$146_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$147_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007.19-1007.43"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$145_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$146_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007.21-1007.42"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SRI
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$145_Y
  end
  connect \O $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1007$147_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:108.1-117.10"
module \BUFG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:111.11-111.12"
  wire input 2 \I
  attribute \clkbuf_driver 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:110.12-110.13"
  wire output 1 \O
  connect \O \I
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:119.1-153.10"
module \BUFGCTRL
  parameter \INIT_OUT 1'0
  parameter \PRESELECT_I0 "FALSE"
  parameter \PRESELECT_I1 "FALSE"
  parameter \IS_CE0_INVERTED 1'0
  parameter \IS_CE1_INVERTED 1'0
  parameter \IS_S0_INVERTED 1'0
  parameter \IS_S1_INVERTED 1'0
  parameter \IS_IGNORE0_INVERTED 1'0
  parameter \IS_IGNORE1_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146.21-146.60"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146$4_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147.21-147.60"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147$6_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151.12-151.70"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151$10_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151.37-151.69"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151$9_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146.22-146.43"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146$3_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147.22-147.43"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147$5_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:148.17-148.36"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:148$7_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:149.17-149.36"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:149$8_Y
  attribute \invertible_pin "IS_CE0_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:128.11-128.14"
  wire input 6 \CE0
  attribute \invertible_pin "IS_CE1_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:130.11-130.14"
  wire input 7 \CE1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:122.11-122.13"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146.6-146.17"
  wire \I0_internal
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:122.21-122.23"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147.6-147.17"
  wire \I1_internal
  attribute \invertible_pin "IS_IGNORE0_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:132.11-132.18"
  wire input 8 \IGNORE0
  attribute \invertible_pin "IS_IGNORE1_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:134.11-134.18"
  wire input 9 \IGNORE1
  attribute \clkbuf_driver 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:121.12-121.13"
  wire output 1 \O
  attribute \invertible_pin "IS_S0_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:124.11-124.13"
  wire input 4 \S0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:148.6-148.13"
  wire \S0_true
  attribute \invertible_pin "IS_S1_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:126.11-126.13"
  wire input 5 \S1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:149.6-149.13"
  wire \S1_true
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146.21-146.60"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146$4
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \I0
    connect \S $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146$3_Y
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146$4_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147.21-147.60"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147$6
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \I1
    connect \S $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147$5_Y
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147$6_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151.12-151.70"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151$10
    parameter \WIDTH 1
    connect \A $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151$9_Y
    connect \B \I0_internal
    connect \S \S0_true
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151$10_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151.37-151.69"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151$9
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \I1_internal
    connect \S \S1_true
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151$9_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146.22-146.43"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CE0
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146$3_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147.22-147.43"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CE1
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147$5_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:148.17-148.36"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:148$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \S0
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:148$7_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:149.17-149.36"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:149$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \S1
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:149$8_Y
  end
  connect \I0_internal $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:146$4_Y
  connect \I1_internal $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:147$6_Y
  connect \S0_true $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:148$7_Y
  connect \S1_true $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:149$8_Y
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:151$10_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:155.1-168.10"
module \BUFHCE
  parameter \INIT_OUT 1'0
  parameter \CE_TYPE "SYNC"
  parameter \IS_CE_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166.13-166.49"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166$12_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166.14-166.33"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166$11_Y
  attribute \invertible_pin "IS_CE_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:160.11-160.13"
  wire input 3 \CE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:158.11-158.12"
  wire input 2 \I
  attribute \clkbuf_driver 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:157.12-157.13"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166.13-166.49"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166$12
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \I
    connect \S $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166$11_Y
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166$12_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166.14-166.33"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CE
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166$11_Y
  end
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:166$12_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:372.1-441.10"
module \CARRY4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381.28-381.39"
  wire $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381$53_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382.25-382.36"
  wire $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382$55_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382.18-382.44"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382$56_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:383.18-383.38"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:383$57_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:384.18-384.38"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:384$58_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:385.18-385.38"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:385$59_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381.14-381.40"
  wire width 4 $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381$54_Y
  attribute \abc9_carry 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:377.16-377.18"
  wire input 3 \CI
  attribute \abc9_carry 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:374.16-374.18"
  wire width 4 output 1 \CO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:378.16-378.22"
  wire input 4 \CYINIT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:379.16-379.18"
  wire width 4 input 5 \DI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:375.16-375.17"
  wire width 4 output 2 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:379.20-379.21"
  wire width 4 input 6 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381.28-381.39"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CI
    connect \B \CYINIT
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381$53_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382.25-382.36"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CI
    connect \B \CYINIT
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382$55_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382.18-382.44"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382$56
    parameter \WIDTH 1
    connect \A \DI [0]
    connect \B $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382$55_Y
    connect \S \S [0]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382$56_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:383.18-383.38"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:383$57
    parameter \WIDTH 1
    connect \A \DI [1]
    connect \B \CO [0]
    connect \S \S [1]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:383$57_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:384.18-384.38"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:384$58
    parameter \WIDTH 1
    connect \A \DI [2]
    connect \B \CO [1]
    connect \S \S [2]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:384$58_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:385.18-385.38"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:385$59
    parameter \WIDTH 1
    connect \A \DI [3]
    connect \B \CO [2]
    connect \S \S [3]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:385$59_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381.14-381.40"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \S
    connect \B { \CO [2:0] $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381$53_Y }
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381$54_Y
  end
  connect \O $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:381$54_Y
  connect \CO [0] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:382$56_Y
  connect \CO [1] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:383$57_Y
  connect \CO [2] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:384$58_Y
  connect \CO [3] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:385$59_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:443.1-461.10"
module \CARRY8
  parameter \CARRY_TYPE "SINGLE_CY8"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:453.18-453.35"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:453$61_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:454.18-454.38"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:454$62_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:455.18-455.38"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:455$63_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:456.18-456.38"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:456$64_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:457.18-457.36"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:457$65_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:458.18-458.38"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:458$66_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:459.18-459.38"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:459$67_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:460.18-460.38"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:460$68_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:452.14-452.45"
  wire width 8 $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:452$60_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:446.16-446.18"
  wire input 3 \CI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:451.8-451.11"
  wire \CI4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:447.16-447.22"
  wire input 4 \CI_TOP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:444.16-444.18"
  wire width 8 output 1 \CO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:448.16-448.18"
  wire width 8 input 5 \DI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:445.16-445.17"
  wire width 8 output 2 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:448.20-448.21"
  wire width 8 input 6 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:453.18-453.35"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:453$61
    parameter \WIDTH 1
    connect \A \DI [0]
    connect \B \CI
    connect \S \S [0]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:453$61_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:454.18-454.38"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:454$62
    parameter \WIDTH 1
    connect \A \DI [1]
    connect \B \CO [0]
    connect \S \S [1]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:454$62_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:455.18-455.38"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:455$63
    parameter \WIDTH 1
    connect \A \DI [2]
    connect \B \CO [1]
    connect \S \S [2]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:455$63_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:456.18-456.38"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:456$64
    parameter \WIDTH 1
    connect \A \DI [3]
    connect \B \CO [2]
    connect \S \S [3]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:456$64_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:457.18-457.36"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:457$65
    parameter \WIDTH 1
    connect \A \DI [4]
    connect \B \CI4
    connect \S \S [4]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:457$65_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:458.18-458.38"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:458$66
    parameter \WIDTH 1
    connect \A \DI [5]
    connect \B \CO [4]
    connect \S \S [5]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:458$66_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:459.18-459.38"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:459$67
    parameter \WIDTH 1
    connect \A \DI [6]
    connect \B \CO [5]
    connect \S \S [6]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:459$67_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:460.18-460.38"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:460$68
    parameter \WIDTH 1
    connect \A \DI [7]
    connect \B \CO [6]
    connect \S \S [7]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:460$68_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:452.14-452.45"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:452$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \S
    connect \B { \CO [6:4] \CI4 \CO [2:0] \CI }
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:452$60_Y
  end
  connect \CI4 \CO [3]
  connect \O $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:452$60_Y
  connect \CO [0] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:453$61_Y
  connect \CO [1] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:454$62_Y
  connect \CO [2] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:455$63_Y
  connect \CO [3] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:456$64_Y
  connect \CO [4] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:457$65_Y
  connect \CO [5] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:458$66_Y
  connect \CO [6] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:459$67_Y
  connect \CO [7] $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:460$68_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2436.1-2459.10"
module \CFGLUT5
  parameter \INIT 0
  parameter \IS_CLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2458.3-2458.53"
  wire width 32 $0\r[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2454.14-2454.22"
  wire width 32 $1\r[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2443_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2444_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2453.14-2453.35"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2453$2442_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2445.9-2445.12"
  wire input 9 \CDI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2437.10-2437.13"
  wire output 1 \CDO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2446.9-2446.11"
  wire input 10 \CE
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2449.9-2449.12"
  wire input 11 \CLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2444.9-2444.11"
  wire input 8 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2443.9-2443.11"
  wire input 7 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2442.9-2442.11"
  wire input 6 \I2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2441.9-2441.11"
  wire input 5 \I3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2440.9-2440.11"
  wire input 4 \I4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2438.10-2438.12"
  wire output 2 \O5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2439.10-2439.12"
  wire output 3 \O6
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2453.8-2453.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2454.14-2454.15"
  wire width 32 \r
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \r
    connect \B { 1'0 \I3 \I2 \I1 \I0 }
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2443_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \r
    connect \B { \I4 \I3 \I2 \I1 \I0 }
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2444_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2453.14-2453.35"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2453$2442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2453$2442_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2454.14-2454.22"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2454$2446
    assign { } { }
    assign $1\r[31:0] 0
    sync always
    sync init
      update \r $1\r[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2458.3-2458.53"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2458$2445
    assign $0\r[31:0] \r
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2458.25-2458.53"
    switch \CE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2458.29-2458.31"
      case 1'1
        assign $0\r[31:0] { \r [30:0] \CDI }
      case 
    end
    sync posedge \clk
      update \r $0\r[31:0]
  end
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2453$2442_Y
  connect \CDO \r [31]
  connect \O5 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2443_Y
  connect \O6 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2444_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2966.1-3194.10"
module \DSP48
  parameter \AREG 1
  parameter \BREG 1
  parameter \CREG 1
  parameter \MREG 1
  parameter \PREG 1
  parameter \CARRYINREG 1
  parameter \CARRYINSELREG 1
  parameter \OPMODEREG 1
  parameter \SUBTRACTREG 1
  parameter \B_INPUT "DIRECT"
  parameter \LEGACY_MODE "MULT18X18S"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire width 18 $0\A0_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire width 18 $0\A1_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire width 18 $0\B0_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire width 18 $0\B1_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire width 2 $0\CARRYINSEL_REG[1:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire $0\CARRYIN_REG[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3181.1-3189.4"
  wire $0\CIN[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire width 48 $0\C_REG[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3133.1-3146.4"
  wire $0\INT_CARRYIN_XY[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire $0\INT_CARRYIN_XY_REG[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3158.1-3179.4"
  wire $0\INT_CARRYIN_Z[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire width 36 $0\M_REG[35:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire width 7 $0\OPMODE_REG[6:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire width 48 $0\P_REG[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  wire $0\SUBTRACT_REG[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3133.1-3146.4"
  wire width 48 $0\XMUX[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3148.1-3154.4"
  wire width 48 $0\YMUX[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3158.1-3179.4"
  wire width 48 $0\ZMUX[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\A0_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\A1_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\B0_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\B1_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $1\CARRYINSEL_REG[1:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\CARRYIN_REG[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 48 $1\C_REG[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\INT_CARRYIN_XY_REG[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 36 $1\M_REG[35:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 7 $1\OPMODE_REG[6:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 48 $1\P_REG[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\SUBTRACT_REG[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156.56-3156.67"
  wire width 48 signed $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2482_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192.39-3192.50"
  wire width 48 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2493_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192.56-3192.68"
  wire width 48 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2495_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192.56-3192.74"
  wire width 48 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2496_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156.17-3156.43"
  wire $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2481_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3169.6-3169.30"
  wire $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3169$2486_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156.16-3156.68"
  wire width 48 signed $extend$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2483_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3130.17-3130.30"
  wire width 36 signed $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3130$2475_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3142.28-3142.38"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3142$2478_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3170.20-3170.26"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3170$2487_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3173.29-3173.38"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3173$2488_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3174.29-3174.35"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3174$2489_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3175.29-3175.38"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3175$2490_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3176.29-3176.35"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3176$2491_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192.31-3192.51"
  wire width 48 $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2494_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156.16-3156.68"
  wire width 48 signed $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2484_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192.15-3192.75"
  wire width 48 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2497_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3141.28-3141.50"
  wire $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3141$2477_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3144.30-3144.52"
  wire $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3144$2479_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2967.25-2967.26"
  wire width 18 input 1 signed \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3037.19-3037.25"
  wire width 18 signed \A0_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3038.19-3038.25"
  wire width 18 signed \A1_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3010.20-3010.25"
  wire width 18 signed \A_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2968.25-2968.26"
  wire width 18 input 2 signed \B
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3039.19-3039.25"
  wire width 18 signed \B0_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3040.19-3040.25"
  wire width 18 signed \B1_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2970.25-2970.29"
  wire width 18 input 4 signed \BCIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2977.26-2977.31"
  wire width 18 output 11 signed \BCOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3029.20-3029.25"
  wire width 18 signed \B_MUX
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3011.20-3011.25"
  wire width 18 signed \B_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2969.25-2969.26"
  wire width 48 input 3 signed \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2972.11-2972.18"
  wire input 6 \CARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2975.17-2975.27"
  wire width 2 input 9 \CARRYINSEL
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3017.12-3017.26"
  wire width 2 \CARRYINSEL_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3045.11-3045.25"
  wire width 2 \CARRYINSEL_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3018.6-3018.17"
  wire \CARRYIN_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3047.5-3047.16"
  wire \CARRYIN_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2981.11-2981.14"
  wire input 14 \CEA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2982.11-2982.14"
  wire input 15 \CEB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2983.11-2983.14"
  wire input 16 \CEC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2985.11-2985.20"
  wire input 18 \CECARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2986.11-2986.19"
  wire input 19 \CECINSUB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2987.11-2987.17"
  wire input 20 \CECTRL
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2984.11-2984.14"
  wire input 17 \CEM
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2988.11-2988.14"
  wire input 21 \CEP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3026.5-3026.8"
  wire \CIN
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2980.11-2980.14"
  wire input 13 \CLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3012.20-3012.25"
  wire width 48 signed \C_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3041.19-3041.24"
  wire width 48 signed \C_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3020.5-3020.19"
  wire \INT_CARRYIN_XY
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3048.5-3048.23"
  wire \INT_CARRYIN_XY_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3021.5-3021.18"
  wire \INT_CARRYIN_Z
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3013.20-3013.26"
  wire width 36 signed \M_MULT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3014.20-3014.25"
  wire width 36 signed \M_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3042.19-3042.24"
  wire width 36 signed \M_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2973.17-2973.23"
  wire width 7 input 7 \OPMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3016.12-3016.22"
  wire width 7 \OPMODE_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3044.11-3044.21"
  wire width 7 \OPMODE_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2976.26-2976.27"
  wire width 48 output 10 signed \P
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2971.25-2971.29"
  wire width 48 input 5 signed \PCIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2978.26-2978.31"
  wire width 48 output 12 signed \PCOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3015.20-3015.24"
  wire width 48 signed \P_IN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3043.19-3043.24"
  wire width 48 signed \P_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2989.11-2989.15"
  wire input 22 \RSTA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2990.11-2990.15"
  wire input 23 \RSTB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2991.11-2991.15"
  wire input 24 \RSTC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2993.11-2993.21"
  wire input 26 \RSTCARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2994.11-2994.18"
  wire input 27 \RSTCTRL
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2992.11-2992.15"
  wire input 25 \RSTM
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2995.11-2995.15"
  wire input 28 \RSTP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2974.11-2974.19"
  wire input 8 \SUBTRACT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3019.6-3019.18"
  wire \SUBTRACT_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3046.5-3046.17"
  wire \SUBTRACT_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3022.19-3022.23"
  wire width 48 signed \XMUX
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3024.20-3024.25"
  wire width 48 signed \XYMUX
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3023.19-3023.23"
  wire width 48 signed \YMUX
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3025.19-3025.23"
  wire width 48 signed \ZMUX
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156.56-3156.67"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2482
    parameter \A_SIGNED 1
    parameter \A_WIDTH 48
    parameter \B_SIGNED 1
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A \XMUX
    connect \B \YMUX
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2482_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192.39-3192.50"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 48
    connect \A \XYMUX
    connect \B \CIN
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2493_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192.56-3192.68"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A \ZMUX
    connect \B \XYMUX
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2495_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192.56-3192.74"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 48
    connect \A $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2495_Y
    connect \B \CIN
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2496_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156.17-3156.43"
  cell $eq $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \OPMODE_OUT [3:0]
    connect \B 4'0101
    connect \Y $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2481_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3169.6-3169.30"
  cell $eq $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3169$2486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \OPMODE_OUT [1:0]
    connect \B 2'10
    connect \Y $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3169$2486_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156.16-3156.68"
  cell $pos $extend$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2483
    parameter \A_SIGNED 1
    parameter \A_WIDTH 36
    parameter \Y_WIDTH 48
    connect \A \M_OUT
    connect \Y $extend$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2483_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3130.17-3130.30"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3130$2475
    parameter \A_SIGNED 1
    parameter \A_WIDTH 18
    parameter \B_SIGNED 1
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 36
    connect \A \A_OUT
    connect \B \B_OUT
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3130$2475_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3142.28-3142.38"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3142$2478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A_OUT [17]
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3142$2478_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3170.20-3170.26"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3170$2487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \P [47]
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3170$2487_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3173.29-3173.38"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3173$2488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \PCIN [47]
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3173$2488_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3174.29-3174.35"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3174$2489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \P [47]
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3174$2489_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3175.29-3175.38"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3175$2490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \PCIN [47]
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3175$2490_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3176.29-3176.35"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3176$2491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \P [47]
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3176$2491_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192.31-3192.51"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A \ZMUX
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2493_Y
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2494_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156.16-3156.68"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2484
    parameter \WIDTH 48
    connect \A $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2482_Y
    connect \B $extend$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2483_Y
    connect \S $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2481_Y
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2484_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192.15-3192.75"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2497
    parameter \WIDTH 48
    connect \A $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2496_Y
    connect \B $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2494_Y
    connect \S \SUBTRACT_OUT
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2497_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3141.28-3141.50"
  cell $xnor $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3141$2477
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A_OUT [17]
    connect \B \B_OUT [17]
    connect \Y $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3141$2477_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3144.30-3144.52"
  cell $xnor $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3144$2479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A_OUT [17]
    connect \B \B_OUT [17]
    connect \Y $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3144$2479_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2498
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $1\A0_REG[17:0] 18'000000000000000000
    assign $1\A1_REG[17:0] 18'000000000000000000
    assign $1\B0_REG[17:0] 18'000000000000000000
    assign $1\B1_REG[17:0] 18'000000000000000000
    assign $1\C_REG[47:0] 48'000000000000000000000000000000000000000000000000
    assign $1\M_REG[35:0] 36'000000000000000000000000000000000000
    assign $1\P_REG[47:0] 48'000000000000000000000000000000000000000000000000
    assign $1\OPMODE_REG[6:0] 7'0000000
    assign $1\CARRYINSEL_REG[1:0] 2'00
    assign $1\SUBTRACT_REG[0:0] 1'0
    assign $1\CARRYIN_REG[0:0] 1'0
    assign $1\INT_CARRYIN_XY_REG[0:0] 1'0
    sync always
    sync init
      update \P_REG $1\P_REG[47:0]
      update \A0_REG $1\A0_REG[17:0]
      update \A1_REG $1\A1_REG[17:0]
      update \B0_REG $1\B0_REG[17:0]
      update \B1_REG $1\B1_REG[17:0]
      update \C_REG $1\C_REG[47:0]
      update \M_REG $1\M_REG[35:0]
      update \OPMODE_REG $1\OPMODE_REG[6:0]
      update \CARRYIN_REG $1\CARRYIN_REG[0:0]
      update \CARRYINSEL_REG $1\CARRYINSEL_REG[1:0]
      update \SUBTRACT_REG $1\SUBTRACT_REG[0:0]
      update \INT_CARRYIN_XY_REG $1\INT_CARRYIN_XY_REG[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065.1-3116.4"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3065$2474
    assign $0\P_REG[47:0] \P_REG
    assign $0\A0_REG[17:0] \A0_REG
    assign $0\A1_REG[17:0] \A1_REG
    assign $0\B0_REG[17:0] \B0_REG
    assign $0\B1_REG[17:0] \B1_REG
    assign $0\C_REG[47:0] \C_REG
    assign $0\M_REG[35:0] \M_REG
    assign $0\OPMODE_REG[6:0] \OPMODE_REG
    assign $0\CARRYIN_REG[0:0] \CARRYIN_REG
    assign $0\CARRYINSEL_REG[1:0] \CARRYINSEL_REG
    assign $0\SUBTRACT_REG[0:0] \SUBTRACT_REG
    assign $0\INT_CARRYIN_XY_REG[0:0] \INT_CARRYIN_XY_REG
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3066.2-3072.5"
    switch \RSTA
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3066.6-3066.10"
      case 1'1
        assign $0\A0_REG[17:0] 18'000000000000000000
        assign $0\A1_REG[17:0] 18'000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3069.6-3069.10"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3069.11-3072.5"
        switch \CEA
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3069.15-3069.18"
          case 1'1
            assign $0\A0_REG[17:0] \A
            assign $0\A1_REG[17:0] \A0_REG
          case 
        end
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3073.2-3079.5"
    switch \RSTB
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3073.6-3073.10"
      case 1'1
        assign $0\B0_REG[17:0] 18'000000000000000000
        assign $0\B1_REG[17:0] 18'000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3076.6-3076.10"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3076.11-3079.5"
        switch \CEB
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3076.15-3076.18"
          case 1'1
            assign $0\B0_REG[17:0] \B_MUX
            assign $0\B1_REG[17:0] \B0_REG
          case 
        end
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3080.2-3084.5"
    switch \RSTC
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3080.6-3080.10"
      case 1'1
        assign $0\C_REG[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3082.6-3082.10"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3082.11-3084.5"
        switch \CEC
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3082.15-3082.18"
          case 1'1
            assign $0\C_REG[47:0] \C
          case 
        end
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3085.2-3089.5"
    switch \RSTM
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3085.6-3085.10"
      case 1'1
        assign $0\M_REG[35:0] 36'000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3087.6-3087.10"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3087.11-3089.5"
        switch \CEM
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3087.15-3087.18"
          case 1'1
            assign $0\M_REG[35:0] \M_MULT
          case 
        end
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3090.2-3094.5"
    switch \RSTP
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3090.6-3090.10"
      case 1'1
        assign $0\P_REG[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3092.6-3092.10"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3092.11-3094.5"
        switch \CEP
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3092.15-3092.18"
          case 1'1
            assign $0\P_REG[47:0] \P_IN
          case 
        end
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3095.2-3106.5"
    switch \RSTCTRL
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3095.6-3095.13"
      case 1'1
        assign $0\OPMODE_REG[6:0] 7'0000000
        assign $0\CARRYINSEL_REG[1:0] 2'00
        assign $0\SUBTRACT_REG[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3099.6-3099.10"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3100.3-3103.6"
        switch \CECTRL
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3100.7-3100.13"
          case 1'1
            assign $0\OPMODE_REG[6:0] \OPMODE
            assign $0\CARRYINSEL_REG[1:0] \CARRYINSEL
          case 
        end
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3104.3-3105.29"
        switch \CECINSUB
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3104.7-3104.15"
          case 1'1
            assign $0\SUBTRACT_REG[0:0] \SUBTRACT
          case 
        end
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3107.2-3115.5"
    switch \RSTCARRYIN
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3107.6-3107.16"
      case 1'1
        assign $0\CARRYIN_REG[0:0] 1'0
        assign $0\INT_CARRYIN_XY_REG[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3110.6-3110.10"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3111.3-3112.27"
        switch \CECINSUB
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3111.7-3111.15"
          case 1'1
            assign $0\CARRYIN_REG[0:0] \CARRYIN
          case 
        end
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3113.3-3114.41"
        switch \CECARRYIN
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3113.7-3113.16"
          case 1'1
            assign $0\INT_CARRYIN_XY_REG[0:0] \INT_CARRYIN_XY
          case 
        end
    end
    sync posedge \CLK
      update \P_REG $0\P_REG[47:0]
      update \A0_REG $0\A0_REG[17:0]
      update \A1_REG $0\A1_REG[17:0]
      update \B0_REG $0\B0_REG[17:0]
      update \B1_REG $0\B1_REG[17:0]
      update \C_REG $0\C_REG[47:0]
      update \M_REG $0\M_REG[35:0]
      update \OPMODE_REG $0\OPMODE_REG[6:0]
      update \CARRYIN_REG $0\CARRYIN_REG[0:0]
      update \CARRYINSEL_REG $0\CARRYINSEL_REG[1:0]
      update \SUBTRACT_REG $0\SUBTRACT_REG[0:0]
      update \INT_CARRYIN_XY_REG $0\INT_CARRYIN_XY_REG[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3133.1-3146.4"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3133$2476
    assign $0\XMUX[47:0] \XMUX
    assign $0\INT_CARRYIN_XY[0:0] \INT_CARRYIN_XY
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3134.2-3139.9"
    switch \OPMODE_OUT [1:0]
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'00
        assign $0\XMUX[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'10
        assign $0\XMUX[47:0] \P
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'11
        assign $0\XMUX[47:0] { \A_OUT [17] \A_OUT [17] \A_OUT [17] \A_OUT [17] \A_OUT [17] \A_OUT [17] \A_OUT [17] \A_OUT [17] \A_OUT [17] \A_OUT [17] \A_OUT [17] \A_OUT [17] \A_OUT \B_OUT }
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 
        assign $0\XMUX[47:0] 48'x
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3140.2-3145.9"
    switch \OPMODE_OUT [1:0]
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'01
        assign $0\INT_CARRYIN_XY[0:0] $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3141$2477_Y
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'11
        assign $0\INT_CARRYIN_XY[0:0] $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3142$2478_Y
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 
        assign $0\INT_CARRYIN_XY[0:0] $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3144$2479_Y
    end
    sync always
      update \XMUX $0\XMUX[47:0]
      update \INT_CARRYIN_XY $0\INT_CARRYIN_XY[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3148.1-3154.4"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3148$2480
    assign $0\YMUX[47:0] \YMUX
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3149.2-3153.9"
    switch \OPMODE_OUT [3:2]
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'00
        assign $0\YMUX[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'11
        assign $0\YMUX[47:0] \C_OUT
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 
        assign $0\YMUX[47:0] 48'x
    end
    sync always
      update \YMUX $0\YMUX[47:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3158.1-3179.4"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3158$2485
    assign $0\ZMUX[47:0] \ZMUX
    assign $0\INT_CARRYIN_Z[0:0] \INT_CARRYIN_Z
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3159.2-3167.9"
    switch \OPMODE_OUT [6:4]
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'000
        assign $0\ZMUX[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'001
        assign $0\ZMUX[47:0] \PCIN
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'010
        assign $0\ZMUX[47:0] \P
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'011
        assign $0\ZMUX[47:0] \C_OUT
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'101
        assign $0\ZMUX[47:0] { \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47:17] }
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'110
        assign $0\ZMUX[47:0] { \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47:17] }
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 
        assign $0\ZMUX[47:0] 48'x
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3169.2-3178.10"
    switch $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3169$2486_Y
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3169.6-3169.30"
      case 1'1
        assign $0\INT_CARRYIN_Z[0:0] $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3170$2487_Y
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3171.2-3171.6"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3172.3-3178.10"
        switch \OPMODE_OUT [6:4]
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'001
            assign $0\INT_CARRYIN_Z[0:0] $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3173$2488_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'010
            assign $0\INT_CARRYIN_Z[0:0] $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3174$2489_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'101
            assign $0\INT_CARRYIN_Z[0:0] $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3175$2490_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'110
            assign $0\INT_CARRYIN_Z[0:0] $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3176$2491_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 
            assign $0\INT_CARRYIN_Z[0:0] 1'x
        end
    end
    sync always
      update \ZMUX $0\ZMUX[47:0]
      update \INT_CARRYIN_Z $0\INT_CARRYIN_Z[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3181.1-3189.4"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3181$2492
    assign $0\CIN[0:0] \CIN
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3182.2-3188.9"
    switch \CARRYINSEL_OUT
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'00
        assign $0\CIN[0:0] \CARRYIN_OUT
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'01
        assign $0\CIN[0:0] \INT_CARRYIN_Z
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'10
        assign $0\CIN[0:0] \INT_CARRYIN_XY
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'11
        assign $0\CIN[0:0] \INT_CARRYIN_XY_REG
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 
        assign $0\CIN[0:0] 1'x
    end
    sync always
      update \CIN $0\CIN[0:0]
  end
  connect \B_MUX \B
  connect \BCOUT \B_OUT
  connect \PCOUT \P
  connect \A_OUT \A0_REG
  connect \B_OUT \B0_REG
  connect \C_OUT \C_REG
  connect \M_OUT \M_REG
  connect \P \P_REG
  connect \OPMODE_OUT \OPMODE_REG
  connect \SUBTRACT_OUT \SUBTRACT_REG
  connect \CARRYINSEL_OUT \CARRYINSEL_REG
  connect \CARRYIN_OUT \CARRYIN_REG
  connect \M_MULT $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3130$2475_Y
  connect \XYMUX $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3156$2484_Y
  connect \P_IN $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3192$2497_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2570.1-2666.10"
module \DSP48A
  parameter \A0REG 0
  parameter \A1REG 1
  parameter \B0REG 0
  parameter \B1REG 1
  parameter \CREG 1
  parameter \DREG 1
  parameter \MREG 1
  parameter \CARRYINREG 1
  parameter \OPMODEREG 1
  parameter \PREG 1
  parameter \CARRYINSEL "CARRYIN"
  parameter \RSTTYPE "SYNC"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2571.25-2571.26"
  wire width 18 input 1 signed \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2572.25-2572.26"
  wire width 18 input 2 signed \B
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2579.26-2579.31"
  wire width 18 output 9 signed \BCOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2573.25-2573.26"
  wire width 48 input 3 signed \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2576.11-2576.18"
  wire input 6 \CARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2581.12-2581.20"
  wire output 11 \CARRYOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2584.11-2584.14"
  wire input 13 \CEA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2585.11-2585.14"
  wire input 14 \CEB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2586.11-2586.14"
  wire input 15 \CEC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2589.11-2589.20"
  wire input 18 \CECARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2587.11-2587.14"
  wire input 16 \CED
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2588.11-2588.14"
  wire input 17 \CEM
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2590.11-2590.19"
  wire input 19 \CEOPMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2591.11-2591.14"
  wire input 20 \CEP
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2583.11-2583.14"
  wire input 12 \CLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2574.25-2574.26"
  wire width 18 input 4 signed \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2577.17-2577.23"
  wire width 8 input 7 \OPMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2578.26-2578.27"
  wire width 48 output 8 signed \P
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2575.25-2575.29"
  wire width 48 input 5 signed \PCIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2580.26-2580.31"
  wire width 48 output 10 signed \PCOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2592.11-2592.15"
  wire input 21 \RSTA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2593.11-2593.15"
  wire input 22 \RSTB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2594.11-2594.15"
  wire input 23 \RSTC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2597.11-2597.21"
  wire input 26 \RSTCARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2595.11-2595.15"
  wire input 24 \RSTD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2596.11-2596.15"
  wire input 25 \RSTM
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2598.11-2598.20"
  wire input 27 \RSTOPMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2599.11-2599.15"
  wire input 28 \RSTP
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2632.3-2663.2"
  cell \DSP48A1 \upgrade
    parameter signed \A0REG 0
    parameter signed \A1REG 1
    parameter signed \B0REG 0
    parameter signed \B1REG 1
    parameter signed \CARRYINREG 1
    parameter \CARRYINSEL "CARRYIN"
    parameter signed \CARRYOUTREG 0
    parameter signed \CREG 1
    parameter signed \DREG 1
    parameter signed \MREG 1
    parameter signed \OPMODEREG 1
    parameter signed \PREG 1
    parameter \RSTTYPE "SYNC"
    connect \A \A
    connect \B \B
    connect \BCOUT \BCOUT
    connect \C \C
    connect \CARRYIN \CARRYIN
    connect \CARRYOUT \CARRYOUT
    connect \CEA \CEA
    connect \CEB \CEB
    connect \CEC \CEC
    connect \CECARRYIN \CECARRYIN
    connect \CED \CED
    connect \CEM \CEM
    connect \CEOPMODE \CEOPMODE
    connect \CEP \CEP
    connect \CLK \CLK
    connect \D \D
    connect \OPMODE \OPMODE
    connect \P \P
    connect \PCIN \PCIN
    connect \PCOUT \PCOUT
    connect \RSTA \RSTA
    connect \RSTB \RSTB
    connect \RSTC \RSTC
    connect \RSTCARRYIN \RSTCARRYIN
    connect \RSTD \RSTD
    connect \RSTM \RSTM
    connect \RSTOPMODE \RSTOPMODE
    connect \RSTP \RSTP
  end
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2670.1-2964.10"
module \DSP48A1
  parameter \A0REG 0
  parameter \A1REG 1
  parameter \B0REG 0
  parameter \B1REG 1
  parameter \CREG 1
  parameter \DREG 1
  parameter \MREG 1
  parameter \CARRYINREG 1
  parameter \CARRYOUTREG 1
  parameter \OPMODEREG 1
  parameter \PREG 1
  parameter \CARRYINSEL "OPMODE5"
  parameter \RSTTYPE "SYNC"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2764.2-2772.5"
  wire width 18 $0\A0_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2764.2-2772.5"
  wire width 18 $0\A1_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2774.2-2782.5"
  wire width 18 $0\B0_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2774.2-2782.5"
  wire width 18 $0\B1_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2824.2-2832.5"
  wire $0\CARRYIN_REG[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2824.2-2832.5"
  wire $0\CARRYOUT_REG[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2784.2-2790.5"
  wire width 48 $0\C_REG[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2792.2-2798.5"
  wire width 18 $0\D_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2800.2-2806.5"
  wire width 36 $0\M_REG[35:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2816.2-2822.5"
  wire width 8 $0\OPMODE_REG[7:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2808.2-2814.5"
  wire width 48 $0\P_REG[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2933.1-2941.4"
  wire width 48 $0\XMUX[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2943.1-2951.4"
  wire width 48 $0\ZMUX[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\A0_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\A1_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\B0_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\B1_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\CARRYIN_REG[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\CARRYOUT_REG[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 48 $1\C_REG[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\D_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 36 $1\M_REG[35:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 8 $1\OPMODE_REG[7:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 48 $1\P_REG[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924.52-2924.66"
  wire width 18 signed $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2455_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958.56-2958.75"
  wire width 49 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2460_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958.81-2958.94"
  wire width 49 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2462_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958.81-2958.108"
  wire width 49 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2463_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2927.17-2927.32"
  wire width 36 signed $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2927$2457_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924.35-2924.49"
  wire width 18 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2454_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958.47-2958.76"
  wire width 49 $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2461_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2923.16-2923.49"
  wire width 18 signed $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2923$2453_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924.19-2924.66"
  wire width 18 signed $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2456_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958.30-2958.109"
  wire width 49 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2464_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2671.25-2671.26"
  wire width 18 input 1 signed \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2720.20-2720.26"
  wire width 18 signed \A0_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2735.19-2735.25"
  wire width 18 signed \A0_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2722.20-2722.26"
  wire width 18 signed \A1_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2736.19-2736.25"
  wire width 18 signed \A1_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2672.25-2672.26"
  wire width 18 input 2 signed \B
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2721.20-2721.26"
  wire width 18 signed \B0_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2737.19-2737.25"
  wire width 18 signed \B0_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2724.20-2724.25"
  wire width 18 signed \B1_IN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2723.20-2723.26"
  wire width 18 signed \B1_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2738.19-2738.25"
  wire width 18 signed \B1_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2680.26-2680.31"
  wire width 18 output 10 signed \BCOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2673.25-2673.26"
  wire width 48 input 3 signed \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2676.11-2676.18"
  wire input 6 \CARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2730.6-2730.16"
  wire \CARRYIN_IN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2728.6-2728.17"
  wire \CARRYIN_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2744.5-2744.16"
  wire \CARRYIN_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2682.12-2682.20"
  wire output 12 \CARRYOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2683.12-2683.21"
  wire output 13 \CARRYOUTF
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2729.6-2729.17"
  wire \CARRYOUT_IN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2745.5-2745.17"
  wire \CARRYOUT_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2686.11-2686.14"
  wire input 15 \CEA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2687.11-2687.14"
  wire input 16 \CEB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2688.11-2688.14"
  wire input 17 \CEC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2691.11-2691.20"
  wire input 20 \CECARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2689.11-2689.14"
  wire input 18 \CED
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2690.11-2690.14"
  wire input 19 \CEM
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2692.11-2692.19"
  wire input 21 \CEOPMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2693.11-2693.14"
  wire input 22 \CEP
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2685.11-2685.14"
  wire input 14 \CLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2725.20-2725.25"
  wire width 48 signed \C_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2739.19-2739.24"
  wire width 48 signed \C_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2674.25-2674.26"
  wire width 18 input 4 signed \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2726.20-2726.25"
  wire width 18 signed \D_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2740.19-2740.24"
  wire width 18 signed \D_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2678.26-2678.27"
  wire width 36 output 8 signed \M
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2718.20-2718.26"
  wire width 36 signed \M_MULT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2741.19-2741.24"
  wire width 36 signed \M_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2677.17-2677.23"
  wire width 8 input 7 \OPMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2727.19-2727.29"
  wire width 8 signed \OPMODE_OUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2743.11-2743.21"
  wire width 8 \OPMODE_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2679.26-2679.27"
  wire width 48 output 9 signed \P
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2675.25-2675.29"
  wire width 48 input 5 signed \PCIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2681.26-2681.31"
  wire width 48 output 11 signed \PCOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2922.20-2922.28"
  wire width 18 signed \PREADDER
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2719.20-2719.24"
  wire width 48 signed \P_IN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2742.19-2742.24"
  wire width 48 signed \P_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2694.11-2694.15"
  wire input 23 \RSTA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2695.11-2695.15"
  wire input 24 \RSTB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2696.11-2696.15"
  wire input 25 \RSTC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2699.11-2699.21"
  wire input 28 \RSTCARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2697.11-2697.15"
  wire input 26 \RSTD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2698.11-2698.15"
  wire input 27 \RSTM
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2700.11-2700.20"
  wire input 29 \RSTOPMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2701.11-2701.15"
  wire input 30 \RSTP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2731.19-2731.23"
  wire width 48 signed \XMUX
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2954.20-2954.25"
  wire width 49 signed \X_EXT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2732.19-2732.23"
  wire width 48 signed \ZMUX
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2955.20-2955.25"
  wire width 49 signed \Z_EXT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924.52-2924.66"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2455
    parameter \A_SIGNED 1
    parameter \A_WIDTH 18
    parameter \B_SIGNED 1
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 18
    connect \A \D_OUT
    connect \B \B0_OUT
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2455_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958.56-2958.75"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2460
    parameter \A_SIGNED 0
    parameter \A_WIDTH 49
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 49
    connect \A \X_EXT
    connect \B \CARRYIN_OUT
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2460_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958.81-2958.94"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 49
    parameter \B_SIGNED 0
    parameter \B_WIDTH 49
    parameter \Y_WIDTH 49
    connect \A \Z_EXT
    connect \B \X_EXT
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2462_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958.81-2958.108"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 49
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 49
    connect \A $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2462_Y
    connect \B \CARRYIN_OUT
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2463_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2927.17-2927.32"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2927$2457
    parameter \A_SIGNED 1
    parameter \A_WIDTH 18
    parameter \B_SIGNED 1
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 36
    connect \A \A1_OUT
    connect \B \B1_OUT
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2927$2457_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924.35-2924.49"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2454
    parameter \A_SIGNED 1
    parameter \A_WIDTH 18
    parameter \B_SIGNED 1
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 18
    connect \A \D_OUT
    connect \B \B0_OUT
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2454_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958.47-2958.76"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 49
    parameter \B_SIGNED 0
    parameter \B_WIDTH 49
    parameter \Y_WIDTH 49
    connect \A \Z_EXT
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2460_Y
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2461_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2923.16-2923.49"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2923$2453
    parameter \WIDTH 18
    connect \A \B0_OUT
    connect \B \PREADDER
    connect \S \OPMODE_OUT [4]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2923$2453_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924.19-2924.66"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2456
    parameter \WIDTH 18
    connect \A $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2455_Y
    connect \B $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2454_Y
    connect \S \OPMODE_OUT [6]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2456_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958.30-2958.109"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2464
    parameter \WIDTH 49
    connect \A $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2463_Y
    connect \B $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2461_Y
    connect \S \OPMODE_OUT [7]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2464_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2473
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $1\A0_REG[17:0] 18'000000000000000000
    assign $1\A1_REG[17:0] 18'000000000000000000
    assign $1\B0_REG[17:0] 18'000000000000000000
    assign $1\B1_REG[17:0] 18'000000000000000000
    assign $1\C_REG[47:0] 48'000000000000000000000000000000000000000000000000
    assign $1\D_REG[17:0] 18'000000000000000000
    assign $1\M_REG[35:0] 36'000000000000000000000000000000000000
    assign $1\P_REG[47:0] 48'000000000000000000000000000000000000000000000000
    assign $1\OPMODE_REG[7:0] 8'00000000
    assign $1\CARRYIN_REG[0:0] 1'0
    assign $1\CARRYOUT_REG[0:0] 1'0
    sync always
    sync init
      update \P_REG $1\P_REG[47:0]
      update \A0_REG $1\A0_REG[17:0]
      update \A1_REG $1\A1_REG[17:0]
      update \B0_REG $1\B0_REG[17:0]
      update \B1_REG $1\B1_REG[17:0]
      update \C_REG $1\C_REG[47:0]
      update \D_REG $1\D_REG[17:0]
      update \M_REG $1\M_REG[35:0]
      update \OPMODE_REG $1\OPMODE_REG[7:0]
      update \CARRYIN_REG $1\CARRYIN_REG[0:0]
      update \CARRYOUT_REG $1\CARRYOUT_REG[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2764.2-2772.5"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2764$2465
    assign $0\A0_REG[17:0] \A0_REG
    assign $0\A1_REG[17:0] \A1_REG
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2765.3-2771.6"
    switch \RSTA
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2765.7-2765.11"
      case 1'1
        assign $0\A0_REG[17:0] 18'000000000000000000
        assign $0\A1_REG[17:0] 18'000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2768.7-2768.11"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2768.12-2771.6"
        switch \CEA
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2768.16-2768.19"
          case 1'1
            assign $0\A0_REG[17:0] \A
            assign $0\A1_REG[17:0] \A0_OUT
          case 
        end
    end
    sync posedge \CLK
      update \A0_REG $0\A0_REG[17:0]
      update \A1_REG $0\A1_REG[17:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2774.2-2782.5"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2774$2466
    assign $0\B0_REG[17:0] \B0_REG
    assign $0\B1_REG[17:0] \B1_REG
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2775.3-2781.6"
    switch \RSTB
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2775.7-2775.11"
      case 1'1
        assign $0\B0_REG[17:0] 18'000000000000000000
        assign $0\B1_REG[17:0] 18'000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2778.7-2778.11"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2778.12-2781.6"
        switch \CEB
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2778.16-2778.19"
          case 1'1
            assign $0\B0_REG[17:0] \B
            assign $0\B1_REG[17:0] \B1_IN
          case 
        end
    end
    sync posedge \CLK
      update \B0_REG $0\B0_REG[17:0]
      update \B1_REG $0\B1_REG[17:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2784.2-2790.5"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2784$2467
    assign $0\C_REG[47:0] \C_REG
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2785.3-2789.6"
    switch \RSTC
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2785.7-2785.11"
      case 1'1
        assign $0\C_REG[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2787.7-2787.11"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2787.12-2789.6"
        switch \CEC
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2787.16-2787.19"
          case 1'1
            assign $0\C_REG[47:0] \C
          case 
        end
    end
    sync posedge \CLK
      update \C_REG $0\C_REG[47:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2792.2-2798.5"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2792$2468
    assign $0\D_REG[17:0] \D_REG
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2793.3-2797.6"
    switch \RSTD
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2793.7-2793.11"
      case 1'1
        assign $0\D_REG[17:0] 18'000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2795.7-2795.11"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2795.12-2797.6"
        switch \CED
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2795.16-2795.19"
          case 1'1
            assign $0\D_REG[17:0] \D
          case 
        end
    end
    sync posedge \CLK
      update \D_REG $0\D_REG[17:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2800.2-2806.5"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2800$2469
    assign $0\M_REG[35:0] \M_REG
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2801.3-2805.6"
    switch \RSTM
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2801.7-2801.11"
      case 1'1
        assign $0\M_REG[35:0] 36'000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2803.7-2803.11"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2803.12-2805.6"
        switch \CEM
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2803.16-2803.19"
          case 1'1
            assign $0\M_REG[35:0] \M_MULT
          case 
        end
    end
    sync posedge \CLK
      update \M_REG $0\M_REG[35:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2808.2-2814.5"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2808$2470
    assign $0\P_REG[47:0] \P_REG
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2809.3-2813.6"
    switch \RSTP
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2809.7-2809.11"
      case 1'1
        assign $0\P_REG[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2811.7-2811.11"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2811.12-2813.6"
        switch \CEP
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2811.16-2811.19"
          case 1'1
            assign $0\P_REG[47:0] \P_IN
          case 
        end
    end
    sync posedge \CLK
      update \P_REG $0\P_REG[47:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2816.2-2822.5"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2816$2471
    assign $0\OPMODE_REG[7:0] \OPMODE_REG
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2817.3-2821.6"
    switch \RSTOPMODE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2817.7-2817.16"
      case 1'1
        assign $0\OPMODE_REG[7:0] 8'00000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2819.7-2819.11"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2819.12-2821.6"
        switch \CEOPMODE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2819.16-2819.24"
          case 1'1
            assign $0\OPMODE_REG[7:0] \OPMODE
          case 
        end
    end
    sync posedge \CLK
      update \OPMODE_REG $0\OPMODE_REG[7:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2824.2-2832.5"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2824$2472
    assign $0\CARRYIN_REG[0:0] \CARRYIN_REG
    assign $0\CARRYOUT_REG[0:0] \CARRYOUT_REG
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2825.3-2831.6"
    switch \RSTCARRYIN
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2825.7-2825.17"
      case 1'1
        assign $0\CARRYIN_REG[0:0] 1'0
        assign $0\CARRYOUT_REG[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2828.7-2828.11"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2828.12-2831.6"
        switch \CECARRYIN
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2828.16-2828.25"
          case 1'1
            assign $0\CARRYIN_REG[0:0] \CARRYIN_IN
            assign $0\CARRYOUT_REG[0:0] \CARRYOUT_IN
          case 
        end
    end
    sync posedge \CLK
      update \CARRYIN_REG $0\CARRYIN_REG[0:0]
      update \CARRYOUT_REG $0\CARRYOUT_REG[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2933.1-2941.4"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2933$2458
    assign $0\XMUX[47:0] \XMUX
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2934.2-2940.9"
    switch \OPMODE_OUT [1:0]
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'00
        assign $0\XMUX[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'01
        assign $0\XMUX[47:0] { \M [35] \M [35] \M [35] \M [35] \M [35] \M [35] \M [35] \M [35] \M [35] \M [35] \M [35] \M [35] \M }
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'10
        assign $0\XMUX[47:0] \P
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'11
        assign $0\XMUX[47:0] { \D_OUT [11:0] \A1_OUT \B1_OUT }
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 
        assign $0\XMUX[47:0] 48'x
    end
    sync always
      update \XMUX $0\XMUX[47:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2943.1-2951.4"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2943$2459
    assign $0\ZMUX[47:0] \ZMUX
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2944.2-2950.9"
    switch \OPMODE_OUT [3:2]
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'00
        assign $0\ZMUX[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'01
        assign $0\ZMUX[47:0] \PCIN
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'10
        assign $0\ZMUX[47:0] \P
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'11
        assign $0\ZMUX[47:0] \C_OUT
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 
        assign $0\ZMUX[47:0] 48'x
    end
    sync always
      update \ZMUX $0\ZMUX[47:0]
  end
  connect \A0_OUT \A
  connect \A1_OUT \A1_REG
  connect \B0_OUT \B
  connect \B1_OUT \B1_REG
  connect \C_OUT \C_REG
  connect \D_OUT \D_REG
  connect \M \M_REG
  connect \P \P_REG
  connect \OPMODE_OUT \OPMODE_REG
  connect \CARRYIN_OUT \CARRYIN_REG
  connect \CARRYOUT \CARRYOUT_REG
  connect \CARRYOUTF \CARRYOUT
  connect \B1_IN $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2923$2453_Y
  connect \PREADDER $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2924$2456_Y
  connect \M_MULT $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2927$2457_Y
  connect \CARRYIN_IN \OPMODE_OUT [5]
  connect \X_EXT { 1'0 \XMUX }
  connect \Z_EXT { 1'0 \ZMUX }
  connect { \CARRYOUT_IN \P_IN } $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2958$2464_Y
  connect \BCOUT \B1_OUT
  connect \PCOUT \P
end
attribute \abc9_box 1'0
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3208.1-3951.10"
module \DSP48E1
  parameter \ACASCREG 1
  parameter \ADREG 1
  parameter \ALUMODEREG 1
  parameter \AREG 1
  parameter \AUTORESET_PATDET "NO_RESET"
  parameter \A_INPUT "DIRECT"
  parameter \BCASCREG 1
  parameter \BREG 1
  parameter \B_INPUT "DIRECT"
  parameter \CARRYINREG 1
  parameter \CARRYINSELREG 1
  parameter \CREG 1
  parameter \DREG 1
  parameter \INMODEREG 1
  parameter \MREG 1
  parameter \OPMODEREG 1
  parameter \PREG 1
  parameter \SEL_MASK "MASK"
  parameter \SEL_PATTERN "PATTERN"
  parameter \USE_DPORT "FALSE"
  parameter \USE_MULT "MULTIPLY"
  parameter \USE_PATTERN_DETECT "NO_PATDET"
  parameter \USE_SIMD "ONE48"
  parameter \MASK 48'001111111111111111111111111111111111111111111111
  parameter \PATTERN 48'000000000000000000000000000000000000000000000000
  parameter \IS_ALUMODE_INVERTED 4'0000
  parameter \IS_CARRYIN_INVERTED 1'0
  parameter \IS_CLK_INVERTED 1'0
  parameter \IS_INMODE_INVERTED 5'00000
  parameter \IS_OPMODE_INVERTED 7'0000000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3767.30-3767.137"
  wire $0\A24_xnor_B17[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3658.31-3658.109"
  wire width 25 $0\ADr[24:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3634.36-3634.132"
  wire width 4 $0\ALUMODEr[3:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3576.13-3583.20"
  wire width 30 $0\Ar1[29:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3576.13-3583.20"
  wire width 30 $0\Ar2[29:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3604.13-3611.20"
  wire width 18 $0\Br1[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3604.13-3611.20"
  wire width 18 $0\Br2[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3886.13-3897.20"
  wire $0\CARRYCASCOUT[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3637.39-3637.138"
  wire width 3 $0\CARRYINSELr[2:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3763.36-3763.135"
  wire $0\CARRYINr[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3886.13-3897.20"
  wire width 4 $0\CARRYOUT[3:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3619.30-3619.97"
  wire width 48 $0\Cr[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3623.30-3623.97"
  wire width 25 $0\Dr[24:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3628.35-3628.126"
  wire width 5 $0\INMODEr[4:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3886.13-3897.20"
  wire $0\MULTSIGNOUT[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3676.30-3676.98"
  wire width 43 $0\Mr[42:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3631.35-3631.122"
  wire width 7 $0\OPMODEr[6:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3928.13-3939.20"
  wire $0\PATTERNBDETECT[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3928.13-3939.20"
  wire $0\PATTERNDETECT[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3886.13-3897.20"
  wire width 48 $0\P[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685.5-3756.8"
  wire width 48 $0\X[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685.5-3756.8"
  wire width 48 $0\Y[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685.5-3756.8"
  wire width 48 $0\Z[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3773.5-3809.8"
  wire $0\cin_muxed[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3928.13-3939.20"
  wire $0\genblk37.PATTERNBDETECTPAST[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3928.13-3939.20"
  wire $0\genblk37.PATTERNDETECTPAST[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\A24_xnor_B17[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 25 $1\ADr[24:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $1\ALUMODEr[3:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 30 $1\Ar2[29:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\Br2[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\CARRYCASCOUT[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 3 $1\CARRYINSELr[2:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\CARRYINr[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $1\CARRYOUT[3:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 48 $1\Cr[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 25 $1\Dr[24:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $1\INMODEr[4:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\MULTSIGNOUT[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3672.24-3672.34"
  wire width 43 $1\Mr[42:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 7 $1\OPMODEr[6:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\PATTERNBDETECT[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\PATTERNDETECT[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 48 $1\P[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685.5-3756.8"
  wire width 48 $1\X[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685.5-3756.8"
  wire width 48 $1\Y[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685.5-3756.8"
  wire width 48 $1\Z[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3773.5-3809.8"
  wire $1\cin_muxed[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\genblk37.PATTERNBDETECTPAST[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\genblk37.PATTERNDETECTPAST[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685.5-3756.8"
  wire width 48 $2\X[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685.5-3756.8"
  wire width 48 $2\Z[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3773.5-3809.8"
  wire $2\cin_muxed[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685.5-3756.8"
  wire width 48 $3\Z[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3773.5-3809.8"
  wire $3\cin_muxed[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685.5-3756.8"
  wire width 48 $4\Z[47:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3773.5-3809.8"
  wire $4\cin_muxed[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653.77-3653.98"
  wire width 25 signed $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2503_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.90"
  wire width 13 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2552_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.108"
  wire width 13 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2553_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.90"
  wire width 13 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2554_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.108"
  wire width 13 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2555_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.90"
  wire width 13 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2556_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.108"
  wire width 13 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2557_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.90"
  wire width 14 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2558_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.108"
  wire width 14 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2559_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816.28-3816.33"
  wire width 48 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2524_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816.38-3816.50"
  wire width 48 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2525_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816.55-3816.67"
  wire width 48 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2527_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876.30-3876.55"
  wire $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2536_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671.30-3671.50"
  wire $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671$2507_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680.31-3680.52"
  wire $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680$2509_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875.29-3875.52"
  wire $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2533_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735.34-3735.58"
  wire $eqx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735$2512_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735.21-3735.58"
  wire $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735$2513_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811.21-3811.47"
  wire $logic_or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811$2518_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875.29-3875.78"
  wire $logic_or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2535_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3670.28-3670.43"
  wire width 43 signed $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3670$2506_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875.56-3875.78"
  wire $ne$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2534_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3776.33-3776.42"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3776$2516_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3790.33-3790.39"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3790$2517_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814.42-3814.44"
  wire width 48 signed $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814$2520_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874.43-3874.51"
  wire width 48 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874$2531_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876.59-3876.73"
  wire width 4 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2537_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940.69-3940.83"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2562_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940.52-3940.67"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2563_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941.71-3941.85"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2565_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941.54-3941.69"
  wire $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2566_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816.27-3816.51"
  wire width 48 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2526_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816.27-3816.68"
  wire width 48 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2528_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940.31-3940.84"
  wire $reduce_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2564_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941.32-3941.86"
  wire $reduce_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2567_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653.51-3653.72"
  wire width 25 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2502_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3650.37-3650.59"
  wire width 30 signed $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3650$2499_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3651.37-3651.68"
  wire width 25 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3651$2500_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3652.37-3652.60"
  wire width 25 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3652$2501_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653.37-3653.99"
  wire width 25 signed $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2504_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3664.33-3664.55"
  wire width 18 signed $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3664$2505_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671.29-3671.63"
  wire width 43 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671$2508_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680.30-3680.66"
  wire width 43 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680$2510_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811.20-3811.67"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811$2519_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814.28-3814.48"
  wire width 48 signed $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814$2521_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3818.33-3818.64"
  wire width 48 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3818$2529_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3819.33-3819.63"
  wire width 48 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3819$2530_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874.29-3874.61"
  wire width 48 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874$2532_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875.28-3876.90"
  wire width 4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2539_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876.29-3876.89"
  wire width 4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2538_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3759.26-3759.50"
  wire $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3759$2514_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815.27-3815.32"
  wire width 48 $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815$2522_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815.27-3815.43"
  wire width 48 $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815$2523_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3220.25-3220.26"
  wire width 30 input 12 signed \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3760.19-3760.31"
  wire \A24_xnor_B17
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3759.10-3759.23"
  wire \A24_xnor_B17d
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3221.18-3221.22"
  wire width 30 input 13 \ACIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3209.19-3209.24"
  wire width 30 output 1 \ACOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653.24-3653.33"
  wire width 25 signed \AD_result
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3654.24-3654.27"
  wire width 25 signed \ADr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3222.17-3222.24"
  wire width 4 input 14 \ALUMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3557.23-3557.31"
  wire width 4 \ALUMODEr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3663.24-3663.30"
  wire width 25 signed \A_MULT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3540.24-3540.31"
  wire width 30 signed \A_muxed
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3551.23-3551.26"
  wire width 30 signed \Ar1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3651.24-3651.34"
  wire width 25 signed \Ar12_gated
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3650.24-3650.34"
  wire width 25 signed \Ar12_muxed
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3551.28-3551.31"
  wire width 30 signed \Ar2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3223.25-3223.26"
  wire width 18 input 15 signed \B
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3224.18-3224.22"
  wire width 18 input 16 \BCIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3210.19-3210.24"
  wire width 18 output 2 \BCOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3664.24-3664.30"
  wire width 18 signed \B_MULT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3541.24-3541.31"
  wire width 18 signed \B_muxed
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3553.23-3553.26"
  wire width 18 signed \Br1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3553.28-3553.31"
  wire width 18 signed \Br2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3225.18-3225.19"
  wire width 48 input 17 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3226.11-3226.22"
  wire input 18 \CARRYCASCIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3211.16-3211.28"
  wire output 3 \CARRYCASCOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3877.10-3877.23"
  wire \CARRYCASCOUTd
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3227.11-3227.18"
  wire input 19 \CARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3228.17-3228.27"
  wire width 3 input 20 \CARRYINSEL
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3558.23-3558.34"
  wire width 3 \CARRYINSELr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3760.9-3760.17"
  wire \CARRYINr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3212.22-3212.30"
  wire width 4 output 4 \CARRYOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875.16-3875.25"
  wire width 4 \CARRYOUTd
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3229.11-3229.15"
  wire input 21 \CEA1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3230.11-3230.15"
  wire input 22 \CEA2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3231.11-3231.15"
  wire input 23 \CEAD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3232.11-3232.20"
  wire input 24 \CEALUMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3233.11-3233.15"
  wire input 25 \CEB1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3234.11-3234.15"
  wire input 26 \CEB2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3235.11-3235.14"
  wire input 27 \CEC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3236.11-3236.20"
  wire input 28 \CECARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3237.11-3237.17"
  wire input 29 \CECTRL
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3238.11-3238.14"
  wire input 30 \CED
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3239.11-3239.19"
  wire input 31 \CEINMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3240.11-3240.14"
  wire input 32 \CEM
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3241.11-3241.14"
  wire input 33 \CEP
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3242.29-3242.32"
  wire input 34 \CLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3554.23-3554.25"
  wire width 48 signed \Cr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3243.18-3243.19"
  wire width 25 input 35 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3552.23-3552.25"
  wire width 25 signed \Dr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3652.24-3652.32"
  wire width 25 signed \Dr_gated
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3244.17-3244.23"
  wire width 5 input 36 \INMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3555.23-3555.30"
  wire width 5 \INMODEr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3670.24-3670.25"
  wire width 43 signed \M
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3245.11-3245.21"
  wire input 37 \MULTSIGNIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3213.16-3213.27"
  wire output 5 \MULTSIGNOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3878.10-3878.22"
  wire \MULTSIGNOUTd
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3672.24-3672.26"
  wire width 43 signed \Mr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680.24-3680.27"
  wire width 43 signed \Mrx
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671.24-3671.26"
  wire width 43 signed \Mx
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3246.17-3246.23"
  wire width 7 input 38 \OPMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3556.23-3556.30"
  wire width 7 \OPMODEr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3214.12-3214.20"
  wire output 6 \OVERFLOW
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3215.30-3215.31"
  wire width 48 output 7 signed \P
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3216.16-3216.30"
  wire output 8 \PATTERNBDETECT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3911.30-3911.45"
  wire \PATTERNBDETECTd
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3217.16-3217.29"
  wire output 9 \PATTERNDETECT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3911.14-3911.28"
  wire \PATTERNDETECTd
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3247.18-3247.22"
  wire width 48 input 39 \PCIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3218.19-3218.24"
  wire width 48 output 10 \PCOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874.24-3874.26"
  wire width 48 signed \Pd
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3248.11-3248.15"
  wire input 40 \RSTA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3249.11-3249.24"
  wire input 41 \RSTALLCARRYIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3250.11-3250.21"
  wire input 42 \RSTALUMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3251.11-3251.15"
  wire input 43 \RSTB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3252.11-3252.15"
  wire input 44 \RSTC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3253.11-3253.18"
  wire input 45 \RSTCTRL
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3254.11-3254.15"
  wire input 46 \RSTD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3255.11-3255.20"
  wire input 47 \RSTINMODE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3256.11-3256.15"
  wire input 48 \RSTM
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3257.11-3257.15"
  wire input 49 \RSTP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3219.12-3219.21"
  wire output 11 \UNDERFLOW
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3683.23-3683.24"
  wire width 48 signed \X
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3683.26-3683.27"
  wire width 48 signed \Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3683.29-3683.30"
  wire width 48 signed \Z
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814.17-3814.25"
  wire width 48 \Z_muxinv
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811.10-3811.17"
  wire \alu_cin
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3823.17-3823.24"
  wire width 48 \alu_sum
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3825.16-3825.30"
  wire width 4 \carryout_reset
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3771.9-3771.18"
  wire \cin_muxed
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3822.45-3822.58"
  wire width 4 \ext_carry_out
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3923.36-3923.54"
  wire \genblk37.PATTERNBDETECTPAST
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3923.17-3923.34"
  wire \genblk37.PATTERNDETECTPAST
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3822.16-3822.28"
  wire width 4 \int_carry_in
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3822.30-3822.43"
  wire width 4 \int_carry_out
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816.17-3816.24"
  wire width 48 \maj_xyz
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3819.17-3819.30"
  wire width 48 \maj_xyz_gated
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3821.17-3821.35"
  wire width 49 \maj_xyz_simd_gated
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815.17-3815.24"
  wire width 48 \xor_xyz
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3818.17-3818.30"
  wire width 48 \xor_xyz_muxed
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653.77-3653.98"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2503
    parameter \A_SIGNED 1
    parameter \A_WIDTH 25
    parameter \B_SIGNED 1
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 25
    connect \A \Dr_gated
    connect \B \Ar12_gated
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2503_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.90"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 13
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A { 1'0 \maj_xyz_simd_gated [11:0] }
    connect \B \xor_xyz_muxed [11:0]
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2552_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.108"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 13
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 13
    connect \A $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2552_Y
    connect \B \int_carry_in [0]
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2553_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.90"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 13
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A { 1'0 \maj_xyz_simd_gated [23:12] }
    connect \B \xor_xyz_muxed [23:12]
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2554_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.108"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 13
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 13
    connect \A $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2554_Y
    connect \B \int_carry_in [1]
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2555_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.90"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 13
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 13
    connect \A { 1'0 \maj_xyz_simd_gated [35:24] }
    connect \B \xor_xyz_muxed [35:24]
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2556_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.108"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 13
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 13
    connect \A $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2556_Y
    connect \B \int_carry_in [2]
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2557_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.90"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 14
    connect \A { 1'0 \maj_xyz_simd_gated [48:36] }
    connect \B \xor_xyz_muxed [47:36]
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2558_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870.62-3871.108"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 14
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 14
    connect \A $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2558_Y
    connect \B \int_carry_in [3]
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2559_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816.28-3816.33"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A \X
    connect \B \Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2524_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816.38-3816.50"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A \X
    connect \B \Z_muxinv
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2525_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816.55-3816.67"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A \Y
    connect \B \Z_muxinv
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2527_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876.30-3876.55"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ALUMODEr [0]
    connect \B \ALUMODEr [1]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2536_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671.30-3671.50"
  cell $eq $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671$2507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \CARRYINSEL
    connect \B 3'010
    connect \Y $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671$2507_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680.31-3680.52"
  cell $eq $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680$2509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \CARRYINSELr
    connect \B 3'010
    connect \Y $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680$2509_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875.29-3875.52"
  cell $eq $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \OPMODEr [3:0]
    connect \B 4'0101
    connect \Y $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2533_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735.34-3735.58"
  cell $eqx $eqx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735$2512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \OPMODEr [3:0]
    connect \B 4'1000
    connect \Y $eqx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735$2512_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735.21-3735.58"
  cell $logic_and $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735$2513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 1'1
    connect \B $eqx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735$2512_Y
    connect \Y $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735$2513_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811.21-3811.47"
  cell $logic_or $logic_or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811$2518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ALUMODEr [3]
    connect \B \ALUMODEr [2]
    connect \Y $logic_or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811$2518_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875.29-3875.78"
  cell $logic_or $logic_or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2533_Y
    connect \B $ne$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2534_Y
    connect \Y $logic_or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2535_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3670.28-3670.43"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3670$2506
    parameter \A_SIGNED 1
    parameter \A_WIDTH 25
    parameter \B_SIGNED 1
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 43
    connect \A \A_MULT
    connect \B \B_MULT
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3670$2506_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875.56-3875.78"
  cell $ne $ne$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ALUMODEr [3:2]
    connect \B 2'00
    connect \Y $ne$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2534_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3776.33-3776.42"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3776$2516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \PCIN [47]
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3776$2516_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3790.33-3790.39"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3790$2517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \P [47]
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3790$2517_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814.42-3814.44"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814$2520
    parameter \A_SIGNED 1
    parameter \A_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A \Z
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814$2520_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874.43-3874.51"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874$2531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A \alu_sum
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874$2531_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876.59-3876.73"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \ext_carry_out
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2537_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940.69-3940.83"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \PATTERNDETECT
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2562_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940.52-3940.67"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \PATTERNBDETECT
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2563_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941.71-3941.85"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \PATTERNDETECT
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2565_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941.54-3941.69"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \PATTERNBDETECT
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2566_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816.27-3816.51"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2524_Y
    connect \B $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2525_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2526_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816.27-3816.68"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2526_Y
    connect \B $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2527_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2528_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940.31-3940.84"
  cell $reduce_and $reduce_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \genblk37.PATTERNDETECTPAST $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2563_Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2562_Y }
    connect \Y $reduce_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2564_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941.32-3941.86"
  cell $reduce_and $reduce_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \genblk37.PATTERNBDETECTPAST $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2566_Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2565_Y }
    connect \Y $reduce_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2567_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653.51-3653.72"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2502
    parameter \A_SIGNED 1
    parameter \A_WIDTH 25
    parameter \B_SIGNED 1
    parameter \B_WIDTH 25
    parameter \Y_WIDTH 25
    connect \A \Dr_gated
    connect \B \Ar12_gated
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2502_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3650.37-3650.59"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3650$2499
    parameter \WIDTH 30
    connect \A \Ar2
    connect \B \Ar1
    connect \S \INMODEr [0]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3650$2499_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3651.37-3651.68"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3651$2500
    parameter \WIDTH 25
    connect \A \Ar12_muxed
    connect \B 25'0000000000000000000000000
    connect \S \INMODEr [1]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3651$2500_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3652.37-3652.60"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3652$2501
    parameter \WIDTH 25
    connect \A 25'0000000000000000000000000
    connect \B \Dr
    connect \S \INMODEr [2]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3652$2501_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653.37-3653.99"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2504
    parameter \WIDTH 25
    connect \A $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2503_Y
    connect \B $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2502_Y
    connect \S \INMODEr [3]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2504_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3664.33-3664.55"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3664$2505
    parameter \WIDTH 18
    connect \A \Br2
    connect \B \Br1
    connect \S \INMODEr [4]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3664$2505_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671.29-3671.63"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671$2508
    parameter \WIDTH 43
    connect \A \M
    connect \B 43'x
    connect \S $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671$2507_Y
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671$2508_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680.30-3680.66"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680$2510
    parameter \WIDTH 43
    connect \A \Mr
    connect \B 43'x
    connect \S $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680$2509_Y
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680$2510_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811.20-3811.67"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811$2519
    parameter \WIDTH 1
    connect \A \cin_muxed
    connect \B 1'0
    connect \S $logic_or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811$2518_Y
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811$2519_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814.28-3814.48"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814$2521
    parameter \WIDTH 48
    connect \A \Z
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814$2520_Y
    connect \S \ALUMODEr [0]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814$2521_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3818.33-3818.64"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3818$2529
    parameter \WIDTH 48
    connect \A \xor_xyz
    connect \B \maj_xyz
    connect \S \ALUMODEr [3]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3818$2529_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3819.33-3819.63"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3819$2530
    parameter \WIDTH 48
    connect \A \maj_xyz
    connect \B 48'000000000000000000000000000000000000000000000000
    connect \S \ALUMODEr [2]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3819$2530_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874.29-3874.61"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874$2532
    parameter \WIDTH 48
    connect \A \alu_sum
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874$2531_Y
    connect \S \ALUMODEr [1]
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874$2532_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875.28-3876.90"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2539
    parameter \WIDTH 4
    connect \A $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2538_Y
    connect \B 4'x
    connect \S $logic_or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2535_Y
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2539_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876.29-3876.89"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2538
    parameter \WIDTH 4
    connect \A \ext_carry_out
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2537_Y
    connect \S $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2536_Y
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3876$2538_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3759.26-3759.50"
  cell $xnor $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3759$2514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A_MULT [24]
    connect \B \B_MULT [17]
    connect \Y $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3759$2514_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815.27-3815.32"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815$2522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A \X
    connect \B \Y
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815$2522_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815.27-3815.43"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815$2523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 0
    parameter \B_WIDTH 48
    parameter \Y_WIDTH 48
    connect \A $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815$2522_Y
    connect \B \Z_muxinv
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815$2523_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2568
    sync always
    sync init
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2570
    assign { } { }
    assign $1\Ar2[29:0] 30'000000000000000000000000000000
    sync always
    sync init
      update \Ar2 $1\Ar2[29:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2571
    assign { } { }
    assign $1\Br2[17:0] 18'000000000000000000
    sync always
    sync init
      update \Br2 $1\Br2[17:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2572
    assign { } { }
    assign $1\Cr[47:0] 48'000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \Cr $1\Cr[47:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2573
    assign { } { }
    assign $1\Dr[24:0] 25'0000000000000000000000000
    sync always
    sync init
      update \Dr $1\Dr[24:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2574
    assign { } { }
    assign $1\INMODEr[4:0] 5'00000
    sync always
    sync init
      update \INMODEr $1\INMODEr[4:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2575
    assign { } { }
    assign $1\OPMODEr[6:0] 7'0000000
    sync always
    sync init
      update \OPMODEr $1\OPMODEr[6:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2576
    assign { } { }
    assign $1\ALUMODEr[3:0] 4'0000
    sync always
    sync init
      update \ALUMODEr $1\ALUMODEr[3:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2577
    assign { } { }
    assign $1\CARRYINSELr[2:0] 3'000
    sync always
    sync init
      update \CARRYINSELr $1\CARRYINSELr[2:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2578
    assign { } { }
    assign $1\ADr[24:0] 25'0000000000000000000000000
    sync always
    sync init
      update \ADr $1\ADr[24:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2579
    assign { } { }
    assign $1\CARRYINr[0:0] 1'0
    sync always
    sync init
      update \CARRYINr $1\CARRYINr[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2580
    assign { } { }
    assign $1\A24_xnor_B17[0:0] 1'0
    sync always
    sync init
      update \A24_xnor_B17 $1\A24_xnor_B17[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2581
    assign { } { }
    assign $1\P[47:0] 48'000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \P $1\P[47:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2582
    assign { } { }
    assign $1\CARRYOUT[3:0] \carryout_reset
    sync always
    sync init
      update \CARRYOUT $1\CARRYOUT[3:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2583
    assign { } { }
    assign $1\CARRYCASCOUT[0:0] 1'0
    sync always
    sync init
      update \CARRYCASCOUT $1\CARRYCASCOUT[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2584
    assign { } { }
    assign $1\MULTSIGNOUT[0:0] 1'0
    sync always
    sync init
      update \MULTSIGNOUT $1\MULTSIGNOUT[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2585
    assign { } { }
    assign $1\PATTERNDETECT[0:0] 1'0
    sync always
    sync init
      update \PATTERNDETECT $1\PATTERNDETECT[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2586
    assign { } { }
    assign $1\PATTERNBDETECT[0:0] 1'0
    sync always
    sync init
      update \PATTERNBDETECT $1\PATTERNBDETECT[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2587
    assign { } { }
    assign $1\genblk37.PATTERNDETECTPAST[0:0] 1'0
    sync always
    sync init
      update \genblk37.PATTERNDETECTPAST $1\genblk37.PATTERNDETECTPAST[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2588
    assign { } { }
    assign $1\genblk37.PATTERNBDETECTPAST[0:0] 1'0
    sync always
    sync init
      update \genblk37.PATTERNBDETECTPAST $1\genblk37.PATTERNBDETECTPAST[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3576.13-3583.20"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3576$2540
    assign $0\Ar1[29:0] \Ar1
    assign $0\Ar2[29:0] \Ar2
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3577.17-3583.20"
    switch \RSTA
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3577.21-3577.25"
      case 1'1
        assign $0\Ar1[29:0] 30'000000000000000000000000000000
        assign $0\Ar2[29:0] 30'000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3580.21-3580.25"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3581.21-3581.46"
        switch \CEA1
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3581.25-3581.29"
          case 1'1
            assign $0\Ar1[29:0] \A_muxed
          case 
        end
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3582.21-3582.46"
        switch \CEA2
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3582.25-3582.29"
          case 1'1
            assign $0\Ar2[29:0] \A_muxed
          case 
        end
    end
    sync posedge \CLK
      update \Ar1 $0\Ar1[29:0]
      update \Ar2 $0\Ar2[29:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3604.13-3611.20"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3604$2541
    assign $0\Br1[17:0] \Br1
    assign $0\Br2[17:0] \Br2
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3605.17-3611.20"
    switch \RSTB
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3605.21-3605.25"
      case 1'1
        assign $0\Br1[17:0] 18'000000000000000000
        assign $0\Br2[17:0] 18'000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3608.21-3608.25"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3609.21-3609.46"
        switch \CEB1
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3609.25-3609.29"
          case 1'1
            assign $0\Br1[17:0] \B_muxed
          case 
        end
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3610.21-3610.46"
        switch \CEB2
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3610.25-3610.29"
          case 1'1
            assign $0\Br2[17:0] \B_muxed
          case 
        end
    end
    sync posedge \CLK
      update \Br1 $0\Br1[17:0]
      update \Br2 $0\Br2[17:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3619.30-3619.97"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3619$2542
    assign $0\Cr[47:0] \Cr
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3619.52-3619.97"
    switch \RSTC
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3619.56-3619.60"
      case 1'1
        assign $0\Cr[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3619.75-3619.79"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3619.80-3619.97"
        switch \CEC
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3619.84-3619.87"
          case 1'1
            assign $0\Cr[47:0] \C
          case 
        end
    end
    sync posedge \CLK
      update \Cr $0\Cr[47:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3623.30-3623.97"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3623$2543
    assign $0\Dr[24:0] \Dr
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3623.52-3623.97"
    switch \RSTD
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3623.56-3623.60"
      case 1'1
        assign $0\Dr[24:0] 25'0000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3623.75-3623.79"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3623.80-3623.97"
        switch \CED
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3623.84-3623.87"
          case 1'1
            assign $0\Dr[24:0] \D
          case 
        end
    end
    sync posedge \CLK
      update \Dr $0\Dr[24:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3628.35-3628.126"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3628$2544
    assign $0\INMODEr[4:0] \INMODEr
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3628.57-3628.126"
    switch \RSTINMODE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3628.61-3628.70"
      case 1'1
        assign $0\INMODEr[4:0] 5'00000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3628.89-3628.93"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3628.94-3628.126"
        switch \CEINMODE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3628.98-3628.106"
          case 1'1
            assign $0\INMODEr[4:0] \INMODE
          case 
        end
    end
    sync posedge \CLK
      update \INMODEr $0\INMODEr[4:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3631.35-3631.122"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3631$2545
    assign $0\OPMODEr[6:0] \OPMODEr
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3631.57-3631.122"
    switch \RSTCTRL
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3631.61-3631.68"
      case 1'1
        assign $0\OPMODEr[6:0] 7'0000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3631.87-3631.91"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3631.92-3631.122"
        switch \CECTRL
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3631.96-3631.102"
          case 1'1
            assign $0\OPMODEr[6:0] \OPMODE
          case 
        end
    end
    sync posedge \CLK
      update \OPMODEr $0\OPMODEr[6:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3634.36-3634.132"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3634$2546
    assign $0\ALUMODEr[3:0] \ALUMODEr
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3634.58-3634.132"
    switch \RSTALUMODE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3634.62-3634.72"
      case 1'1
        assign $0\ALUMODEr[3:0] 4'0000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3634.92-3634.96"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3634.97-3634.132"
        switch \CEALUMODE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3634.101-3634.110"
          case 1'1
            assign $0\ALUMODEr[3:0] \ALUMODE
          case 
        end
    end
    sync posedge \CLK
      update \ALUMODEr $0\ALUMODEr[3:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3637.39-3637.138"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3637$2547
    assign $0\CARRYINSELr[2:0] \CARRYINSELr
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3637.61-3637.138"
    switch \RSTCTRL
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3637.65-3637.72"
      case 1'1
        assign $0\CARRYINSELr[2:0] 3'000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3637.95-3637.99"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3637.100-3637.138"
        switch \CECTRL
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3637.104-3637.110"
          case 1'1
            assign $0\CARRYINSELr[2:0] \CARRYINSEL
          case 
        end
    end
    sync posedge \CLK
      update \CARRYINSELr $0\CARRYINSELr[2:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3658.31-3658.109"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3658$2548
    assign $0\ADr[24:0] \ADr
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3658.53-3658.109"
    switch \RSTD
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3658.57-3658.61"
      case 1'1
        assign $0\ADr[24:0] 25'0000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3658.77-3658.81"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3658.82-3658.109"
        switch \CEAD
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3658.86-3658.90"
          case 1'1
            assign $0\ADr[24:0] \AD_result
          case 
        end
    end
    sync posedge \CLK
      update \ADr $0\ADr[24:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3672.24-3672.34"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3672$2569
    assign { } { }
    assign $1\Mr[42:0] 43'0000000000000000000000000000000000000000000
    sync always
    sync init
      update \Mr $1\Mr[42:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3676.30-3676.98"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3676$2549
    assign $0\Mr[42:0] \Mr
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3676.52-3676.98"
    switch \RSTM
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3676.56-3676.60"
      case 1'1
        assign $0\Mr[42:0] 43'0000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3676.75-3676.79"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3676.80-3676.98"
        switch \CEM
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3676.84-3676.87"
          case 1'1
            assign $0\Mr[42:0] \Mx
          case 
        end
    end
    sync posedge \CLK
      update \Mr $0\Mr[42:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685.5-3756.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3685$2511
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\X[47:0] $1\X[47:0]
    assign $0\Y[47:0] $1\Y[47:0]
    assign $0\Z[47:0] $1\Z[47:0]
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3687.9-3705.16"
    switch \OPMODEr [1:0]
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign $1\X[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign $1\X[47:0] { \Mrx [42] \Mrx [42] \Mrx [42] \Mrx [42] \Mrx [42] \Mrx }
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign $1\X[47:0] $2\X[47:0]
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3695.17-3702.20"
        switch 1'1
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3695.21-3695.30"
          case 1'1
            assign { } { }
            assign $2\X[47:0] \P
          case 
            assign $2\X[47:0] \X
        end
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'11
        assign { } { }
        assign $1\X[47:0] { \Ar2 \Br2 }
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\X[47:0] 48'x
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3708.9-3718.16"
    switch \OPMODEr [3:2]
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'00
        assign { } { }
        assign $1\Y[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'01
        assign { } { }
        assign $1\Y[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'10
        assign { } { }
        assign $1\Y[47:0] 48'111111111111111111111111111111111111111111111111
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 2'11
        assign { } { }
        assign $1\Y[47:0] \Cr
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\Y[47:0] 48'x
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3721.9-3755.16"
    switch \OPMODEr [6:4]
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'000
        assign { } { }
        assign $1\Z[47:0] 48'000000000000000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'001
        assign { } { }
        assign $1\Z[47:0] \PCIN
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'010
        assign { } { }
        assign $1\Z[47:0] $2\Z[47:0]
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3725.17-3732.20"
        switch 1'1
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3725.21-3725.30"
          case 1'1
            assign { } { }
            assign $2\Z[47:0] \P
          case 
            assign $2\Z[47:0] \Z
        end
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'011
        assign { } { }
        assign $1\Z[47:0] \Cr
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'100
        assign { } { }
        assign $1\Z[47:0] $3\Z[47:0]
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735.17-3743.20"
        switch $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735$2513_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3735.21-3735.58"
          case 1'1
            assign { } { }
            assign $3\Z[47:0] \P
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3737.17-3737.21"
          case 
            assign { } { }
            assign $3\Z[47:0] 48'x
        end
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'101
        assign { } { }
        assign $1\Z[47:0] { \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47] \PCIN [47:17] }
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'110
        assign { } { }
        assign $1\Z[47:0] $4\Z[47:0]
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3746.17-3753.20"
        switch 1'1
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3746.21-3746.30"
          case 1'1
            assign { } { }
            assign $4\Z[47:0] { \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47] \P [47:17] }
          case 
            assign $4\Z[47:0] \Z
        end
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\Z[47:0] 48'x
    end
    sync always
      update \X $0\X[47:0]
      update \Y $0\Y[47:0]
      update \Z $0\Z[47:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3763.36-3763.135"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3763$2550
    assign $0\CARRYINr[0:0] \CARRYINr
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3763.58-3763.135"
    switch \RSTALLCARRYIN
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3763.62-3763.75"
      case 1'1
        assign $0\CARRYINr[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3763.95-3763.99"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3763.100-3763.135"
        switch \CECARRYIN
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3763.104-3763.113"
          case 1'1
            assign $0\CARRYINr[0:0] \CARRYIN
          case 
        end
    end
    sync posedge \CLK
      update \CARRYINr $0\CARRYINr[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3767.30-3767.137"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3767$2551
    assign $0\A24_xnor_B17[0:0] \A24_xnor_B17
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3767.52-3767.137"
    switch \RSTALLCARRYIN
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3767.56-3767.69"
      case 1'1
        assign $0\A24_xnor_B17[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3767.93-3767.97"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3767.98-3767.137"
        switch \CEM
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3767.102-3767.105"
          case 1'1
            assign $0\A24_xnor_B17[0:0] \A24_xnor_B17d
          case 
        end
    end
    sync posedge \CLK
      update \A24_xnor_B17 $0\A24_xnor_B17[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3773.5-3809.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3773$2515
    assign { } { }
    assign $0\cin_muxed[0:0] $1\cin_muxed[0:0]
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3774.9-3808.16"
    switch \CARRYINSELr
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'000
        assign { } { }
        assign $1\cin_muxed[0:0] \CARRYINr
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'001
        assign { } { }
        assign $1\cin_muxed[0:0] $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3776$2516_Y
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'010
        assign { } { }
        assign $1\cin_muxed[0:0] \CARRYCASCIN
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'011
        assign { } { }
        assign $1\cin_muxed[0:0] \PCIN [47]
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'100
        assign { } { }
        assign $1\cin_muxed[0:0] $2\cin_muxed[0:0]
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3780.17-3787.20"
        switch 1'1
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3780.21-3780.30"
          case 1'1
            assign { } { }
            assign $2\cin_muxed[0:0] \CARRYCASCOUT
          case 
            assign $2\cin_muxed[0:0] \cin_muxed
        end
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'101
        assign { } { }
        assign $1\cin_muxed[0:0] $3\cin_muxed[0:0]
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3789.17-3796.20"
        switch 1'1
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3789.21-3789.30"
          case 1'1
            assign { } { }
            assign $3\cin_muxed[0:0] $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3790$2517_Y
          case 
            assign $3\cin_muxed[0:0] \cin_muxed
        end
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'110
        assign { } { }
        assign $1\cin_muxed[0:0] \A24_xnor_B17
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 3'111
        assign { } { }
        assign $1\cin_muxed[0:0] $4\cin_muxed[0:0]
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3799.17-3806.20"
        switch 1'1
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3799.21-3799.30"
          case 1'1
            assign { } { }
            assign $4\cin_muxed[0:0] \P [47]
          case 
            assign $4\cin_muxed[0:0] \cin_muxed
        end
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
      case 
        assign { } { }
        assign $1\cin_muxed[0:0] 1'x
    end
    sync always
      update \cin_muxed $0\cin_muxed[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3886.13-3897.20"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3886$2560
    assign $0\P[47:0] \P
    assign $0\CARRYOUT[3:0] \CARRYOUT
    assign $0\CARRYCASCOUT[0:0] \CARRYCASCOUT
    assign $0\MULTSIGNOUT[0:0] \MULTSIGNOUT
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3887.17-3897.20"
    switch \RSTP
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3887.21-3887.25"
      case 1'1
        assign $0\P[47:0] 48'000000000000000000000000000000000000000000000000
        assign $0\CARRYOUT[3:0] \carryout_reset
        assign $0\CARRYCASCOUT[0:0] 1'0
        assign $0\MULTSIGNOUT[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3892.21-3892.25"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3892.26-3897.20"
        switch \CEP
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3892.30-3892.33"
          case 1'1
            assign $0\P[47:0] \Pd
            assign $0\CARRYOUT[3:0] \CARRYOUTd
            assign $0\CARRYCASCOUT[0:0] \CARRYCASCOUTd
            assign $0\MULTSIGNOUT[0:0] \MULTSIGNOUTd
          case 
        end
    end
    sync posedge \CLK
      update \P $0\P[47:0]
      update \CARRYOUT $0\CARRYOUT[3:0]
      update \CARRYCASCOUT $0\CARRYCASCOUT[0:0]
      update \MULTSIGNOUT $0\MULTSIGNOUT[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3928.13-3939.20"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3928$2561
    assign $0\PATTERNBDETECT[0:0] \PATTERNBDETECT
    assign $0\PATTERNDETECT[0:0] \PATTERNDETECT
    assign $0\genblk37.PATTERNDETECTPAST[0:0] \genblk37.PATTERNDETECTPAST
    assign $0\genblk37.PATTERNBDETECTPAST[0:0] \genblk37.PATTERNBDETECTPAST
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3929.17-3939.20"
    switch \RSTP
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3929.21-3929.25"
      case 1'1
        assign $0\PATTERNDETECT[0:0] 1'0
        assign $0\PATTERNBDETECT[0:0] 1'0
        assign $0\genblk37.PATTERNDETECTPAST[0:0] 1'0
        assign $0\genblk37.PATTERNBDETECTPAST[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3934.21-3934.25"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3934.26-3939.20"
        switch \CEP
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3934.30-3934.33"
          case 1'1
            assign $0\PATTERNDETECT[0:0] \PATTERNDETECTd
            assign $0\PATTERNBDETECT[0:0] \PATTERNBDETECTd
            assign $0\genblk37.PATTERNDETECTPAST[0:0] \PATTERNDETECT
            assign $0\genblk37.PATTERNBDETECTPAST[0:0] \PATTERNBDETECT
          case 
        end
    end
    sync posedge \CLK
      update \PATTERNBDETECT $0\PATTERNBDETECT[0:0]
      update \PATTERNDETECT $0\PATTERNDETECT[0:0]
      update \genblk37.PATTERNDETECTPAST $0\genblk37.PATTERNDETECTPAST[0:0]
      update \genblk37.PATTERNBDETECTPAST $0\genblk37.PATTERNBDETECTPAST[0:0]
  end
  connect \Ar12_muxed $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3650$2499_Y [24:0]
  connect \Ar12_gated $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3651$2500_Y
  connect \Dr_gated $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3652$2501_Y
  connect \AD_result $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3653$2504_Y
  connect \B_MULT $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3664$2505_Y
  connect \M $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3670$2506_Y
  connect \Mx $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3671$2508_Y
  connect \Mrx $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3680$2510_Y
  connect \A24_xnor_B17d $xnor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3759$2514_Y
  connect \alu_cin $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3811$2519_Y
  connect \Z_muxinv $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3814$2521_Y
  connect \xor_xyz $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3815$2523_Y
  connect \maj_xyz $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3816$2528_Y
  connect \xor_xyz_muxed $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3818$2529_Y
  connect \maj_xyz_gated $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3819$2530_Y
  connect \int_carry_in [0] 1'0
  connect \Pd $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3874$2532_Y
  connect \CARRYOUTd $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3875$2539_Y
  connect \CARRYCASCOUTd \ext_carry_out [3]
  connect \MULTSIGNOUTd \Mrx [42]
  connect \PCOUT \P
  connect \A_muxed \A
  connect \B_muxed \B
  connect \ACOUT \Ar2
  connect \BCOUT \Br2
  connect \A_MULT \Ar12_gated
  connect \maj_xyz_simd_gated { \maj_xyz_gated \alu_cin }
  connect \int_carry_in [3:1] \int_carry_out [2:0]
  connect \ext_carry_out { \int_carry_out [3] 3'x }
  connect \carryout_reset 4'0xxx
  connect { \int_carry_out [0] \alu_sum [11:0] } $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2553_Y
  connect { \int_carry_out [1] \alu_sum [23:12] } $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2555_Y
  connect { \int_carry_out [2] \alu_sum [35:24] } $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2557_Y
  connect { \int_carry_out [3] \alu_sum [47:36] } $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3870$2559_Y [12:0]
  connect \PATTERNDETECTd 1'1
  connect \PATTERNBDETECTd 1'1
  connect \OVERFLOW $reduce_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3940$2564_Y
  connect \UNDERFLOW $reduce_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3941$2567_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:677.1-723.10"
module \FDCE
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_CLR_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695.12-695.102"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695.84-695.101"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$98_Y
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:681.9-681.10"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:682.9-682.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_CLR_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:684.9-684.12"
  wire input 4 \CLR
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:686.9-686.10"
  wire input 5 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:678.14-678.15"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695.84-695.101"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \D
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$98_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$99
    assign { } { }
    assign $1\Q[0:0] 1'0
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695.12-695.102"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$97
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695.45-695.102"
    switch \CLR
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695.50-695.53"
      case 1'1
        assign $0\Q[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695.66-695.70"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695.71-695.102"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695.75-695.77"
          case 1'1
            assign $0\Q[0:0] $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:695$98_Y
          case 
        end
    end
    sync posedge \C
      update \Q $0\Q[0:0]
    sync posedge \CLR
      update \Q $0\Q[0:0]
  end
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:726.1-754.10"
module \FDCE_1
  parameter \INIT 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736.3-736.76"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:729.9-729.10"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:730.9-730.11"
  wire input 3 \CE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:731.9-731.12"
  wire input 4 \CLR
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:732.9-732.10"
  wire input 5 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:727.14-727.15"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$101
    assign { } { }
    assign $1\Q[0:0] 1'0
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736.3-736.76"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736$100
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736.36-736.76"
    switch \CLR
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736.40-736.43"
      case 1'1
        assign $0\Q[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736.56-736.60"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736.61-736.76"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:736.65-736.67"
          case 1'1
            assign $0\Q[0:0] \D
          case 
        end
    end
    sync negedge \C
      update \Q $0\Q[0:0]
    sync posedge \CLR
      update \Q $0\Q[0:0]
  end
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:835.1-878.10"
module \FDCPE
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_CLR_INVERTED 1'0
  parameter \IS_PRE_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:859.3-864.6"
  wire $0\qc[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:865.3-870.6"
  wire $0\qp[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:871.3-876.6"
  wire $0\qs[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\qc[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\qp[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\qs[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:877.14-877.26"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:877$113_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:851.12-851.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:851$107_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:852.14-852.35"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:852$108_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:853.14-853.35"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:853$109_Y
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:839.9-839.10"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:840.9-840.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_CLR_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:842.9-842.12"
  wire input 4 \CLR
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:843.9-843.10"
  wire input 5 \D
  attribute \invertible_pin "IS_PRE_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:845.9-845.12"
  wire input 6 \PRE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:836.15-836.16"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:851.8-851.9"
  wire \c
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:852.8-852.11"
  wire \clr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:853.8-853.11"
  wire \pre
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:855.7-855.9"
  wire \qc
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:855.11-855.13"
  wire \qp
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:855.15-855.17"
  wire \qs
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:877.14-877.26"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:877$113
    parameter \WIDTH 1
    connect \A \qc
    connect \B \qp
    connect \S \qs
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:877$113_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:851.12-851.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:851$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \C
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:851$107_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:852.14-852.35"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:852$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CLR
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:852$108_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:853.14-853.35"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:853$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \PRE
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:853$109_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$114
    assign { } { }
    assign $1\qc[0:0] 1'0
    sync always
    sync init
      update \qc $1\qc[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$115
    assign { } { }
    assign $1\qp[0:0] 1'0
    sync always
    sync init
      update \qp $1\qp[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$116
    assign { } { }
    assign $1\qs[0:0] 1'0
    sync always
    sync init
      update \qs $1\qs[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:859.3-864.6"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:859$110
    assign $0\qc[0:0] \qc
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:860.5-863.15"
    switch \clr
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:860.9-860.12"
      case 1'1
        assign $0\qc[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:862.5-862.9"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:862.10-863.15"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:862.14-862.16"
          case 1'1
            assign $0\qc[0:0] \D
          case 
        end
    end
    sync posedge \c
      update \qc $0\qc[0:0]
    sync posedge \clr
      update \qc $0\qc[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:865.3-870.6"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:865$111
    assign $0\qp[0:0] \qp
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:866.5-869.15"
    switch \pre
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:866.9-866.12"
      case 1'1
        assign $0\qp[0:0] 1'1
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:868.5-868.9"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:868.10-869.15"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:868.14-868.16"
          case 1'1
            assign $0\qp[0:0] \D
          case 
        end
    end
    sync posedge \c
      update \qp $0\qp[0:0]
    sync posedge \pre
      update \qp $0\qp[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:871.3-876.6"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:871$112
    assign $0\qs[0:0] \qs
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:872.5-875.15"
    switch \clr
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:872.9-872.12"
      case 1'1
        assign $0\qs[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:874.5-874.9"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:874.10-875.15"
        switch \pre
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:874.14-874.17"
          case 1'1
            assign $0\qs[0:0] 1'1
          case 
        end
    end
    sync always
      update \qs $0\qs[0:0]
  end
  connect \c $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:851$107_Y
  connect \clr $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:852$108_Y
  connect \pre $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:853$109_Y
  connect \Q $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:877$113_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:880.1-923.10"
module \FDCPE_1
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_CLR_INVERTED 1'0
  parameter \IS_PRE_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:904.3-909.6"
  wire $0\qc[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:910.3-915.6"
  wire $0\qp[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:916.3-921.6"
  wire $0\qs[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\qc[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\qp[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\qs[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:922.14-922.26"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:922$123_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:896.12-896.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:896$117_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:897.14-897.35"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:897$118_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:898.14-898.35"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:898$119_Y
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:884.9-884.10"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:885.9-885.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_CLR_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:887.9-887.12"
  wire input 4 \CLR
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:888.9-888.10"
  wire input 5 \D
  attribute \invertible_pin "IS_PRE_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:890.9-890.12"
  wire input 6 \PRE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:881.15-881.16"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:896.8-896.9"
  wire \c
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:897.8-897.11"
  wire \clr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:898.8-898.11"
  wire \pre
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:900.7-900.9"
  wire \qc
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:900.11-900.13"
  wire \qp
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:900.15-900.17"
  wire \qs
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:922.14-922.26"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:922$123
    parameter \WIDTH 1
    connect \A \qc
    connect \B \qp
    connect \S \qs
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:922$123_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:896.12-896.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:896$117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \C
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:896$117_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:897.14-897.35"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:897$118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CLR
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:897$118_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:898.14-898.35"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:898$119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \PRE
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:898$119_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$124
    assign { } { }
    assign $1\qc[0:0] 1'0
    sync always
    sync init
      update \qc $1\qc[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$125
    assign { } { }
    assign $1\qp[0:0] 1'0
    sync always
    sync init
      update \qp $1\qp[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$126
    assign { } { }
    assign $1\qs[0:0] 1'0
    sync always
    sync init
      update \qs $1\qs[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:904.3-909.6"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:904$120
    assign $0\qc[0:0] \qc
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:905.5-908.15"
    switch \clr
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:905.9-905.12"
      case 1'1
        assign $0\qc[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:907.5-907.9"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:907.10-908.15"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:907.14-907.16"
          case 1'1
            assign $0\qc[0:0] \D
          case 
        end
    end
    sync negedge \c
      update \qc $0\qc[0:0]
    sync posedge \clr
      update \qc $0\qc[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:910.3-915.6"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:910$121
    assign $0\qp[0:0] \qp
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:911.5-914.15"
    switch \pre
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:911.9-911.12"
      case 1'1
        assign $0\qp[0:0] 1'1
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:913.5-913.9"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:913.10-914.15"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:913.14-913.16"
          case 1'1
            assign $0\qp[0:0] \D
          case 
        end
    end
    sync negedge \c
      update \qp $0\qp[0:0]
    sync posedge \pre
      update \qp $0\qp[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:916.3-921.6"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:916$122
    assign $0\qs[0:0] \qs
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:917.5-920.15"
    switch \clr
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:917.9-917.12"
      case 1'1
        assign $0\qs[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:919.5-919.9"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:919.10-920.15"
        switch \pre
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:919.14-919.17"
          case 1'1
            assign $0\qs[0:0] 1'1
          case 
        end
    end
    sync always
      update \qs $0\qs[0:0]
  end
  connect \c $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:896$117_Y
  connect \clr $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:897$118_Y
  connect \pre $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:898$119_Y
  connect \Q $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:922$123_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:757.1-802.10"
module \FDPE
  parameter \INIT 1'1
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_PRE_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774.12-774.102"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774.84-774.101"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$103_Y
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:761.9-761.10"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:762.9-762.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:764.9-764.10"
  wire input 4 \D
  attribute \invertible_pin "IS_PRE_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:766.9-766.12"
  wire input 5 \PRE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:758.14-758.15"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774.84-774.101"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \D
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$103_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$104
    assign { } { }
    assign $1\Q[0:0] 1'1
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774.12-774.102"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$102
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774.45-774.102"
    switch \PRE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774.50-774.53"
      case 1'1
        assign $0\Q[0:0] 1'1
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774.66-774.70"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774.71-774.102"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774.75-774.77"
          case 1'1
            assign $0\Q[0:0] $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:774$103_Y
          case 
        end
    end
    sync posedge \C
      update \Q $0\Q[0:0]
    sync posedge \PRE
      update \Q $0\Q[0:0]
  end
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:805.1-833.10"
module \FDPE_1
  parameter \INIT 1'1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815.3-815.76"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:808.9-808.10"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:809.9-809.11"
  wire input 3 \CE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:810.9-810.10"
  wire input 4 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:811.9-811.12"
  wire input 5 \PRE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:806.14-806.15"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$106
    assign { } { }
    assign $1\Q[0:0] 1'1
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815.3-815.76"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815$105
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815.36-815.76"
    switch \PRE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815.40-815.43"
      case 1'1
        assign $0\Q[0:0] 1'1
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815.56-815.60"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815.61-815.76"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:815.65-815.67"
          case 1'1
            assign $0\Q[0:0] \D
          case 
        end
    end
    sync negedge \C
      update \Q $0\Q[0:0]
    sync posedge \PRE
      update \Q $0\Q[0:0]
  end
end
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:476.1-514.10"
module \FDRE
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_R_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494.11-494.103"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494.35-494.54"
  wire $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$72_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494.85-494.102"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$73_Y
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:480.9-480.10"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:481.9-481.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:483.9-483.10"
  wire input 4 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:477.14-477.15"
  wire output 1 \Q
  attribute \invertible_pin "IS_R_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:485.9-485.10"
  wire input 5 \R
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494.35-494.54"
  cell $eq $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \R
    connect \B 1'1
    connect \Y $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$72_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494.85-494.102"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \D
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$73_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$74
    assign { } { }
    assign $1\Q[0:0] 1'0
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494.11-494.103"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$71
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494.31-494.103"
    switch $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$72_Y
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494.35-494.54"
      case 1'1
        assign $0\Q[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494.67-494.71"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494.72-494.103"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494.76-494.78"
          case 1'1
            assign $0\Q[0:0] $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:494$73_Y
          case 
        end
    end
    sync posedge \C
      update \Q $0\Q[0:0]
  end
end
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:517.1-538.10"
module \FDRE_1
  parameter \INIT 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527.3-527.61"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:520.9-520.10"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:521.9-521.11"
  wire input 3 \CE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:522.9-522.10"
  wire input 4 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:518.14-518.15"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:523.9-523.10"
  wire input 5 \R
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$76
    assign { } { }
    assign $1\Q[0:0] 1'0
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527.3-527.61"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527$75
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527.23-527.61"
    switch \R
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527.27-527.28"
      case 1'1
        assign $0\Q[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527.41-527.45"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527.46-527.61"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:527.50-527.52"
          case 1'1
            assign $0\Q[0:0] \D
          case 
        end
    end
    sync negedge \C
      update \Q $0\Q[0:0]
  end
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:606.1-639.10"
module \FDRSE
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_CE_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_R_INVERTED 1'0
  parameter \IS_S_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:632.3-638.14"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:627.12-627.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:627$83_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:628.13-628.32"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:628$84_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:629.12-629.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:629$85_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:630.12-630.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:630$86_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:631.12-631.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:631$87_Y
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:610.9-610.10"
  wire input 2 \C
  attribute \invertible_pin "IS_CE_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:612.9-612.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:614.9-614.10"
  wire input 4 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:607.14-607.15"
  wire output 1 \Q
  attribute \invertible_pin "IS_R_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:616.9-616.10"
  wire input 5 \R
  attribute \invertible_pin "IS_S_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:618.9-618.10"
  wire input 6 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:627.8-627.9"
  wire \c
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:628.8-628.10"
  wire \ce
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:629.8-629.9"
  wire \d
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:630.8-630.9"
  wire \r
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:631.8-631.9"
  wire \s
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:627.12-627.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:627$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \C
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:627$83_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:628.13-628.32"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:628$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CE
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:628$84_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:629.12-629.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:629$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \D
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:629$85_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:630.12-630.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:630$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \R
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:630$86_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:631.12-631.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:631$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \S
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:631$87_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$89
    assign { } { }
    assign $1\Q[0:0] 1'0
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:632.3-638.14"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:632$88
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:633.5-638.14"
    switch \r
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:633.9-633.10"
      case 1'1
        assign $0\Q[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:635.5-635.9"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:635.10-638.14"
        switch \s
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:635.14-635.15"
          case 1'1
            assign $0\Q[0:0] 1'1
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:637.5-637.9"
          case 
            attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:637.10-638.14"
            switch \ce
              attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:637.14-637.16"
              case 1'1
                assign $0\Q[0:0] \d
              case 
            end
        end
    end
    sync posedge \c
      update \Q $0\Q[0:0]
  end
  connect \c $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:627$83_Y
  connect \ce $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:628$84_Y
  connect \d $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:629$85_Y
  connect \r $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:630$86_Y
  connect \s $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:631$87_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:641.1-674.10"
module \FDRSE_1
  parameter \INIT 1'0
  parameter \IS_C_INVERTED 1'0
  parameter \IS_CE_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_R_INVERTED 1'0
  parameter \IS_S_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:667.3-673.14"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:662.12-662.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:662$90_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:663.13-663.32"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:663$91_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:664.12-664.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:664$92_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:665.12-665.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:665$93_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:666.12-666.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:666$94_Y
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:645.9-645.10"
  wire input 2 \C
  attribute \invertible_pin "IS_CE_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:647.9-647.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:649.9-649.10"
  wire input 4 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:642.14-642.15"
  wire output 1 \Q
  attribute \invertible_pin "IS_R_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:651.9-651.10"
  wire input 5 \R
  attribute \invertible_pin "IS_S_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:653.9-653.10"
  wire input 6 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:662.8-662.9"
  wire \c
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:663.8-663.10"
  wire \ce
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:664.8-664.9"
  wire \d
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:665.8-665.9"
  wire \r
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:666.8-666.9"
  wire \s
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:662.12-662.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:662$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \C
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:662$90_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:663.13-663.32"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:663$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CE
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:663$91_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:664.12-664.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:664$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \D
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:664$92_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:665.12-665.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:665$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \R
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:665$93_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:666.12-666.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:666$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \S
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:666$94_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$96
    assign { } { }
    assign $1\Q[0:0] 1'0
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:667.3-673.14"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:667$95
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:668.5-673.14"
    switch \r
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:668.9-668.10"
      case 1'1
        assign $0\Q[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:670.5-670.9"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:670.10-673.14"
        switch \s
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:670.14-670.15"
          case 1'1
            assign $0\Q[0:0] 1'1
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:672.5-672.9"
          case 
            attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:672.10-673.14"
            switch \ce
              attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:672.14-672.16"
              case 1'1
                assign $0\Q[0:0] \d
              case 
            end
        end
    end
    sync negedge \c
      update \Q $0\Q[0:0]
  end
  connect \c $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:662$90_Y
  connect \ce $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:663$91_Y
  connect \d $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:664$92_Y
  connect \r $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:665$93_Y
  connect \s $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:666$94_Y
end
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:541.1-579.10"
module \FDSE
  parameter \INIT 1'1
  parameter \IS_C_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_S_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559.11-559.103"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559.35-559.54"
  wire $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$78_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559.85-559.102"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$79_Y
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_C_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:545.9-545.10"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:546.9-546.11"
  wire input 3 \CE
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:548.9-548.10"
  wire input 4 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:542.14-542.15"
  wire output 1 \Q
  attribute \invertible_pin "IS_S_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:550.9-550.10"
  wire input 5 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559.35-559.54"
  cell $eq $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \S
    connect \B 1'1
    connect \Y $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$78_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559.85-559.102"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \D
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$79_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$80
    assign { } { }
    assign $1\Q[0:0] 1'1
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559.11-559.103"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$77
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559.31-559.103"
    switch $eq$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$78_Y
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559.35-559.54"
      case 1'1
        assign $0\Q[0:0] 1'1
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559.67-559.71"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559.72-559.103"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559.76-559.78"
          case 1'1
            assign $0\Q[0:0] $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:559$79_Y
          case 
        end
    end
    sync posedge \C
      update \Q $0\Q[0:0]
  end
end
attribute \abc9_flop 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:582.1-604.10"
module \FDSE_1
  parameter \INIT 1'1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592.3-592.61"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:585.9-585.10"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:586.9-586.11"
  wire input 3 \CE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:587.9-587.10"
  wire input 4 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:583.14-583.15"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:588.9-588.10"
  wire input 5 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$82
    assign { } { }
    assign $1\Q[0:0] 1'1
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592.3-592.61"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592$81
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592.23-592.61"
    switch \S
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592.27-592.28"
      case 1'1
        assign $0\Q[0:0] 1'1
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592.41-592.45"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592.46-592.61"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:592.50-592.52"
          case 1'1
            assign $0\Q[0:0] \D
          case 
        end
    end
    sync negedge \C
      update \Q $0\Q[0:0]
  end
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:28.1-30.10"
module \GND
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:28.19-28.20"
  wire output 1 \G
  connect \G 1'0
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:32.1-46.10"
module \IBUF
  parameter \CCIO_EN "TRUE"
  parameter \CAPACITANCE "DONT_CARE"
  parameter \IBUF_DELAY_VALUE "0"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IFD_DELAY_VALUE "AUTO"
  parameter \IOSTANDARD "DEFAULT"
  attribute \iopad_external_pin 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:35.11-35.12"
  wire input 2 \I
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:33.12-33.13"
  wire output 1 \O
  connect \O \I
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:48.1-57.10"
module \IBUFG
  parameter \CAPACITANCE "DONT_CARE"
  parameter \IBUF_DELAY_VALUE "0"
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  attribute \iopad_external_pin 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:51.11-51.12"
  wire input 2 \I
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:49.12-49.13"
  wire output 1 \O
  connect \O \I
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:178.1-187.10"
module \INV
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:183.14-183.16"
  wire $logic_not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:183$13_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:181.11-181.12"
  wire input 2 \I
  attribute \clkbuf_inv "I"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:180.12-180.13"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:183.14-183.16"
  cell $logic_not $logic_not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:183$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I
    connect \Y $logic_not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:183$13_Y
  end
  connect \O $logic_not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:183$13_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:73.1-90.10"
module \IOBUF
  parameter \DRIVE 12
  parameter \IBUF_LOW_PWR "TRUE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \SLEW "SLOW"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:84.17-84.29"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:84$1_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:77.11-77.12"
  wire input 3 \I
  attribute \iopad_external_pin 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:75.11-75.13"
  wire inout 1 \IO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:76.12-76.13"
  wire output 2 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:78.11-78.12"
  wire input 4 \T
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:84.17-84.29"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:84$1
    parameter \WIDTH 1
    connect \A \I
    connect \B 1'z
    connect \S \T
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:84$1_Y
  end
  connect \IO $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:84$1_Y
  connect \O \IO
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:925.1-945.10"
module \LDCE
  parameter \INIT 1'0
  parameter \IS_CLR_INVERTED 1'0
  parameter \IS_G_INVERTED 1'0
  parameter \MSGON "TRUE"
  parameter \XON "TRUE"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:942.3-944.30"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:944.14-944.21"
  wire $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:944$130_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:940.14-940.35"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:940$127_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:941.12-941.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:941$128_Y
  attribute \invertible_pin "IS_CLR_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:928.9-928.12"
  wire input 2 \CLR
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:929.9-929.10"
  wire input 3 \D
  attribute \invertible_pin "IS_G_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:931.9-931.10"
  wire input 4 \G
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:932.9-932.11"
  wire input 5 \GE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:926.14-926.15"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:940.8-940.11"
  wire \clr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:941.8-941.9"
  wire \g
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:944.14-944.21"
  cell $logic_and $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:944$130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \GE
    connect \B \g
    connect \Y $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:944$130_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:940.14-940.35"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:940$127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CLR
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:940$127_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:941.12-941.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:941$128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \G
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:941$128_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$131
    assign { } { }
    assign $1\Q[0:0] 1'0
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:942.3-944.30"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:942$129
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:943.5-944.30"
    switch \clr
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:943.9-943.12"
      case 1'1
        assign $0\Q[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:944.5-944.9"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:944.10-944.30"
        switch $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:944$130_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:944.14-944.21"
          case 1'1
            assign $0\Q[0:0] \D
          case 
        end
    end
    sync always
      update \Q $0\Q[0:0]
  end
  connect \clr $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:940$127_Y
  connect \g $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:941$128_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:969.1-998.10"
module \LDCPE
  parameter \INIT 1'1
  parameter \IS_CLR_INVERTED 1'0
  parameter \IS_D_INVERTED 1'0
  parameter \IS_G_INVERTED 1'0
  parameter \IS_GE_INVERTED 1'0
  parameter \IS_PRE_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:994.3-997.30"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:997.14-997.21"
  wire $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:997$143_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:989.12-989.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:989$137_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:990.12-990.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:990$138_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:991.13-991.32"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:991$139_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:992.14-992.35"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:992$140_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:993.14-993.35"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:993$141_Y
  attribute \invertible_pin "IS_CLR_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:972.9-972.12"
  wire input 2 \CLR
  attribute \invertible_pin "IS_D_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:974.9-974.10"
  wire input 3 \D
  attribute \invertible_pin "IS_G_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:976.9-976.10"
  wire input 4 \G
  attribute \invertible_pin "IS_GE_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:978.9-978.11"
  wire input 5 \GE
  attribute \invertible_pin "IS_PRE_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:980.9-980.12"
  wire input 6 \PRE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:970.14-970.15"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:992.8-992.11"
  wire \clr
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:989.8-989.9"
  wire \d
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:990.8-990.9"
  wire \g
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:991.8-991.10"
  wire \ge
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:993.8-993.11"
  wire \pre
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:997.14-997.21"
  cell $logic_and $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:997$143
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ge
    connect \B \g
    connect \Y $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:997$143_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:989.12-989.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:989$137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \D
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:989$137_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:990.12-990.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:990$138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \G
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:990$138_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:991.13-991.32"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:991$139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \GE
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:991$139_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:992.14-992.35"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:992$140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CLR
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:992$140_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:993.14-993.35"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:993$141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \PRE
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:993$141_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$144
    assign { } { }
    assign $1\Q[0:0] 1'1
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:994.3-997.30"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:994$142
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:995.5-997.30"
    switch \clr
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:995.9-995.12"
      case 1'1
        assign $0\Q[0:0] 1'0
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:996.5-996.9"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:996.10-997.30"
        switch \pre
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:996.14-996.17"
          case 1'1
            assign $0\Q[0:0] 1'1
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:997.5-997.9"
          case 
            attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:997.10-997.30"
            switch $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:997$143_Y
              attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:997.14-997.21"
              case 1'1
                assign $0\Q[0:0] \d
              case 
            end
        end
    end
    sync always
      update \Q $0\Q[0:0]
  end
  connect \d $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:989$137_Y
  connect \g $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:990$138_Y
  connect \ge $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:991$139_Y
  connect \clr $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:992$140_Y
  connect \pre $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:993$141_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:947.1-967.10"
module \LDPE
  parameter \INIT 1'1
  parameter \IS_G_INVERTED 1'0
  parameter \IS_PRE_INVERTED 1'0
  parameter \MSGON "TRUE"
  parameter \XON "TRUE"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:964.3-966.30"
  wire $0\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $1\Q[0:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:966.14-966.21"
  wire $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:966$135_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:962.12-962.29"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:962$132_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:963.14-963.35"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:963$133_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:949.9-949.10"
  wire input 2 \D
  attribute \invertible_pin "IS_G_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:951.9-951.10"
  wire input 3 \G
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:952.9-952.11"
  wire input 4 \GE
  attribute \invertible_pin "IS_PRE_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:954.9-954.12"
  wire input 5 \PRE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:948.14-948.15"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:962.8-962.9"
  wire \g
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:963.8-963.11"
  wire \pre
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:966.14-966.21"
  cell $logic_and $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:966$135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \GE
    connect \B \g
    connect \Y $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:966$135_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:962.12-962.29"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:962$132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \G
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:962$132_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:963.14-963.35"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:963$133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \PRE
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:963$133_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$136
    assign { } { }
    assign $1\Q[0:0] 1'1
    sync always
    sync init
      update \Q $1\Q[0:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:964.3-966.30"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:964$134
    assign $0\Q[0:0] \Q
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:965.5-966.30"
    switch \pre
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:965.9-965.12"
      case 1'1
        assign $0\Q[0:0] 1'1
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:966.5-966.9"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:966.10-966.30"
        switch $logic_and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:966$135_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:966.14-966.21"
          case 1'1
            assign $0\Q[0:0] \D
          case 
        end
    end
    sync always
      update \Q $0\Q[0:0]
  end
  connect \g $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:962$132_Y
  connect \pre $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:963$133_Y
end
attribute \abc9_lut 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:190.1-196.10"
module \LUT1
  parameter \INIT 2'00
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:192.14-192.36"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:192$14_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:190.29-190.31"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:190.20-190.21"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:192.14-192.36"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:192$14
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'0
    connect \S \I0
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:192$14_Y
  end
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:192$14_Y
end
attribute \abc9_lut 2
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:199.1-207.10"
module \LUT2
  parameter \INIT 4'0000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:201.21-201.51"
  wire width 2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:201$15_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:202.14-202.32"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:202$16_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:199.29-199.31"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:199.33-199.35"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:199.20-199.21"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:201.16-201.18"
  wire width 2 \s1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:201.21-201.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:201$15
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'00
    connect \S \I1
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:201$15_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:202.14-202.32"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:202$16
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:202$16_Y
  end
  connect \s1 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:201$15_Y
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:202$16_Y
end
attribute \abc9_lut 3
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:210.1-220.10"
module \LUT3
  parameter \INIT 8'00000000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:212.21-212.51"
  wire width 4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:212$17_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:213.21-213.51"
  wire width 2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:213$18_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:214.14-214.32"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:214$19_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:210.29-210.31"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:210.33-210.35"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:210.37-210.39"
  wire input 4 \I2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:210.20-210.21"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:213.16-213.18"
  wire width 2 \s1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:212.16-212.18"
  wire width 4 \s2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:212.21-212.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:212$17
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'0000
    connect \S \I2
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:212$17_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:213.21-213.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:213$18
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:213$18_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:214.14-214.32"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:214$19
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:214$19_Y
  end
  connect \s2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:212$17_Y
  connect \s1 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:213$18_Y
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:214$19_Y
end
attribute \abc9_lut 3
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:223.1-235.10"
module \LUT4
  parameter \INIT 16'0000000000000000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:225.21-225.51"
  wire width 8 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:225$20_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:226.21-226.51"
  wire width 4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:226$21_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:227.21-227.51"
  wire width 2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:227$22_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:228.14-228.32"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:228$23_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:223.29-223.31"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:223.33-223.35"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:223.37-223.39"
  wire input 4 \I2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:223.41-223.43"
  wire input 5 \I3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:223.20-223.21"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:227.16-227.18"
  wire width 2 \s1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:226.16-226.18"
  wire width 4 \s2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:225.16-225.18"
  wire width 8 \s3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:225.21-225.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:225$20
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B 8'00000000
    connect \S \I3
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:225$20_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:226.21-226.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:226$21
    parameter \WIDTH 4
    connect \A \s3 [3:0]
    connect \B \s3 [7:4]
    connect \S \I2
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:226$21_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:227.21-227.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:227$22
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:227$22_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:228.14-228.32"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:228$23
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:228$23_Y
  end
  connect \s3 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:225$20_Y
  connect \s2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:226$21_Y
  connect \s1 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:227$22_Y
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:228$23_Y
end
attribute \abc9_lut 3
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:238.1-252.10"
module \LUT5
  parameter \INIT 0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:240.21-240.51"
  wire width 16 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:240$24_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:241.21-241.51"
  wire width 8 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:241$25_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:242.21-242.51"
  wire width 4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:242$26_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:243.21-243.51"
  wire width 2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:243$27_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:244.14-244.32"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:244$28_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:238.29-238.31"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:238.33-238.35"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:238.37-238.39"
  wire input 4 \I2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:238.41-238.43"
  wire input 5 \I3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:238.45-238.47"
  wire input 6 \I4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:238.20-238.21"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:243.16-243.18"
  wire width 2 \s1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:242.16-242.18"
  wire width 4 \s2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:241.16-241.18"
  wire width 8 \s3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:240.16-240.18"
  wire width 16 \s4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:240.21-240.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:240$24
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B 16'0000000000000000
    connect \S \I4
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:240$24_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:241.21-241.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:241$25
    parameter \WIDTH 8
    connect \A \s4 [7:0]
    connect \B \s4 [15:8]
    connect \S \I3
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:241$25_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:242.21-242.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:242$26
    parameter \WIDTH 4
    connect \A \s3 [3:0]
    connect \B \s3 [7:4]
    connect \S \I2
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:242$26_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:243.21-243.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:243$27
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:243$27_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:244.14-244.32"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:244$28
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:244$28_Y
  end
  connect \s4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:240$24_Y
  connect \s3 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:241$25_Y
  connect \s2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:242$26_Y
  connect \s1 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:243$27_Y
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:244$28_Y
end
attribute \abc9_lut 5
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:258.1-274.10"
module \LUT6
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:260.21-260.51"
  wire width 32 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:260$29_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:261.21-261.51"
  wire width 16 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:261$30_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:262.21-262.51"
  wire width 8 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:262$31_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:263.21-263.51"
  wire width 4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:263$32_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:264.21-264.51"
  wire width 2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:264$33_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:265.14-265.32"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:265$34_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:258.29-258.31"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:258.33-258.35"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:258.37-258.39"
  wire input 4 \I2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:258.41-258.43"
  wire input 5 \I3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:258.45-258.47"
  wire input 6 \I4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:258.49-258.51"
  wire input 7 \I5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:258.20-258.21"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:264.16-264.18"
  wire width 2 \s1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:263.16-263.18"
  wire width 4 \s2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:262.16-262.18"
  wire width 8 \s3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:261.16-261.18"
  wire width 16 \s4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:260.16-260.18"
  wire width 32 \s5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:260.21-260.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:260$29
    parameter \WIDTH 32
    connect \A 0
    connect \B 0
    connect \S \I5
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:260$29_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:261.21-261.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:261$30
    parameter \WIDTH 16
    connect \A \s5 [15:0]
    connect \B \s5 [31:16]
    connect \S \I4
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:261$30_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:262.21-262.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:262$31
    parameter \WIDTH 8
    connect \A \s4 [7:0]
    connect \B \s4 [15:8]
    connect \S \I3
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:262$31_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:263.21-263.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:263$32
    parameter \WIDTH 4
    connect \A \s3 [3:0]
    connect \B \s3 [7:4]
    connect \S \I2
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:263$32_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:264.21-264.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:264$33
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:264$33_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:265.14-265.32"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:265$34
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:265$34_Y
  end
  connect \s5 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:260$29_Y
  connect \s4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:261$30_Y
  connect \s3 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:262$31_Y
  connect \s2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:263$32_Y
  connect \s1 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:264$33_Y
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:265$34_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:276.1-290.10"
module \LUT6_2
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:278.21-278.51"
  wire width 32 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:278$35_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:279.21-279.51"
  wire width 16 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:279$36_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:280.21-280.51"
  wire width 8 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:280$37_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:281.21-281.51"
  wire width 4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:281$38_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:282.21-282.51"
  wire width 2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:282$39_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:283.15-283.33"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:283$40_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:285.23-285.53"
  wire width 16 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:285$41_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:286.23-286.53"
  wire width 8 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:286$42_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:287.23-287.53"
  wire width 4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:287$43_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:288.23-288.53"
  wire width 2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:288$44_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:289.15-289.37"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:289$45_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:276.43-276.45"
  wire input 3 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:276.47-276.49"
  wire input 4 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:276.51-276.53"
  wire input 5 \I2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:276.55-276.57"
  wire input 6 \I3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:276.59-276.61"
  wire input 7 \I4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:276.63-276.65"
  wire input 8 \I5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:276.33-276.35"
  wire output 2 \O5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:276.22-276.24"
  wire output 1 \O6
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:282.16-282.18"
  wire width 2 \s1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:281.16-281.18"
  wire width 4 \s2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:280.16-280.18"
  wire width 8 \s3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:279.16-279.18"
  wire width 16 \s4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:278.16-278.18"
  wire width 32 \s5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:288.16-288.20"
  wire width 2 \s5_1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:287.16-287.20"
  wire width 4 \s5_2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:286.16-286.20"
  wire width 8 \s5_3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:285.16-285.20"
  wire width 16 \s5_4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:278.21-278.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:278$35
    parameter \WIDTH 32
    connect \A 0
    connect \B 0
    connect \S \I5
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:278$35_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:279.21-279.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:279$36
    parameter \WIDTH 16
    connect \A \s5 [15:0]
    connect \B \s5 [31:16]
    connect \S \I4
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:279$36_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:280.21-280.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:280$37
    parameter \WIDTH 8
    connect \A \s4 [7:0]
    connect \B \s4 [15:8]
    connect \S \I3
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:280$37_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:281.21-281.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:281$38
    parameter \WIDTH 4
    connect \A \s3 [3:0]
    connect \B \s3 [7:4]
    connect \S \I2
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:281$38_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:282.21-282.51"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:282$39
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:282$39_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:283.15-283.33"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:283$40
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:283$40_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:285.23-285.53"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:285$41
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B 16'0000000000000000
    connect \S \I4
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:285$41_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:286.23-286.53"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:286$42
    parameter \WIDTH 8
    connect \A \s5_4 [7:0]
    connect \B \s5_4 [15:8]
    connect \S \I3
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:286$42_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:287.23-287.53"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:287$43
    parameter \WIDTH 4
    connect \A \s5_3 [3:0]
    connect \B \s5_3 [7:4]
    connect \S \I2
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:287$43_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:288.23-288.53"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:288$44
    parameter \WIDTH 2
    connect \A \s5_2 [1:0]
    connect \B \s5_2 [3:2]
    connect \S \I1
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:288$44_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:289.15-289.37"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:289$45
    parameter \WIDTH 1
    connect \A \s5_1 [0]
    connect \B \s5_1 [1]
    connect \S \I0
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:289$45_Y
  end
  connect \s5 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:278$35_Y
  connect \s4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:279$36_Y
  connect \s3 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:280$37_Y
  connect \s2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:281$38_Y
  connect \s1 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:282$39_Y
  connect \O6 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:283$40_Y
  connect \s5_4 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:285$41_Y
  connect \s5_3 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:286$42_Y
  connect \s5_2 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:287$43_Y
  connect \s5_1 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:288$44_Y
  connect \O5 $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:289$45_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2467.1-2475.10"
module \MULT18X18
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2473.12-2473.17"
  wire width 36 signed $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2473$2447_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2468.25-2468.26"
  wire width 18 input 1 signed \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2469.25-2469.26"
  wire width 18 input 2 signed \B
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2470.26-2470.27"
  wire width 36 output 3 signed \P
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2473.12-2473.17"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2473$2447
    parameter \A_SIGNED 1
    parameter \A_WIDTH 18
    parameter \B_SIGNED 1
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 36
    connect \A \A
    connect \B \B
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2473$2447_Y
  end
  connect \P $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2473$2447_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2479.1-2495.10"
module \MULT18X18S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2489.1-2493.14"
  wire width 36 $0\P[35:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2493.8-2493.13"
  wire width 36 signed $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2493$2449_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2480.25-2480.26"
  wire width 18 input 1 signed \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2481.25-2481.26"
  wire width 18 input 2 signed \B
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2484.11-2484.12"
  wire input 4 \C
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2485.11-2485.13"
  wire input 5 \CE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2482.30-2482.31"
  wire width 36 output 3 signed \P
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2486.11-2486.12"
  wire input 6 \R
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2493.8-2493.13"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2493$2449
    parameter \A_SIGNED 1
    parameter \A_WIDTH 18
    parameter \B_SIGNED 1
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 36
    connect \A \A
    connect \B \B
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2493$2449_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2489.1-2493.14"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2489$2448
    assign $0\P[35:0] \P
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2490.2-2493.14"
    switch \R
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2490.6-2490.7"
      case 1'1
        assign $0\P[35:0] 36'000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2492.2-2492.6"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2492.7-2493.14"
        switch \CE
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2492.11-2492.13"
          case 1'1
            assign $0\P[35:0] $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2493$2449_Y
          case 
        end
    end
    sync posedge \C
      update \P $0\P[35:0]
  end
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2499.1-2566.10"
module \MULT18X18SIO
  parameter \AREG 1
  parameter \BREG 1
  parameter \B_INPUT "DIRECT"
  parameter \PREG 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2544.1-2559.4"
  wire width 18 $0\A_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2544.1-2559.4"
  wire width 18 $0\B_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2544.1-2559.4"
  wire width 36 $0\P_REG[35:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\A_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 18 $1\B_REG[17:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 36 $1\P_REG[35:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2524.17-2524.32"
  wire width 36 signed $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2524$2450_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2500.25-2500.26"
  wire width 18 input 1 signed \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2522.20-2522.26"
  wire width 18 signed \A_MULT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2534.19-2534.24"
  wire width 18 signed \A_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2501.25-2501.26"
  wire width 18 input 2 signed \B
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2511.25-2511.29"
  wire width 18 input 11 signed \BCIN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2512.26-2512.31"
  wire width 18 output 12 signed \BCOUT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2523.20-2523.26"
  wire width 18 signed \B_MULT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2530.20-2530.25"
  wire width 18 signed \B_MUX
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2535.19-2535.24"
  wire width 18 signed \B_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2505.11-2505.14"
  wire input 5 \CEA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2506.11-2506.14"
  wire input 6 \CEB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2507.11-2507.14"
  wire input 7 \CEP
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2504.11-2504.14"
  wire input 4 \CLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2502.26-2502.27"
  wire width 36 output 3 signed \P
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2521.20-2521.26"
  wire width 36 signed \P_MULT
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2536.19-2536.24"
  wire width 36 signed \P_REG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2508.11-2508.15"
  wire input 8 \RSTA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2509.11-2509.15"
  wire input 9 \RSTB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2510.11-2510.15"
  wire input 10 \RSTP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2524.17-2524.32"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2524$2450
    parameter \A_SIGNED 1
    parameter \A_WIDTH 18
    parameter \B_SIGNED 1
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 36
    connect \A \A_MULT
    connect \B \B_MULT
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2524$2450_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2452
    assign { } { }
    assign { } { }
    assign { } { }
    assign $1\A_REG[17:0] 18'000000000000000000
    assign $1\B_REG[17:0] 18'000000000000000000
    assign $1\P_REG[35:0] 36'000000000000000000000000000000000000
    sync always
    sync init
      update \A_REG $1\A_REG[17:0]
      update \B_REG $1\B_REG[17:0]
      update \P_REG $1\P_REG[35:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2544.1-2559.4"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2544$2451
    assign $0\A_REG[17:0] \A_REG
    assign $0\B_REG[17:0] \B_REG
    assign $0\P_REG[35:0] \P_REG
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2545.2-2548.14"
    switch \RSTA
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2545.6-2545.10"
      case 1'1
        assign $0\A_REG[17:0] 18'000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2547.2-2547.6"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2547.7-2548.14"
        switch \CEA
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2547.11-2547.14"
          case 1'1
            assign $0\A_REG[17:0] \A
          case 
        end
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2550.2-2553.18"
    switch \RSTB
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2550.6-2550.10"
      case 1'1
        assign $0\B_REG[17:0] 18'000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2552.2-2552.6"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2552.7-2553.18"
        switch \CEB
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2552.11-2552.14"
          case 1'1
            assign $0\B_REG[17:0] \B_MUX
          case 
        end
    end
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2555.2-2558.19"
    switch \RSTP
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2555.6-2555.10"
      case 1'1
        assign $0\P_REG[35:0] 36'000000000000000000000000000000000000
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2557.2-2557.6"
      case 
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2557.7-2558.19"
        switch \CEP
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2557.11-2557.14"
          case 1'1
            assign $0\P_REG[35:0] \P_MULT
          case 
        end
    end
    sync posedge \CLK
      update \A_REG $0\A_REG[17:0]
      update \B_REG $0\B_REG[17:0]
      update \P_REG $0\P_REG[35:0]
  end
  connect \P_MULT $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2524$2450_Y
  connect \BCOUT \B_MULT
  connect \B_MUX \B
  connect \A_MULT \A_REG
  connect \B_MULT \B_REG
  connect \P \P_REG
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:467.1-469.10"
module \MULT_AND
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:468.15-468.22"
  wire $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:468$70_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:467.35-467.37"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:467.39-467.41"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:467.25-467.27"
  wire output 1 \LO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:468.15-468.22"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:468$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:468$70_Y
  end
  connect \LO $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:468$70_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:329.1-331.10"
module \MUXCY
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:330.14-330.25"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:330$46_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:329.30-329.32"
  wire input 2 \CI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:329.34-329.36"
  wire input 3 \DI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:329.21-329.22"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:329.38-329.39"
  wire input 4 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:330.14-330.25"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:330$46
    parameter \WIDTH 1
    connect \A \DI
    connect \B \CI
    connect \S \S
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:330$46_Y
  end
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:330$46_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:333.1-335.10"
module \MUXF5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:334.14-334.25"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:334$47_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:333.30-333.32"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:333.34-333.36"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:333.21-333.22"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:333.38-333.39"
  wire input 4 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:334.14-334.25"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:334$47
    parameter \WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \S \S
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:334$47_Y
  end
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:334$47_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:337.1-339.10"
module \MUXF6
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:338.14-338.25"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:338$48_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:337.30-337.32"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:337.34-337.36"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:337.21-337.22"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:337.38-337.39"
  wire input 4 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:338.14-338.25"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:338$48
    parameter \WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \S \S
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:338$48_Y
  end
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:338$48_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:342.1-350.10"
module \MUXF7
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:343.14-343.25"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:343$49_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:342.30-342.32"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:342.34-342.36"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:342.21-342.22"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:342.38-342.39"
  wire input 4 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:343.14-343.25"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:343$49
    parameter \WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \S \S
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:343$49_Y
  end
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:343$49_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:353.1-361.10"
module \MUXF8
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:354.14-354.25"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:354$50_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:353.30-353.32"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:353.34-353.36"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:353.21-353.22"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:353.38-353.39"
  wire input 4 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:354.14-354.25"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:354$50
    parameter \WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \S \S
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:354$50_Y
  end
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:354$50_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:363.1-365.10"
module \MUXF9
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:364.14-364.25"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:364$51_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:363.30-363.32"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:363.34-363.36"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:363.21-363.22"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:363.38-363.39"
  wire input 4 \S
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:364.14-364.25"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:364$51
    parameter \WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \S \S
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:364$51_Y
  end
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:364$51_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:59.1-71.10"
module \OBUF
  parameter \CAPACITANCE "DONT_CARE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DRIVE 12
  parameter \SLEW "SLOW"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:62.11-62.12"
  wire input 2 \I
  attribute \iopad_external_pin 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:61.12-61.13"
  wire output 1 \O
  connect \O \I
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:92.1-106.10"
module \OBUFT
  parameter \CAPACITANCE "DONT_CARE"
  parameter \DRIVE 12
  parameter \IOSTANDARD "DEFAULT"
  parameter \SLEW "SLOW"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:102.16-102.28"
  wire $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:102$2_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:95.11-95.12"
  wire input 2 \I
  attribute \iopad_external_pin 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:94.12-94.13"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:96.11-96.12"
  wire input 3 \T
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:102.16-102.28"
  cell $mux $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:102$2
    parameter \WIDTH 1
    connect \A \I
    connect \B 1'z
    connect \S \T
    connect \Y $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:102$2_Y
  end
  connect \O $ternary$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:102$2_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1010.1-1018.10"
module \OR2L
  parameter \IS_SRI_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017.14-1017.42"
  wire $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017$149_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017.20-1017.41"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017$148_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1012.9-1012.11"
  wire input 2 \DI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1011.10-1011.11"
  wire output 1 \O
  attribute \invertible_pin "IS_SRI_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1014.9-1014.12"
  wire input 3 \SRI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017.14-1017.42"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017$149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \DI
    connect \B $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017$148_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017$149_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017.20-1017.41"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017$148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \SRI
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017$148_Y
  end
  connect \O $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1017$149_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:463.1-465.10"
module \ORCY
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:464.14-464.20"
  wire $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:464$69_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:463.30-463.32"
  wire input 2 \CI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:463.34-463.35"
  wire input 3 \I
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:463.21-463.22"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:464.14-464.20"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:464$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CI
    connect \B \I
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:464$69_Y
  end
  connect \O $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:464$69_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1700.1-1759.10"
module \RAM128X1D
  parameter \INIT 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.3-1716.45"
  wire width 128 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1307[127:0]$1315
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.3-1716.45"
  wire width 128 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1306[127:0]$1314
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.3-1716.45"
  wire width 7 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1308[6:0]$1316
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.3-1716.45"
  wire width 128 $0$lookahead\mem$1312[127:0]$1317
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.3-1716.45"
  wire width 128 $0\mem[127:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.3-1716.45"
  wire width 128 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1307[127:0]$1319
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.3-1716.45"
  wire width 128 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1306[127:0]$1318
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.3-1716.45"
  wire width 7 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1308[6:0]$1320
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.3-1716.45"
  wire width 128 $1$lookahead\mem$1312[127:0]$1321
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712.15-1712.25"
  wire width 128 $1\mem[127:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1325_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1330_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1307
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1306
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 7 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1308
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $lookahead\mem$1312
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1323_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1327_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1329_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1331_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1324_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1328_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1309_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1310_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1322_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1326_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1715.14-1715.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1715$1311_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1707.16-1707.17"
  wire width 7 input 6 \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1702.16-1702.17"
  wire input 3 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1701.16-1701.19"
  wire output 1 \DPO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1708.16-1708.20"
  wire width 7 input 7 \DPRA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1701.21-1701.24"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1705.16-1705.20"
  wire input 4 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1706.16-1706.18"
  wire input 5 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1715.8-1715.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712.15-1712.18"
  wire width 128 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 128
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1325_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 128
    parameter \Y_WIDTH 128
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1329_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1330_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1323
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1322_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1323_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1327
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1326_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1327_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \Y_WIDTH 128
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1324_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1329_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 128
    parameter \Y_WIDTH 128
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1330_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1328_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1331_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 128
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1323_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1324_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 128
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1325_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1327_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1328_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1309_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \DPRA
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1310_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1322
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 25'0000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1322_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1326
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 25'0000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1326_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1715.14-1715.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1715$1311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1715$1311_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712.15-1712.25"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1712$1332
    assign { } { }
    assign $1\mem[127:0] 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem $1\mem[127:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.3-1716.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1313
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1306[127:0]$1314 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1306[127:0]$1318
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1307[127:0]$1315 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1307[127:0]$1319
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1308[6:0]$1316 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1308[6:0]$1320
    assign $0$lookahead\mem$1312[127:0]$1317 $1$lookahead\mem$1312[127:0]$1321
    assign $0\mem[127:0] $1$lookahead\mem$1312[127:0]$1321
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.25-1716.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716.29-1716.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1308[6:0]$1320 \A
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1306[127:0]$1318 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1324_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1307[127:0]$1319 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1328_Y
        assign $1$lookahead\mem$1312[127:0]$1321 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1331_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1306[127:0]$1318 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1306
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1307[127:0]$1319 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1307
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1308[6:0]$1320 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1308
        assign $1$lookahead\mem$1312[127:0]$1321 \mem
    end
    sync posedge \clk
      update \mem $0\mem[127:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1306 128'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1307 128'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1716$1308 7'x
      update $lookahead\mem$1312 128'x
  end
  connect \SPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1309_Y
  connect \DPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1310_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1715$1311_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1132.1-1148.10"
module \RAM128X1S
  parameter \INIT 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.3-1147.45"
  wire width 128 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$307[127:0]$314
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.3-1147.45"
  wire width 128 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$306[127:0]$313
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.3-1147.45"
  wire width 7 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$308[6:0]$315
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.3-1147.45"
  wire width 128 $0$lookahead\mem$311[127:0]$316
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.3-1147.45"
  wire width 128 $0\mem[127:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.3-1147.45"
  wire width 128 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$307[127:0]$318
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.3-1147.45"
  wire width 128 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$306[127:0]$317
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.3-1147.45"
  wire width 7 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$308[6:0]$319
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.3-1147.45"
  wire width 128 $1$lookahead\mem$311[127:0]$320
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1144.15-1144.25"
  wire width 128 $1\mem[127:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$324_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$329_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$307
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$306
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 7 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$308
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $lookahead\mem$311
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$322_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$326_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$328_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$330_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$323_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$327_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$309_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$321_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$325_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1146.14-1146.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1146$310_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1134.9-1134.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1134.13-1134.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1134.17-1134.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1134.21-1134.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1134.25-1134.27"
  wire input 6 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1134.29-1134.31"
  wire input 7 \A5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1134.33-1134.35"
  wire input 8 \A6
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1135.9-1135.10"
  wire input 9 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1133.10-1133.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1138.9-1138.13"
  wire input 10 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1139.9-1139.11"
  wire input 11 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1143.14-1143.15"
  wire width 7 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1146.8-1146.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1144.15-1144.18"
  wire width 128 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 128
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$324_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 128
    parameter \Y_WIDTH 128
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$328_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$329_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$322
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$321_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$322_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$326
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$325_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$326_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \Y_WIDTH 128
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$323_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$328_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 128
    parameter \Y_WIDTH 128
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$329_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$327_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$330_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 128
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$322_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$323_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 128
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$324_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$326_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$327_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$309_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$321
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 25'0000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$321_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$325
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 25'0000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$325_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1146.14-1146.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1146$310
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1146$310_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1144.15-1144.25"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1144$331
    assign { } { }
    assign $1\mem[127:0] 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem $1\mem[127:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.3-1147.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$312
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$306[127:0]$313 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$306[127:0]$317
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$307[127:0]$314 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$307[127:0]$318
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$308[6:0]$315 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$308[6:0]$319
    assign $0$lookahead\mem$311[127:0]$316 $1$lookahead\mem$311[127:0]$320
    assign $0\mem[127:0] $1$lookahead\mem$311[127:0]$320
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.25-1147.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147.29-1147.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$308[6:0]$319 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$306[127:0]$317 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$323_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$307[127:0]$318 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$327_Y
        assign $1$lookahead\mem$311[127:0]$320 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$330_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$306[127:0]$317 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$306
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$307[127:0]$318 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$307
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$308[6:0]$319 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$308
        assign $1$lookahead\mem$311[127:0]$320 \mem
    end
    sync posedge \clk
      update \mem $0\mem[127:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$306 128'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$307 128'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1147$308 7'x
      update $lookahead\mem$311 128'x
  end
  connect \a { \A6 \A5 \A4 \A3 \A2 \A1 \A0 }
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$309_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1146$310_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1150.1-1166.10"
module \RAM128X1S_1
  parameter \INIT 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.3-1165.45"
  wire width 128 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$333[127:0]$340
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.3-1165.45"
  wire width 128 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$332[127:0]$339
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.3-1165.45"
  wire width 7 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$334[6:0]$341
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.3-1165.45"
  wire width 128 $0$lookahead\mem$337[127:0]$342
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.3-1165.45"
  wire width 128 $0\mem[127:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.3-1165.45"
  wire width 128 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$333[127:0]$344
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.3-1165.45"
  wire width 128 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$332[127:0]$343
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.3-1165.45"
  wire width 7 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$334[6:0]$345
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.3-1165.45"
  wire width 128 $1$lookahead\mem$337[127:0]$346
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1162.15-1162.25"
  wire width 128 $1\mem[127:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$350_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$355_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$333
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$332
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 7 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$334
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $lookahead\mem$337
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$348_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$352_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$354_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$356_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$349_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 128 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$353_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$335_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$347_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$351_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1164.14-1164.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1164$336_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1152.9-1152.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1152.13-1152.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1152.17-1152.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1152.21-1152.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1152.25-1152.27"
  wire input 6 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1152.29-1152.31"
  wire input 7 \A5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1152.33-1152.35"
  wire input 8 \A6
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1153.9-1153.10"
  wire input 9 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1151.10-1151.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1156.9-1156.13"
  wire input 10 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1157.9-1157.11"
  wire input 11 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1161.14-1161.15"
  wire width 7 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1164.8-1164.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1162.15-1162.18"
  wire width 128 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 128
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$350_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 128
    parameter \Y_WIDTH 128
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$354_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$355_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$348
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$347_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$348_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$352
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$351_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$352_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \Y_WIDTH 128
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$349_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$354_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 128
    parameter \Y_WIDTH 128
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$355_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$353_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$356_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 128
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$348_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$349_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 128
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$350_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$352_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$353_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$335_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$347
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 25'0000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$347_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$351
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 25'0000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$351_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1164.14-1164.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1164$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1164$336_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1162.15-1162.25"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1162$357
    assign { } { }
    assign $1\mem[127:0] 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem $1\mem[127:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.3-1165.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$338
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$332[127:0]$339 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$332[127:0]$343
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$333[127:0]$340 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$333[127:0]$344
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$334[6:0]$341 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$334[6:0]$345
    assign $0$lookahead\mem$337[127:0]$342 $1$lookahead\mem$337[127:0]$346
    assign $0\mem[127:0] $1$lookahead\mem$337[127:0]$346
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.25-1165.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165.29-1165.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$334[6:0]$345 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$332[127:0]$343 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$349_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$333[127:0]$344 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$353_Y
        assign $1$lookahead\mem$337[127:0]$346 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$356_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$332[127:0]$343 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$332
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$333[127:0]$344 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$333
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$334[6:0]$345 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$334
        assign $1$lookahead\mem$337[127:0]$346 \mem
    end
    sync negedge \clk
      update \mem $0\mem[127:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$332 128'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$333 128'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1165$334 7'x
      update $lookahead\mem$337 128'x
  end
  connect \a { \A6 \A5 \A4 \A3 \A2 \A1 \A0 }
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$335_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1164$336_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1445.1-1464.10"
module \RAM16X1D
  parameter \INIT 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.3-1463.45"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1145[15:0]$1153
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.3-1463.45"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1144[15:0]$1152
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.3-1463.45"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1146[3:0]$1154
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.3-1463.45"
  wire width 16 $0$lookahead\mem$1150[15:0]$1155
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.3-1463.45"
  wire width 16 $0\mem[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.3-1463.45"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1145[15:0]$1157
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.3-1463.45"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1144[15:0]$1156
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.3-1463.45"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1146[3:0]$1158
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.3-1463.45"
  wire width 16 $1$lookahead\mem$1150[15:0]$1159
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1459.14-1459.24"
  wire width 16 $1\mem[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1163_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1168_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1145
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1144
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1146
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem$1150
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1161_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1165_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1167_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1169_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1162_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1166_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1147_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1148_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1160_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1164_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1462.14-1462.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1462$1149_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1452.10-1452.12"
  wire input 6 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1452.14-1452.16"
  wire input 7 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1452.18-1452.20"
  wire input 8 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1452.22-1452.24"
  wire input 9 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1447.10-1447.11"
  wire input 3 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1446.10-1446.13"
  wire output 1 \DPO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1453.10-1453.15"
  wire input 10 \DPRA0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1453.17-1453.22"
  wire input 11 \DPRA1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1453.24-1453.29"
  wire input 12 \DPRA2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1453.31-1453.36"
  wire input 13 \DPRA3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1446.15-1446.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1450.10-1450.14"
  wire input 4 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1451.10-1451.12"
  wire input 5 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1457.14-1457.15"
  wire width 4 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1462.8-1462.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1458.14-1458.18"
  wire width 4 \dpra
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1459.14-1459.17"
  wire width 16 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1163_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1167_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1168_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1161
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1160_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1161_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1165
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1164_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1165_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1162_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1167_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1168_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1166_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1169_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1161_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1162_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1166
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1163_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1165_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1166_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1147_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \dpra
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1148_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1160
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1160_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1164
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1164_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1462.14-1462.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1462$1149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1462$1149_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1459.14-1459.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1459$1170
    assign { } { }
    assign $1\mem[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem $1\mem[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.3-1463.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1151
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1144[15:0]$1152 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1144[15:0]$1156
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1145[15:0]$1153 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1145[15:0]$1157
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1146[3:0]$1154 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1146[3:0]$1158
    assign $0$lookahead\mem$1150[15:0]$1155 $1$lookahead\mem$1150[15:0]$1159
    assign $0\mem[15:0] $1$lookahead\mem$1150[15:0]$1159
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.25-1463.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463.29-1463.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1146[3:0]$1158 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1144[15:0]$1156 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1162_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1145[15:0]$1157 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1166_Y
        assign $1$lookahead\mem$1150[15:0]$1159 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1169_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1144[15:0]$1156 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1144
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1145[15:0]$1157 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1145
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1146[3:0]$1158 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1146
        assign $1$lookahead\mem$1150[15:0]$1159 \mem
    end
    sync posedge \clk
      update \mem $0\mem[15:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1144 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1145 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1463$1146 4'x
      update $lookahead\mem$1150 16'x
  end
  connect \a { \A3 \A2 \A1 \A0 }
  connect \dpra { \DPRA3 \DPRA2 \DPRA1 \DPRA0 }
  connect \SPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1147_Y
  connect \DPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1148_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1462$1149_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1466.1-1485.10"
module \RAM16X1D_1
  parameter \INIT 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.3-1484.45"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1172[15:0]$1180
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.3-1484.45"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1171[15:0]$1179
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.3-1484.45"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1173[3:0]$1181
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.3-1484.45"
  wire width 16 $0$lookahead\mem$1177[15:0]$1182
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.3-1484.45"
  wire width 16 $0\mem[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.3-1484.45"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1172[15:0]$1184
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.3-1484.45"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1171[15:0]$1183
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.3-1484.45"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1173[3:0]$1185
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.3-1484.45"
  wire width 16 $1$lookahead\mem$1177[15:0]$1186
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1480.14-1480.24"
  wire width 16 $1\mem[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1190_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1195_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1172
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1171
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1173
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem$1177
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1188_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1192_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1194_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1196_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1189_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1193_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1174_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1175_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1187_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1191_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1483.14-1483.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1483$1176_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1473.10-1473.12"
  wire input 6 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1473.14-1473.16"
  wire input 7 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1473.18-1473.20"
  wire input 8 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1473.22-1473.24"
  wire input 9 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1468.10-1468.11"
  wire input 3 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1467.10-1467.13"
  wire output 1 \DPO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1474.10-1474.15"
  wire input 10 \DPRA0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1474.17-1474.22"
  wire input 11 \DPRA1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1474.24-1474.29"
  wire input 12 \DPRA2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1474.31-1474.36"
  wire input 13 \DPRA3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1467.15-1467.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1471.10-1471.14"
  wire input 4 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1472.10-1472.12"
  wire input 5 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1478.14-1478.15"
  wire width 4 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1483.8-1483.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1479.14-1479.18"
  wire width 4 \dpra
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1480.14-1480.17"
  wire width 16 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1190_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1194_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1195_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1188
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1187_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1188_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1192
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1191_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1192_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1189_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1194_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1196
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1195_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1193_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1196_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1188_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1189_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1190_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1192_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1193_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1174_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \dpra
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1175_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1187
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1187_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1191
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1191_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1483.14-1483.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1483$1176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1483$1176_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1480.14-1480.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1480$1197
    assign { } { }
    assign $1\mem[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem $1\mem[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.3-1484.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1178
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1171[15:0]$1179 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1171[15:0]$1183
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1172[15:0]$1180 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1172[15:0]$1184
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1173[3:0]$1181 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1173[3:0]$1185
    assign $0$lookahead\mem$1177[15:0]$1182 $1$lookahead\mem$1177[15:0]$1186
    assign $0\mem[15:0] $1$lookahead\mem$1177[15:0]$1186
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.25-1484.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484.29-1484.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1173[3:0]$1185 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1171[15:0]$1183 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1189_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1172[15:0]$1184 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1193_Y
        assign $1$lookahead\mem$1177[15:0]$1186 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1196_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1171[15:0]$1183 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1171
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1172[15:0]$1184 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1172
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1173[3:0]$1185 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1173
        assign $1$lookahead\mem$1177[15:0]$1186 \mem
    end
    sync negedge \clk
      update \mem $0\mem[15:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1171 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1172 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1484$1173 4'x
      update $lookahead\mem$1177 16'x
  end
  connect \a { \A3 \A2 \A1 \A0 }
  connect \dpra { \DPRA3 \DPRA2 \DPRA1 \DPRA0 }
  connect \SPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1174_Y
  connect \DPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1175_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1483$1176_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1024.1-1040.10"
module \RAM16X1S
  parameter \INIT 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.3-1039.45"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$151[15:0]$158
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.3-1039.45"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$150[15:0]$157
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.3-1039.45"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$152[3:0]$159
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.3-1039.45"
  wire width 16 $0$lookahead\mem$155[15:0]$160
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.3-1039.45"
  wire width 16 $0\mem[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.3-1039.45"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$151[15:0]$162
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.3-1039.45"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$150[15:0]$161
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.3-1039.45"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$152[3:0]$163
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.3-1039.45"
  wire width 16 $1$lookahead\mem$155[15:0]$164
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1036.14-1036.24"
  wire width 16 $1\mem[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$168_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$173_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$151
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$150
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$152
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem$155
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$166_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$170_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$172_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$174_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$167_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$171_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$153_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$165_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$169_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1038.14-1038.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1038$154_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1026.9-1026.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1026.13-1026.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1026.17-1026.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1026.21-1026.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1027.9-1027.10"
  wire input 6 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1025.10-1025.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1030.9-1030.13"
  wire input 7 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1031.9-1031.11"
  wire input 8 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1035.14-1035.15"
  wire width 4 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1038.8-1038.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1036.14-1036.17"
  wire width 16 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$168_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$172_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$173_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$166
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$165_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$166_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$170
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$169_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$170_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$167_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$172_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$173_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$171_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$174_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$166_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$167_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$168_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$170_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$171_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$153_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$165
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$165_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$169
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$169_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1038.14-1038.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1038$154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1038$154_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1036.14-1036.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1036$175
    assign { } { }
    assign $1\mem[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem $1\mem[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.3-1039.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$156
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$150[15:0]$157 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$150[15:0]$161
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$151[15:0]$158 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$151[15:0]$162
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$152[3:0]$159 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$152[3:0]$163
    assign $0$lookahead\mem$155[15:0]$160 $1$lookahead\mem$155[15:0]$164
    assign $0\mem[15:0] $1$lookahead\mem$155[15:0]$164
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.25-1039.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039.29-1039.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$152[3:0]$163 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$150[15:0]$161 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$167_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$151[15:0]$162 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$171_Y
        assign $1$lookahead\mem$155[15:0]$164 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$174_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$150[15:0]$161 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$150
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$151[15:0]$162 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$151
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$152[3:0]$163 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$152
        assign $1$lookahead\mem$155[15:0]$164 \mem
    end
    sync posedge \clk
      update \mem $0\mem[15:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$150 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$151 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1039$152 4'x
      update $lookahead\mem$155 16'x
  end
  connect \a { \A3 \A2 \A1 \A0 }
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$153_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1038$154_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1042.1-1058.10"
module \RAM16X1S_1
  parameter \INIT 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.3-1057.45"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$177[15:0]$184
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.3-1057.45"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$176[15:0]$183
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.3-1057.45"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$178[3:0]$185
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.3-1057.45"
  wire width 16 $0$lookahead\mem$181[15:0]$186
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.3-1057.45"
  wire width 16 $0\mem[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.3-1057.45"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$177[15:0]$188
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.3-1057.45"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$176[15:0]$187
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.3-1057.45"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$178[3:0]$189
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.3-1057.45"
  wire width 16 $1$lookahead\mem$181[15:0]$190
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1054.14-1054.24"
  wire width 16 $1\mem[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$194_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$199_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$177
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$176
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$178
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem$181
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$192_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$196_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$198_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$200_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$193_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$197_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$179_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$191_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$195_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1056.14-1056.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1056$180_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1044.9-1044.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1044.13-1044.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1044.17-1044.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1044.21-1044.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1045.9-1045.10"
  wire input 6 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1043.10-1043.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1048.9-1048.13"
  wire input 7 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1049.9-1049.11"
  wire input 8 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1053.14-1053.15"
  wire width 4 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1056.8-1056.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1054.14-1054.17"
  wire width 16 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$194_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$198_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$199_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$192
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$191_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$192_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$196
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$195_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$196_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$193_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$198_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$199_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$197_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$200_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$192_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$193_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$194_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$196_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$197_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$179_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$191
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$191_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$195
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$195_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1056.14-1056.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1056$180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1056$180_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1054.14-1054.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1054$201
    assign { } { }
    assign $1\mem[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem $1\mem[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.3-1057.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$182
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$176[15:0]$183 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$176[15:0]$187
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$177[15:0]$184 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$177[15:0]$188
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$178[3:0]$185 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$178[3:0]$189
    assign $0$lookahead\mem$181[15:0]$186 $1$lookahead\mem$181[15:0]$190
    assign $0\mem[15:0] $1$lookahead\mem$181[15:0]$190
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.25-1057.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057.29-1057.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$178[3:0]$189 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$176[15:0]$187 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$193_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$177[15:0]$188 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$197_Y
        assign $1$lookahead\mem$181[15:0]$190 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$200_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$176[15:0]$187 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$176
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$177[15:0]$188 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$177
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$178[3:0]$189 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$178
        assign $1$lookahead\mem$181[15:0]$190 \mem
    end
    sync negedge \clk
      update \mem $0\mem[15:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$176 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$177 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1057$178 4'x
      update $lookahead\mem$181 16'x
  end
  connect \a { \A3 \A2 \A1 \A0 }
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$179_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1056$180_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1204.1-1227.10"
module \RAM16X2S
  parameter \INIT_00 16'0000000000000000
  parameter \INIT_01 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$411[15:0]$423
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$414[15:0]$426
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$410[15:0]$422
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$413[15:0]$425
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$412[3:0]$424
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$415[3:0]$427
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $0$lookahead\mem0$419[15:0]$428
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $0$lookahead\mem1$420[15:0]$429
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $0\mem0[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $0\mem1[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$411[15:0]$431
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$414[15:0]$434
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$410[15:0]$430
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$413[15:0]$433
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$412[3:0]$432
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$415[3:0]$435
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $1$lookahead\mem0$419[15:0]$436
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  wire width 16 $1$lookahead\mem1$420[15:0]$437
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1218.14-1218.28"
  wire width 16 $1\mem0[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1219.14-1219.28"
  wire width 16 $1\mem1[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$441_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$446_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$451_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$456_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$411
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$414
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$410
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$413
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$412
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$415
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem0$419
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem1$420
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$439_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$443_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$449_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$453_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$445_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$455_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$447_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$457_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$440_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$444_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$450_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$454_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$417_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$418_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$438_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$442_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$448_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$452_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1217.14-1217.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1217$416_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1206.9-1206.11"
  wire input 3 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1206.13-1206.15"
  wire input 4 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1206.17-1206.19"
  wire input 5 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1206.21-1206.23"
  wire input 6 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1207.9-1207.11"
  wire input 7 \D0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1207.13-1207.15"
  wire input 8 \D1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1205.10-1205.12"
  wire output 1 \O0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1205.14-1205.16"
  wire output 2 \O1
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1210.9-1210.13"
  wire input 9 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1211.9-1211.11"
  wire input 10 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1216.14-1216.15"
  wire width 4 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1217.8-1217.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1218.14-1218.18"
  wire width 16 \mem0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1219.14-1219.18"
  wire width 16 \mem1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D0
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$441_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem0
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$445_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$446_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D1
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$451_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem1
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$455_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$456_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$439
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$438_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$439_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$443
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$442_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$443_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$449
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$448_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$449_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$453
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$452_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$453_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$440_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$445_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$450_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$455_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$446_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$444_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$447_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$456_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$454_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$457_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$439_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$440_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$441_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$443_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$444_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$449_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$450_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$451_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$453_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$454_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem0
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$417_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem1
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$418_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$438
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$438_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$442
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$442_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$448
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$448_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$452
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$452_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1217.14-1217.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1217$416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1217$416_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1218.14-1218.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1218$458
    assign { } { }
    assign $1\mem0[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem0 $1\mem0[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1219.14-1219.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1219$459
    assign { } { }
    assign $1\mem1[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem1 $1\mem1[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222.3-1226.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1222$421
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$410[15:0]$422 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$410[15:0]$430
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$411[15:0]$423 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$411[15:0]$431
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$412[3:0]$424 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$412[3:0]$432
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$413[15:0]$425 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$413[15:0]$433
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$414[15:0]$426 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$414[15:0]$434
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$415[3:0]$427 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$415[3:0]$435
    assign $0$lookahead\mem0$419[15:0]$428 $1$lookahead\mem0$419[15:0]$436
    assign $0$lookahead\mem1$420[15:0]$429 $1$lookahead\mem1$420[15:0]$437
    assign $0\mem1[15:0] $1$lookahead\mem1$420[15:0]$437
    assign $0\mem0[15:0] $1$lookahead\mem0$419[15:0]$436
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1223.5-1226.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1223.9-1223.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$412[3:0]$432 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$410[15:0]$430 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$440_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$411[15:0]$431 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$444_Y
        assign $1$lookahead\mem0$419[15:0]$436 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$447_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$415[3:0]$435 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$413[15:0]$433 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$450_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$414[15:0]$434 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$454_Y
        assign $1$lookahead\mem1$420[15:0]$437 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$457_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$410[15:0]$430 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$410
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$411[15:0]$431 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$411
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$412[3:0]$432 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$412
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$413[15:0]$433 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$413
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$414[15:0]$434 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$414
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$415[3:0]$435 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$415
        assign $1$lookahead\mem0$419[15:0]$436 \mem0
        assign $1$lookahead\mem1$420[15:0]$437 \mem1
    end
    sync posedge \clk
      update \mem0 $0\mem0[15:0]
      update \mem1 $0\mem1[15:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$410 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$411 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1224$412 4'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$413 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$414 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1225$415 4'x
      update $lookahead\mem0$419 16'x
      update $lookahead\mem1$420 16'x
  end
  connect \a { \A3 \A2 \A1 \A0 }
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1217$416_Y
  connect \O0 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$417_Y
  connect \O1 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$418_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1279.1-1310.10"
module \RAM16X4S
  parameter \INIT_00 16'0000000000000000
  parameter \INIT_01 16'0000000000000000
  parameter \INIT_02 16'0000000000000000
  parameter \INIT_03 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$561[15:0]$583
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$564[15:0]$586
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$567[15:0]$589
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$570[15:0]$592
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$560[15:0]$582
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$563[15:0]$585
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$566[15:0]$588
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$569[15:0]$591
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$562[3:0]$584
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$565[3:0]$587
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$568[3:0]$590
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$571[3:0]$593
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$lookahead\mem0$577[15:0]$594
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$lookahead\mem1$578[15:0]$595
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$lookahead\mem2$579[15:0]$596
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0$lookahead\mem3$580[15:0]$597
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0\mem0[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0\mem1[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0\mem2[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $0\mem3[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$561[15:0]$599
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$564[15:0]$602
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$567[15:0]$605
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$570[15:0]$608
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$560[15:0]$598
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$563[15:0]$601
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$566[15:0]$604
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$569[15:0]$607
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$562[3:0]$600
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$565[3:0]$603
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$568[3:0]$606
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$571[3:0]$609
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$lookahead\mem0$577[15:0]$610
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$lookahead\mem1$578[15:0]$611
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$lookahead\mem2$579[15:0]$612
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  wire width 16 $1$lookahead\mem3$580[15:0]$613
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1295.14-1295.28"
  wire width 16 $1\mem0[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1296.14-1296.28"
  wire width 16 $1\mem1[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1297.14-1297.28"
  wire width 16 $1\mem2[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1298.14-1298.28"
  wire width 16 $1\mem3[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$617_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$622_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$627_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$632_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$637_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$642_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$647_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$652_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$561
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$564
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$567
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$570
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$560
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$563
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$566
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$569
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$562
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$565
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$568
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$571
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem0$577
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem1$578
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem2$579
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem3$580
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$615_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$619_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$625_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$629_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$635_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$639_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$645_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$649_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$621_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$631_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$641_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$651_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$623_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$633_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$643_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$653_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$616_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$620_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$626_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$630_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$636_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$640_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$646_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$650_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$573_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$574_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$575_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$576_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$614_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$618_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$624_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$628_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$634_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$638_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$644_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$648_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1294.14-1294.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1294$572_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1281.9-1281.11"
  wire input 5 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1281.13-1281.15"
  wire input 6 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1281.17-1281.19"
  wire input 7 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1281.21-1281.23"
  wire input 8 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1282.9-1282.11"
  wire input 9 \D0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1282.13-1282.15"
  wire input 10 \D1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1282.17-1282.19"
  wire input 11 \D2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1282.21-1282.23"
  wire input 12 \D3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1280.10-1280.12"
  wire output 1 \O0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1280.14-1280.16"
  wire output 2 \O1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1280.18-1280.20"
  wire output 3 \O2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1280.22-1280.24"
  wire output 4 \O3
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1285.9-1285.13"
  wire input 13 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1286.9-1286.11"
  wire input 14 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1293.14-1293.15"
  wire width 4 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1294.8-1294.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1295.14-1295.18"
  wire width 16 \mem0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1296.14-1296.18"
  wire width 16 \mem1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1297.14-1297.18"
  wire width 16 \mem2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1298.14-1298.18"
  wire width 16 \mem3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D0
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$617_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem0
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$621_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$622_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D1
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$627_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem1
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$631_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$632_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D2
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$637_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem2
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$641_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$642_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D3
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$647_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem3
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$651_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$652_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$615
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$614_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$615_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$619
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$618_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$619_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$625
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$624_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$625_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$629
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$628_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$629_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$635
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$634_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$635_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$639
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$638_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$639_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$645
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$644_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$645_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$649
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$648_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$649_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$616_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$621_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$626_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$631_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$636_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$641_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$646_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$651_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$622_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$620_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$623_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$632_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$630_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$633_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$642_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$640_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$643_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$652_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$650_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$653_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$615_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$616_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$617_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$619_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$620_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$625_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$626_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$627_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$629_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$630_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$635_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$636_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$637_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$639_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$640_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$645_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$646_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$647_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$649_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$650_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem0
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$573_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem1
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$574_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem2
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$575_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem3
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$576_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$614
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$614_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$618
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$618_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$624
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$624_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$628
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$628_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$634
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$634_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$638
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$638_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$644
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$644_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$648
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$648_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1294.14-1294.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1294$572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1294$572_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1295.14-1295.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1295$654
    assign { } { }
    assign $1\mem0[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem0 $1\mem0[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1296.14-1296.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1296$655
    assign { } { }
    assign $1\mem1[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem1 $1\mem1[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1297.14-1297.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1297$656
    assign { } { }
    assign $1\mem2[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem2 $1\mem2[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1298.14-1298.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1298$657
    assign { } { }
    assign $1\mem3[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem3 $1\mem3[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303.3-1309.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1303$581
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$560[15:0]$582 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$560[15:0]$598
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$561[15:0]$583 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$561[15:0]$599
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$562[3:0]$584 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$562[3:0]$600
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$563[15:0]$585 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$563[15:0]$601
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$564[15:0]$586 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$564[15:0]$602
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$565[3:0]$587 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$565[3:0]$603
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$566[15:0]$588 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$566[15:0]$604
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$567[15:0]$589 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$567[15:0]$605
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$568[3:0]$590 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$568[3:0]$606
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$569[15:0]$591 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$569[15:0]$607
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$570[15:0]$592 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$570[15:0]$608
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$571[3:0]$593 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$571[3:0]$609
    assign $0$lookahead\mem0$577[15:0]$594 $1$lookahead\mem0$577[15:0]$610
    assign $0$lookahead\mem1$578[15:0]$595 $1$lookahead\mem1$578[15:0]$611
    assign $0$lookahead\mem2$579[15:0]$596 $1$lookahead\mem2$579[15:0]$612
    assign $0$lookahead\mem3$580[15:0]$597 $1$lookahead\mem3$580[15:0]$613
    assign $0\mem3[15:0] $1$lookahead\mem3$580[15:0]$613
    assign $0\mem2[15:0] $1$lookahead\mem2$579[15:0]$612
    assign $0\mem1[15:0] $1$lookahead\mem1$578[15:0]$611
    assign $0\mem0[15:0] $1$lookahead\mem0$577[15:0]$610
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1304.5-1309.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1304.9-1304.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$562[3:0]$600 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$560[15:0]$598 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$616_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$561[15:0]$599 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$620_Y
        assign $1$lookahead\mem0$577[15:0]$610 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$623_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$565[3:0]$603 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$563[15:0]$601 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$626_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$564[15:0]$602 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$630_Y
        assign $1$lookahead\mem1$578[15:0]$611 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$633_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$568[3:0]$606 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$566[15:0]$604 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$636_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$567[15:0]$605 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$640_Y
        assign $1$lookahead\mem2$579[15:0]$612 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$643_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$571[3:0]$609 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$569[15:0]$607 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$646_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$570[15:0]$608 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$650_Y
        assign $1$lookahead\mem3$580[15:0]$613 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$653_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$560[15:0]$598 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$560
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$561[15:0]$599 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$561
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$562[3:0]$600 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$562
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$563[15:0]$601 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$563
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$564[15:0]$602 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$564
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$565[3:0]$603 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$565
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$566[15:0]$604 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$566
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$567[15:0]$605 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$567
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$568[3:0]$606 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$568
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$569[15:0]$607 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$569
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$570[15:0]$608 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$570
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$571[3:0]$609 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$571
        assign $1$lookahead\mem0$577[15:0]$610 \mem0
        assign $1$lookahead\mem1$578[15:0]$611 \mem1
        assign $1$lookahead\mem2$579[15:0]$612 \mem2
        assign $1$lookahead\mem3$580[15:0]$613 \mem3
    end
    sync posedge \clk
      update \mem0 $0\mem0[15:0]
      update \mem1 $0\mem1[15:0]
      update \mem2 $0\mem2[15:0]
      update \mem3 $0\mem3[15:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$560 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$561 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1305$562 4'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$563 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$564 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1306$565 4'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$566 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$567 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1307$568 4'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$569 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$570 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1308$571 4'x
      update $lookahead\mem0$577 16'x
      update $lookahead\mem1$578 16'x
      update $lookahead\mem2$579 16'x
      update $lookahead\mem3$580 16'x
  end
  connect \a { \A3 \A2 \A1 \A0 }
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1294$572_Y
  connect \O0 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$573_Y
  connect \O1 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$574_Y
  connect \O2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$575_Y
  connect \O3 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$576_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1345.1-1392.10"
module \RAM16X8S
  parameter \INIT_00 16'0000000000000000
  parameter \INIT_01 16'0000000000000000
  parameter \INIT_02 16'0000000000000000
  parameter \INIT_03 16'0000000000000000
  parameter \INIT_04 16'0000000000000000
  parameter \INIT_05 16'0000000000000000
  parameter \INIT_06 16'0000000000000000
  parameter \INIT_07 16'0000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$757[15:0]$799
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$760[15:0]$802
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$763[15:0]$805
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$766[15:0]$808
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$769[15:0]$811
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$772[15:0]$814
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$775[15:0]$817
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$778[15:0]$820
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$756[15:0]$798
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$759[15:0]$801
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$762[15:0]$804
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$765[15:0]$807
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$768[15:0]$810
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$771[15:0]$813
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$774[15:0]$816
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$777[15:0]$819
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$758[3:0]$800
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$761[3:0]$803
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$764[3:0]$806
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$767[3:0]$809
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$770[3:0]$812
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$773[3:0]$815
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$776[3:0]$818
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$779[3:0]$821
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$lookahead\mem0$789[15:0]$822
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$lookahead\mem1$790[15:0]$823
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$lookahead\mem2$791[15:0]$824
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$lookahead\mem3$792[15:0]$825
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$lookahead\mem4$793[15:0]$826
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$lookahead\mem5$794[15:0]$827
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$lookahead\mem6$795[15:0]$828
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0$lookahead\mem7$796[15:0]$829
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0\mem0[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0\mem1[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0\mem2[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0\mem3[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0\mem4[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0\mem5[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0\mem6[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $0\mem7[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$757[15:0]$831
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$760[15:0]$834
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$763[15:0]$837
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$766[15:0]$840
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$769[15:0]$843
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$772[15:0]$846
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$775[15:0]$849
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$778[15:0]$852
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$756[15:0]$830
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$759[15:0]$833
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$762[15:0]$836
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$765[15:0]$839
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$768[15:0]$842
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$771[15:0]$845
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$774[15:0]$848
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$777[15:0]$851
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$758[3:0]$832
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$761[3:0]$835
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$764[3:0]$838
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$767[3:0]$841
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$770[3:0]$844
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$773[3:0]$847
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$776[3:0]$850
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 4 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$779[3:0]$853
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$lookahead\mem0$789[15:0]$854
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$lookahead\mem1$790[15:0]$855
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$lookahead\mem2$791[15:0]$856
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$lookahead\mem3$792[15:0]$857
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$lookahead\mem4$793[15:0]$858
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$lookahead\mem5$794[15:0]$859
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$lookahead\mem6$795[15:0]$860
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  wire width 16 $1$lookahead\mem7$796[15:0]$861
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1365.14-1365.28"
  wire width 16 $1\mem0[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1366.14-1366.28"
  wire width 16 $1\mem1[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1367.14-1367.28"
  wire width 16 $1\mem2[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1368.14-1368.28"
  wire width 16 $1\mem3[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1369.14-1369.28"
  wire width 16 $1\mem4[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1370.14-1370.28"
  wire width 16 $1\mem5[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1371.14-1371.28"
  wire width 16 $1\mem6[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1372.14-1372.28"
  wire width 16 $1\mem7[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$865_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$870_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$875_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$880_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$885_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$890_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$895_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$900_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$905_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$910_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$915_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$920_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$925_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$930_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$935_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$940_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$757
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$760
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$763
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$766
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$769
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$772
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$775
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$778
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$756
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$759
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$762
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$765
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$768
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$771
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$774
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$777
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$758
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$761
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$764
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$767
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$770
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$773
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$776
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 4 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$779
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem0$789
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem1$790
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem2$791
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem3$792
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem4$793
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem5$794
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem6$795
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $lookahead\mem7$796
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$863_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$867_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$873_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$877_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$883_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$887_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$893_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$897_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$903_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$907_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$913_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$917_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$923_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$927_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$933_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$937_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$869_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$879_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$889_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$899_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$909_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$919_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$929_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$939_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$871_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$881_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$891_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$901_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$911_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$921_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$931_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$941_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$864_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$868_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$874_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$878_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$884_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$888_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$894_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$898_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$904_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$908_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$914_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$918_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$924_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$928_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$934_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 16 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$938_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$781_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$782_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$783_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$784_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$785_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$786_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$787_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$788_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$862_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$866_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$872_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$876_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$882_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$886_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$892_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$896_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$902_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$906_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$912_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$916_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$922_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$926_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$932_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$936_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1364.14-1364.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1364$780_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1347.9-1347.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1347.13-1347.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1347.17-1347.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1347.21-1347.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1348.15-1348.16"
  wire width 8 input 6 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1346.16-1346.17"
  wire width 8 output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1351.9-1351.13"
  wire input 7 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1352.9-1352.11"
  wire input 8 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1363.14-1363.15"
  wire width 4 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1364.8-1364.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1365.14-1365.18"
  wire width 16 \mem0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1366.14-1366.18"
  wire width 16 \mem1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1367.14-1367.18"
  wire width 16 \mem2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1368.14-1368.18"
  wire width 16 \mem3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1369.14-1369.18"
  wire width 16 \mem4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1370.14-1370.18"
  wire width 16 \mem5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1371.14-1371.18"
  wire width 16 \mem6
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1372.14-1372.18"
  wire width 16 \mem7
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$865
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D [0]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$865_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$870
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem0
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$869_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$870_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D [1]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$875_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$880
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem1
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$879_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$880_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D [2]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$885_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$890
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem2
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$889_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$890_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$895
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D [3]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$895_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$900
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem3
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$899_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$900_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$905
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D [4]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$905_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$910
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem4
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$909_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$910_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$915
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D [5]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$915_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$920
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem5
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$919_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$920_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$925
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D [6]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$925_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$930
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem6
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$929_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$930_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$935
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B \D [7]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$935_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$940
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \mem7
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$939_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$940_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$863
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$862_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$863_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$867
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$866_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$867_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$873
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$872_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$873_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$877
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$876_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$877_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$883
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$882_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$883_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$887
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$886_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$887_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$893
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$892_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$893_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$897
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$896_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$897_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$903
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$902_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$903_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$907
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$906_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$907_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$913
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$912_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$913_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$917
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$916_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$917_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$923
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$922_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$923_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$927
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$926_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$927_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$933
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$932_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$933_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$937
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$936_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$937_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$869
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$864_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$869_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$879
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$874_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$879_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$884_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$889_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$894_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$899_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$909
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$904_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$909_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$919
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$914_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$919_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$929
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$924_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$929_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$939
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$934_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$939_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$871
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$870_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$868_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$871_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$880_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$878_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$881_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$890_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$888_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$891_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$901
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$900_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$898_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$901_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$910_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$908_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$911_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$920_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$918_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$921_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$930_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$928_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$931_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$941
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$940_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$938_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$941_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$864
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$863_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$864_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$868
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$865_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$867_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$868_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$874
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$873_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$874_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$875_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$877_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$878_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$884
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$883_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$884_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$885_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$887_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$888_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$894
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$893_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$894_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$898
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$895_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$897_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$898_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$904
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$903_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$904_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$908
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$905_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$907_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$908_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$914
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$913_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$914_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$918
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$915_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$917_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$918_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$924
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$923_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$924_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$928
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$925_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$927_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$928_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$934
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$933_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$934_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$938
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 16
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$935_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$937_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$938_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem0
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$781_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem1
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$782_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem2
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$783_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem3
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$784_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem4
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$785_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem5
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$786_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem6
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$787_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \mem7
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$788_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$862
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$862_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$866
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$866_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$872
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$872_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$876
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$876_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$882
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$882_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$886
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$886_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$892
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$892_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$896
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$896_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$902
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$902_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$906
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$906_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$912
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$912_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$916
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$916_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$922
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$922_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$926
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$926_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$932
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$932_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$936
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 28'0000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$936_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1364.14-1364.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1364$780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1364$780_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1365.14-1365.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1365$942
    assign { } { }
    assign $1\mem0[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem0 $1\mem0[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1366.14-1366.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1366$943
    assign { } { }
    assign $1\mem1[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem1 $1\mem1[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1367.14-1367.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1367$944
    assign { } { }
    assign $1\mem2[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem2 $1\mem2[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1368.14-1368.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1368$945
    assign { } { }
    assign $1\mem3[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem3 $1\mem3[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1369.14-1369.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1369$946
    assign { } { }
    assign $1\mem4[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem4 $1\mem4[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1370.14-1370.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1370$947
    assign { } { }
    assign $1\mem5[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem5 $1\mem5[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1371.14-1371.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1371$948
    assign { } { }
    assign $1\mem6[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem6 $1\mem6[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1372.14-1372.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1372$949
    assign { } { }
    assign $1\mem7[15:0] 16'0000000000000000
    sync always
    sync init
      update \mem7 $1\mem7[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381.3-1391.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1381$797
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$756[15:0]$798 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$756[15:0]$830
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$757[15:0]$799 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$757[15:0]$831
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$758[3:0]$800 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$758[3:0]$832
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$759[15:0]$801 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$759[15:0]$833
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$760[15:0]$802 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$760[15:0]$834
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$761[3:0]$803 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$761[3:0]$835
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$762[15:0]$804 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$762[15:0]$836
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$763[15:0]$805 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$763[15:0]$837
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$764[3:0]$806 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$764[3:0]$838
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$765[15:0]$807 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$765[15:0]$839
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$766[15:0]$808 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$766[15:0]$840
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$767[3:0]$809 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$767[3:0]$841
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$768[15:0]$810 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$768[15:0]$842
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$769[15:0]$811 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$769[15:0]$843
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$770[3:0]$812 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$770[3:0]$844
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$771[15:0]$813 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$771[15:0]$845
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$772[15:0]$814 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$772[15:0]$846
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$773[3:0]$815 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$773[3:0]$847
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$774[15:0]$816 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$774[15:0]$848
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$775[15:0]$817 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$775[15:0]$849
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$776[3:0]$818 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$776[3:0]$850
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$777[15:0]$819 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$777[15:0]$851
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$778[15:0]$820 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$778[15:0]$852
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$779[3:0]$821 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$779[3:0]$853
    assign $0$lookahead\mem0$789[15:0]$822 $1$lookahead\mem0$789[15:0]$854
    assign $0$lookahead\mem1$790[15:0]$823 $1$lookahead\mem1$790[15:0]$855
    assign $0$lookahead\mem2$791[15:0]$824 $1$lookahead\mem2$791[15:0]$856
    assign $0$lookahead\mem3$792[15:0]$825 $1$lookahead\mem3$792[15:0]$857
    assign $0$lookahead\mem4$793[15:0]$826 $1$lookahead\mem4$793[15:0]$858
    assign $0$lookahead\mem5$794[15:0]$827 $1$lookahead\mem5$794[15:0]$859
    assign $0$lookahead\mem6$795[15:0]$828 $1$lookahead\mem6$795[15:0]$860
    assign $0$lookahead\mem7$796[15:0]$829 $1$lookahead\mem7$796[15:0]$861
    assign $0\mem7[15:0] $1$lookahead\mem7$796[15:0]$861
    assign $0\mem6[15:0] $1$lookahead\mem6$795[15:0]$860
    assign $0\mem5[15:0] $1$lookahead\mem5$794[15:0]$859
    assign $0\mem4[15:0] $1$lookahead\mem4$793[15:0]$858
    assign $0\mem3[15:0] $1$lookahead\mem3$792[15:0]$857
    assign $0\mem2[15:0] $1$lookahead\mem2$791[15:0]$856
    assign $0\mem1[15:0] $1$lookahead\mem1$790[15:0]$855
    assign $0\mem0[15:0] $1$lookahead\mem0$789[15:0]$854
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1382.5-1391.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1382.9-1382.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$758[3:0]$832 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$756[15:0]$830 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$864_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$757[15:0]$831 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$868_Y
        assign $1$lookahead\mem0$789[15:0]$854 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$871_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$761[3:0]$835 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$759[15:0]$833 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$874_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$760[15:0]$834 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$878_Y
        assign $1$lookahead\mem1$790[15:0]$855 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$881_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$764[3:0]$838 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$762[15:0]$836 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$884_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$763[15:0]$837 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$888_Y
        assign $1$lookahead\mem2$791[15:0]$856 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$891_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$767[3:0]$841 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$765[15:0]$839 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$894_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$766[15:0]$840 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$898_Y
        assign $1$lookahead\mem3$792[15:0]$857 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$901_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$770[3:0]$844 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$768[15:0]$842 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$904_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$769[15:0]$843 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$908_Y
        assign $1$lookahead\mem4$793[15:0]$858 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$911_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$773[3:0]$847 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$771[15:0]$845 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$914_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$772[15:0]$846 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$918_Y
        assign $1$lookahead\mem5$794[15:0]$859 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$921_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$776[3:0]$850 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$774[15:0]$848 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$924_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$775[15:0]$849 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$928_Y
        assign $1$lookahead\mem6$795[15:0]$860 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$931_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$779[3:0]$853 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$777[15:0]$851 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$934_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$778[15:0]$852 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$938_Y
        assign $1$lookahead\mem7$796[15:0]$861 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$941_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$756[15:0]$830 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$756
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$757[15:0]$831 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$757
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$758[3:0]$832 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$758
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$759[15:0]$833 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$759
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$760[15:0]$834 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$760
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$761[3:0]$835 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$761
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$762[15:0]$836 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$762
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$763[15:0]$837 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$763
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$764[3:0]$838 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$764
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$765[15:0]$839 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$765
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$766[15:0]$840 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$766
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$767[3:0]$841 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$767
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$768[15:0]$842 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$768
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$769[15:0]$843 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$769
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$770[3:0]$844 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$770
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$771[15:0]$845 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$771
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$772[15:0]$846 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$772
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$773[3:0]$847 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$773
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$774[15:0]$848 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$774
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$775[15:0]$849 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$775
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$776[3:0]$850 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$776
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$777[15:0]$851 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$777
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$778[15:0]$852 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$778
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$779[3:0]$853 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$779
        assign $1$lookahead\mem0$789[15:0]$854 \mem0
        assign $1$lookahead\mem1$790[15:0]$855 \mem1
        assign $1$lookahead\mem2$791[15:0]$856 \mem2
        assign $1$lookahead\mem3$792[15:0]$857 \mem3
        assign $1$lookahead\mem4$793[15:0]$858 \mem4
        assign $1$lookahead\mem5$794[15:0]$859 \mem5
        assign $1$lookahead\mem6$795[15:0]$860 \mem6
        assign $1$lookahead\mem7$796[15:0]$861 \mem7
    end
    sync posedge \clk
      update \mem0 $0\mem0[15:0]
      update \mem1 $0\mem1[15:0]
      update \mem2 $0\mem2[15:0]
      update \mem3 $0\mem3[15:0]
      update \mem4 $0\mem4[15:0]
      update \mem5 $0\mem5[15:0]
      update \mem6 $0\mem6[15:0]
      update \mem7 $0\mem7[15:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$756 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$757 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1383$758 4'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$759 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$760 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1384$761 4'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$762 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$763 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1385$764 4'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$765 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$766 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1386$767 4'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$768 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$769 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1387$770 4'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$771 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$772 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1388$773 4'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$774 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$775 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1389$776 4'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$777 16'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$778 16'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1390$779 4'x
      update $lookahead\mem0$789 16'x
      update $lookahead\mem1$790 16'x
      update $lookahead\mem2$791 16'x
      update $lookahead\mem3$792 16'x
      update $lookahead\mem4$793 16'x
      update $lookahead\mem5$794 16'x
      update $lookahead\mem6$795 16'x
      update $lookahead\mem7$796 16'x
  end
  connect \a { \A3 \A2 \A1 \A0 }
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1364$780_Y
  connect \O [0] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$781_Y
  connect \O [1] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$782_Y
  connect \O [2] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$783_Y
  connect \O [3] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$784_Y
  connect \O [4] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$785_Y
  connect \O [5] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$786_Y
  connect \O [6] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$787_Y
  connect \O [7] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$788_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1761.1-1777.10"
module \RAM256X1D
  parameter \INIT 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.3-1776.45"
  wire width 256 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1334[255:0]$1342
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.3-1776.45"
  wire width 256 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1333[255:0]$1341
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.3-1776.45"
  wire width 8 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1335[7:0]$1343
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.3-1776.45"
  wire width 256 $0$lookahead\mem$1339[255:0]$1344
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.3-1776.45"
  wire width 256 $0\mem[255:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.3-1776.45"
  wire width 256 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1334[255:0]$1346
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.3-1776.45"
  wire width 256 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1333[255:0]$1345
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.3-1776.45"
  wire width 8 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1335[7:0]$1347
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.3-1776.45"
  wire width 256 $1$lookahead\mem$1339[255:0]$1348
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1772.15-1772.25"
  wire width 256 $1\mem[255:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1352_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1357_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1334
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1333
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 8 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1335
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $lookahead\mem$1339
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1350_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1354_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1356_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1358_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1351_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1355_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1336_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1337_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1349_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1353_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1775.14-1775.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1775$1338_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1768.16-1768.17"
  wire width 8 input 6 \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1763.16-1763.17"
  wire input 3 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1762.10-1762.13"
  wire output 1 \DPO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1768.19-1768.23"
  wire width 8 input 7 \DPRA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1762.15-1762.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1766.16-1766.20"
  wire input 4 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1767.16-1767.18"
  wire input 5 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1775.8-1775.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1772.15-1772.18"
  wire width 256 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 256
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1352_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \B_SIGNED 0
    parameter \B_WIDTH 256
    parameter \Y_WIDTH 256
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1356_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1357_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1350
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1349_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1350_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1354
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1353_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1354_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \Y_WIDTH 256
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1351_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1356_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \B_SIGNED 0
    parameter \B_WIDTH 256
    parameter \Y_WIDTH 256
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1357_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1355_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1358_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 256
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1350_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1351_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 256
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1352_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1354_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1355_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1336_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \DPRA
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1337_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1349
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 24'000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1349_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1353
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 24'000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1353_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1775.14-1775.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1775$1338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1775$1338_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1772.15-1772.25"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1772$1359
    assign { } { }
    assign $1\mem[255:0] 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem $1\mem[255:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.3-1776.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1340
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1333[255:0]$1341 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1333[255:0]$1345
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1334[255:0]$1342 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1334[255:0]$1346
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1335[7:0]$1343 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1335[7:0]$1347
    assign $0$lookahead\mem$1339[255:0]$1344 $1$lookahead\mem$1339[255:0]$1348
    assign $0\mem[255:0] $1$lookahead\mem$1339[255:0]$1348
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.25-1776.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776.29-1776.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1335[7:0]$1347 \A
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1333[255:0]$1345 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1351_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1334[255:0]$1346 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1355_Y
        assign $1$lookahead\mem$1339[255:0]$1348 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1358_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1333[255:0]$1345 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1333
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1334[255:0]$1346 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1334
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1335[7:0]$1347 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1335
        assign $1$lookahead\mem$1339[255:0]$1348 \mem
    end
    sync posedge \clk
      update \mem $0\mem[255:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1333 256'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1334 256'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1776$1335 8'x
      update $lookahead\mem$1339 256'x
  end
  connect \SPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1336_Y
  connect \DPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1337_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1775$1338_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1168.1-1183.10"
module \RAM256X1S
  parameter \INIT 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.3-1182.45"
  wire width 256 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$359[255:0]$366
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.3-1182.45"
  wire width 256 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$358[255:0]$365
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.3-1182.45"
  wire width 8 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$360[7:0]$367
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.3-1182.45"
  wire width 256 $0$lookahead\mem$363[255:0]$368
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.3-1182.45"
  wire width 256 $0\mem[255:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.3-1182.45"
  wire width 256 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$359[255:0]$370
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.3-1182.45"
  wire width 256 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$358[255:0]$369
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.3-1182.45"
  wire width 8 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$360[7:0]$371
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.3-1182.45"
  wire width 256 $1$lookahead\mem$363[255:0]$372
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1179.15-1179.25"
  wire width 256 $1\mem[255:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$376_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$381_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$359
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$358
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 8 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$360
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $lookahead\mem$363
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$374_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$378_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$380_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$382_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$375_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 256 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$379_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$361_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$373_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$377_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1181.14-1181.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1181$362_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1170.15-1170.16"
  wire width 8 input 2 \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1171.9-1171.10"
  wire input 3 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1169.10-1169.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1174.9-1174.13"
  wire input 4 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1175.9-1175.11"
  wire input 5 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1181.8-1181.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1179.15-1179.18"
  wire width 256 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 256
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$376_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \B_SIGNED 0
    parameter \B_WIDTH 256
    parameter \Y_WIDTH 256
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$380_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$381_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$374
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$373_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$374_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$378
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$377_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$378_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \Y_WIDTH 256
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$375_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$380_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \B_SIGNED 0
    parameter \B_WIDTH 256
    parameter \Y_WIDTH 256
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$381_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$379_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$382_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 256
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$374_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$375_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 256
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$376_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$378_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$379_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$361_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$373
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 24'000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$373_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$377
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 24'000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$377_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1181.14-1181.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1181$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1181$362_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1179.15-1179.25"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1179$383
    assign { } { }
    assign $1\mem[255:0] 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem $1\mem[255:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.3-1182.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$364
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$358[255:0]$365 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$358[255:0]$369
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$359[255:0]$366 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$359[255:0]$370
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$360[7:0]$367 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$360[7:0]$371
    assign $0$lookahead\mem$363[255:0]$368 $1$lookahead\mem$363[255:0]$372
    assign $0\mem[255:0] $1$lookahead\mem$363[255:0]$372
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.25-1182.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182.29-1182.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$360[7:0]$371 \A
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$358[255:0]$369 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$375_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$359[255:0]$370 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$379_Y
        assign $1$lookahead\mem$363[255:0]$372 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$382_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$358[255:0]$369 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$358
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$359[255:0]$370 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$359
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$360[7:0]$371 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$360
        assign $1$lookahead\mem$363[255:0]$372 \mem
    end
    sync posedge \clk
      update \mem $0\mem[255:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$358 256'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$359 256'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1182$360 8'x
      update $lookahead\mem$363 256'x
  end
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$361_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1181$362_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1782.1-1884.10"
module \RAM32M
  parameter \INIT_A 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1361[63:0]$1391
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1364[63:0]$1394
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1367[63:0]$1397
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1370[63:0]$1400
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1360[63:0]$1390
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1363[63:0]$1393
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1366[63:0]$1396
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1369[63:0]$1399
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1362[31:0]$1392
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1365[31:0]$1395
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1368[31:0]$1398
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1371[31:0]$1401
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$lookahead\mem_a$1385[63:0]$1402
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$lookahead\mem_b$1386[63:0]$1403
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$lookahead\mem_c$1387[63:0]$1404
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0$lookahead\mem_d$1388[63:0]$1405
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0\mem_a[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0\mem_b[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0\mem_c[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $0\mem_d[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1361[63:0]$1407
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1364[63:0]$1410
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1367[63:0]$1413
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1370[63:0]$1416
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1360[63:0]$1406
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1363[63:0]$1409
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1366[63:0]$1412
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1369[63:0]$1415
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1362[31:0]$1408
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1365[31:0]$1411
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1368[31:0]$1414
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1371[31:0]$1417
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$lookahead\mem_a$1385[63:0]$1418
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$lookahead\mem_b$1386[63:0]$1419
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$lookahead\mem_c$1387[63:0]$1420
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  wire width 64 $1$lookahead\mem_d$1388[63:0]$1421
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803.14-1803.28"
  wire width 64 $1\mem_a[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804.14-1804.28"
  wire width 64 $1\mem_b[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805.14-1805.28"
  wire width 64 $1\mem_c[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806.14-1806.28"
  wire width 64 $1\mem_d[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1373_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1376_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1379_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1382_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1423_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1435_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1447_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1459_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1427_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1432_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1439_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1444_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1451_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1456_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1463_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1468_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1361
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1364
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1367
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1370
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1360
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1363
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1366
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1369
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1362
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1365
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1368
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1371
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_a$1385
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_b$1386
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_c$1387
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_d$1388
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807.22-1807.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$1372_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1808.22-1808.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1808$1375_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809.22-1809.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809$1378_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810.22-1810.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810$1381_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814.13-1814.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1422_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815.13-1815.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1434_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816.13-1816.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1446_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817.13-1817.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1458_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1425_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1429_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1437_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1441_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1449_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1453_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1461_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1465_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1431_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1443_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1455_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1467_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1433_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1445_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1457_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1469_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1426_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1430_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1438_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1442_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1450_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1454_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1462_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1466_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1374_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1377_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1380_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1383_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1424_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1428_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1436_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1440_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1448_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1452_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1460_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1464_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811.14-1811.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811$1384_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1787.16-1787.21"
  wire width 5 input 5 \ADDRA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1787.23-1787.28"
  wire width 5 input 6 \ADDRB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1787.30-1787.35"
  wire width 5 input 7 \ADDRC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1788.16-1788.21"
  wire width 5 input 8 \ADDRD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1789.16-1789.19"
  wire width 2 input 9 \DIA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1790.16-1790.19"
  wire width 2 input 10 \DIB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1791.16-1791.19"
  wire width 2 input 11 \DIC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1792.16-1792.19"
  wire width 2 input 12 \DID
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1783.16-1783.19"
  wire width 2 output 1 \DOA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1784.16-1784.19"
  wire width 2 output 2 \DOB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1785.16-1785.19"
  wire width 2 output 3 \DOC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1786.16-1786.19"
  wire width 2 output 4 \DOD
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1795.16-1795.20"
  wire input 13 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1796.16-1796.18"
  wire input 14 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811.8-1811.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803.14-1803.19"
  wire width 64 \mem_a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804.14-1804.19"
  wire width 64 \mem_b
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805.14-1805.19"
  wire width 64 \mem_c
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806.14-1806.19"
  wire width 64 \mem_d
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$1372_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1373_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1808$1375_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1376_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809$1378_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1379_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810$1381_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1382_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1422_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1423_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1435
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1434_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1435_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1446_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1447_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1458_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1459_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIA
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1427_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_a
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1431_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1432_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIB
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1439_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_b
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1443_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1444_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIC
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1451_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_c
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1455_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1456_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DID
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1463_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_d
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1467_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1468_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807.22-1807.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$1372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRA
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1807$1372_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1808.22-1808.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1808$1375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRB
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1808$1375_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809.22-1809.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809$1378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRC
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1809$1378_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810.22-1810.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810$1381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRD
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1810$1381_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814.13-1814.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRD
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1422_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815.13-1815.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRD
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1434_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816.13-1816.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRD
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1446_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817.13-1817.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRD
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1458_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1425
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1424_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1425_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1429
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1428_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1429_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1437
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1436_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1437_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1441
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1440_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1441_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1449
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1448_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1449_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1453
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1452_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1453_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1461
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1460_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1461_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1465
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1464_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1465_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1426_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1431_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1438_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1443_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1455
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1450_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1455_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1462_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1467_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1432_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1430_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1433_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1444_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1442_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1445_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1456_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1454_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1457_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1468_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1466_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1469_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1425_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1426_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1427_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1429_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1430_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1437_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1438_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1442
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1439_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1441_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1442_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1450
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1449_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1450_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1451_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1453_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1454_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1462
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1461_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1462_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1463_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1465_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1466_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_a
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1373_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1374_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_b
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1376_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1377_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_c
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1379_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1380_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_d
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1382_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1383_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1424
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1423_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1424_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1428
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1423_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1428_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1436
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1435_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1436_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1440
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1435_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1440_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1448
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1447_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1448_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1452
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1447_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1452_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1460
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1459_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1460_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1464
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1459_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1464_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811.14-1811.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811$1384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811$1384_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803.14-1803.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1803$1470
    assign { } { }
    assign $1\mem_a[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_a $1\mem_a[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804.14-1804.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1804$1471
    assign { } { }
    assign $1\mem_b[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_b $1\mem_b[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805.14-1805.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1805$1472
    assign { } { }
    assign $1\mem_c[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_c $1\mem_c[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806.14-1806.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1806$1473
    assign { } { }
    assign $1\mem_d[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_d $1\mem_d[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812.3-1818.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1812$1389
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1360[63:0]$1390 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1360[63:0]$1406
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1361[63:0]$1391 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1361[63:0]$1407
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1362[31:0]$1392 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1362[31:0]$1408
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1363[63:0]$1393 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1363[63:0]$1409
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1364[63:0]$1394 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1364[63:0]$1410
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1365[31:0]$1395 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1365[31:0]$1411
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1366[63:0]$1396 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1366[63:0]$1412
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1367[63:0]$1397 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1367[63:0]$1413
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1368[31:0]$1398 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1368[31:0]$1414
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1369[63:0]$1399 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1369[63:0]$1415
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1370[63:0]$1400 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1370[63:0]$1416
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1371[31:0]$1401 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1371[31:0]$1417
    assign $0$lookahead\mem_a$1385[63:0]$1402 $1$lookahead\mem_a$1385[63:0]$1418
    assign $0$lookahead\mem_b$1386[63:0]$1403 $1$lookahead\mem_b$1386[63:0]$1419
    assign $0$lookahead\mem_c$1387[63:0]$1404 $1$lookahead\mem_c$1387[63:0]$1420
    assign $0$lookahead\mem_d$1388[63:0]$1405 $1$lookahead\mem_d$1388[63:0]$1421
    assign $0\mem_d[63:0] $1$lookahead\mem_d$1388[63:0]$1421
    assign $0\mem_c[63:0] $1$lookahead\mem_c$1387[63:0]$1420
    assign $0\mem_b[63:0] $1$lookahead\mem_b$1386[63:0]$1419
    assign $0\mem_a[63:0] $1$lookahead\mem_a$1385[63:0]$1418
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1813.5-1818.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1813.9-1813.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1362[31:0]$1408 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1423_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1360[63:0]$1406 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1426_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1361[63:0]$1407 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1430_Y
        assign $1$lookahead\mem_a$1385[63:0]$1418 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1433_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1365[31:0]$1411 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1435_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1363[63:0]$1409 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1438_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1364[63:0]$1410 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1442_Y
        assign $1$lookahead\mem_b$1386[63:0]$1419 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1445_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1368[31:0]$1414 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1447_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1366[63:0]$1412 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1450_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1367[63:0]$1413 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1454_Y
        assign $1$lookahead\mem_c$1387[63:0]$1420 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1457_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1371[31:0]$1417 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1459_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1369[63:0]$1415 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1462_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1370[63:0]$1416 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1466_Y
        assign $1$lookahead\mem_d$1388[63:0]$1421 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1469_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1360[63:0]$1406 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1360
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1361[63:0]$1407 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1361
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1362[31:0]$1408 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1362
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1363[63:0]$1409 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1363
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1364[63:0]$1410 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1364
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1365[31:0]$1411 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1365
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1366[63:0]$1412 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1366
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1367[63:0]$1413 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1367
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1368[31:0]$1414 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1368
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1369[63:0]$1415 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1369
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1370[63:0]$1416 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1370
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1371[31:0]$1417 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1371
        assign $1$lookahead\mem_a$1385[63:0]$1418 \mem_a
        assign $1$lookahead\mem_b$1386[63:0]$1419 \mem_b
        assign $1$lookahead\mem_c$1387[63:0]$1420 \mem_c
        assign $1$lookahead\mem_d$1388[63:0]$1421 \mem_d
    end
    sync posedge \clk
      update \mem_a $0\mem_a[63:0]
      update \mem_b $0\mem_b[63:0]
      update \mem_c $0\mem_c[63:0]
      update \mem_d $0\mem_d[63:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1360 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1361 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1814$1362 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1363 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1364 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1815$1365 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1366 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1367 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1816$1368 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1369 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1370 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1817$1371 32'x
      update $lookahead\mem_a$1385 64'x
      update $lookahead\mem_b$1386 64'x
      update $lookahead\mem_c$1387 64'x
      update $lookahead\mem_d$1388 64'x
  end
  connect \DOA $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1374_Y
  connect \DOB $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1377_Y
  connect \DOC $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1380_Y
  connect \DOD $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1383_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1811$1384_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1886.1-1953.10"
module \RAM32M16
  parameter \INIT_A 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_G 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_H 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1475[63:0]$1533
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1478[63:0]$1536
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1481[63:0]$1539
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1484[63:0]$1542
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1487[63:0]$1545
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1490[63:0]$1548
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1493[63:0]$1551
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1496[63:0]$1554
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1474[63:0]$1532
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1477[63:0]$1535
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1480[63:0]$1538
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1483[63:0]$1541
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1486[63:0]$1544
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1489[63:0]$1547
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1492[63:0]$1550
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1495[63:0]$1553
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1476[31:0]$1534
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1479[31:0]$1537
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1482[31:0]$1540
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1485[31:0]$1543
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1488[31:0]$1546
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1491[31:0]$1549
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1494[31:0]$1552
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1497[31:0]$1555
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$lookahead\mem_a$1523[63:0]$1556
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$lookahead\mem_b$1524[63:0]$1557
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$lookahead\mem_c$1525[63:0]$1558
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$lookahead\mem_d$1526[63:0]$1559
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$lookahead\mem_e$1527[63:0]$1560
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$lookahead\mem_f$1528[63:0]$1561
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$lookahead\mem_g$1529[63:0]$1562
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0$lookahead\mem_h$1530[63:0]$1563
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0\mem_a[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0\mem_b[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0\mem_c[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0\mem_d[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0\mem_e[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0\mem_f[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0\mem_g[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $0\mem_h[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1475[63:0]$1565
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1478[63:0]$1568
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1481[63:0]$1571
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1484[63:0]$1574
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1487[63:0]$1577
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1490[63:0]$1580
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1493[63:0]$1583
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1496[63:0]$1586
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1474[63:0]$1564
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1477[63:0]$1567
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1480[63:0]$1570
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1483[63:0]$1573
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1486[63:0]$1576
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1489[63:0]$1579
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1492[63:0]$1582
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1495[63:0]$1585
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1476[31:0]$1566
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1479[31:0]$1569
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1482[31:0]$1572
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1485[31:0]$1575
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1488[31:0]$1578
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1491[31:0]$1581
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1494[31:0]$1584
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1497[31:0]$1587
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$lookahead\mem_a$1523[63:0]$1588
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$lookahead\mem_b$1524[63:0]$1589
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$lookahead\mem_c$1525[63:0]$1590
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$lookahead\mem_d$1526[63:0]$1591
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$lookahead\mem_e$1527[63:0]$1592
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$lookahead\mem_f$1528[63:0]$1593
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$lookahead\mem_g$1529[63:0]$1594
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  wire width 64 $1$lookahead\mem_h$1530[63:0]$1595
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1925.14-1925.28"
  wire width 64 $1\mem_a[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1926.14-1926.28"
  wire width 64 $1\mem_b[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1927.14-1927.28"
  wire width 64 $1\mem_c[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1928.14-1928.28"
  wire width 64 $1\mem_d[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1929.14-1929.28"
  wire width 64 $1\mem_e[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1930.14-1930.28"
  wire width 64 $1\mem_f[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1931.14-1931.28"
  wire width 64 $1\mem_g[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1932.14-1932.28"
  wire width 64 $1\mem_h[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1499_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1502_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1505_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1508_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1511_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1514_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1517_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1520_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1597_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1609_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1621_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1633_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1645_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1657_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1669_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1681_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1601_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1606_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1613_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1618_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1625_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1630_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1637_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1642_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1649_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1654_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1661_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1666_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1673_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1678_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1685_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1690_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1475
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1478
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1481
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1484
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1487
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1490
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1493
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1496
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1474
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1477
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1480
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1483
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1486
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1489
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1492
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1495
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1476
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1479
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1482
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1485
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1488
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1491
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1494
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1497
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_a$1523
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_b$1524
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_c$1525
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_d$1526
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_e$1527
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_f$1528
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_g$1529
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_h$1530
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1933.22-1933.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1933$1498_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1934.22-1934.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1934$1501_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1935.22-1935.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1935$1504_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1936.22-1936.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1936$1507_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1937.22-1937.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1937$1510_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1938.22-1938.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1938$1513_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1939.22-1939.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1939$1516_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1940.22-1940.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1940$1519_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944.13-1944.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1596_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945.13-1945.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1608_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946.13-1946.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1620_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947.13-1947.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1632_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948.13-1948.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1644_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949.13-1949.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1656_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950.13-1950.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1668_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951.13-1951.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1680_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1599_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1603_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1611_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1615_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1623_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1627_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1635_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1639_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1647_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1651_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1659_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1663_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1671_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1675_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1683_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1687_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1605_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1617_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1629_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1641_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1653_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1665_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1677_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1689_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1607_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1619_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1631_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1643_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1655_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1667_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1679_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1691_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1600_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1604_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1612_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1616_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1624_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1628_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1636_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1640_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1648_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1652_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1660_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1664_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1672_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1676_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1684_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1688_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1500_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1503_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1506_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1509_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1512_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1515_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1518_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1521_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1598_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1602_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1610_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1614_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1622_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1626_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1634_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1638_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1646_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1650_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1658_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1662_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1670_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1674_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1682_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1686_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1941.14-1941.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1941$1522_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1895.15-1895.20"
  wire width 5 input 9 \ADDRA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1896.15-1896.20"
  wire width 5 input 10 \ADDRB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1897.15-1897.20"
  wire width 5 input 11 \ADDRC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1898.15-1898.20"
  wire width 5 input 12 \ADDRD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1899.15-1899.20"
  wire width 5 input 13 \ADDRE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1900.15-1900.20"
  wire width 5 input 14 \ADDRF
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1901.15-1901.20"
  wire width 5 input 15 \ADDRG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1902.15-1902.20"
  wire width 5 input 16 \ADDRH
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1903.15-1903.18"
  wire width 2 input 17 \DIA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1904.15-1904.18"
  wire width 2 input 18 \DIB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1905.15-1905.18"
  wire width 2 input 19 \DIC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1906.15-1906.18"
  wire width 2 input 20 \DID
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1907.15-1907.18"
  wire width 2 input 21 \DIE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1908.15-1908.18"
  wire width 2 input 22 \DIF
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1909.15-1909.18"
  wire width 2 input 23 \DIG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1910.15-1910.18"
  wire width 2 input 24 \DIH
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1887.16-1887.19"
  wire width 2 output 1 \DOA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1888.16-1888.19"
  wire width 2 output 2 \DOB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1889.16-1889.19"
  wire width 2 output 3 \DOC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1890.16-1890.19"
  wire width 2 output 4 \DOD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1891.16-1891.19"
  wire width 2 output 5 \DOE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1892.16-1892.19"
  wire width 2 output 6 \DOF
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1893.16-1893.19"
  wire width 2 output 7 \DOG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1894.16-1894.19"
  wire width 2 output 8 \DOH
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1913.9-1913.13"
  wire input 25 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1914.9-1914.11"
  wire input 26 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1941.8-1941.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1925.14-1925.19"
  wire width 64 \mem_a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1926.14-1926.19"
  wire width 64 \mem_b
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1927.14-1927.19"
  wire width 64 \mem_c
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1928.14-1928.19"
  wire width 64 \mem_d
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1929.14-1929.19"
  wire width 64 \mem_e
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1930.14-1930.19"
  wire width 64 \mem_f
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1931.14-1931.19"
  wire width 64 \mem_g
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1932.14-1932.19"
  wire width 64 \mem_h
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1933$1498_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1499_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1934$1501_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1502_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1935$1504_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1505_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1936$1507_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1508_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1937$1510_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1511_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1938$1513_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1514_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1939$1516_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1517_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1940$1519_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1520_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1596_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1597_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1608_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1609_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1620_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1621_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1632_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1633_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1644_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1645_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1656_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1657_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1668_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1669_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1680_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1681_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIA
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1601_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_a
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1605_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1606_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIB
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1613_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_b
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1617_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1618_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIC
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1625_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_c
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1629_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1630_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DID
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1637_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_d
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1641_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1642_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIE
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1649_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_e
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1653_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1654_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIF
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1661_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_f
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1665_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1666_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIG
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1673_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_g
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1677_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1678_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIH
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1685_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_h
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1689_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1690_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1933.22-1933.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1933$1498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRA
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1933$1498_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1934.22-1934.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1934$1501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRB
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1934$1501_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1935.22-1935.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1935$1504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRC
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1935$1504_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1936.22-1936.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1936$1507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRD
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1936$1507_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1937.22-1937.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1937$1510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRE
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1937$1510_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1938.22-1938.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1938$1513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRF
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1938$1513_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1939.22-1939.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1939$1516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRG
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1939$1516_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1940.22-1940.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1940$1519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1940$1519_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944.13-1944.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1596_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945.13-1945.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1608_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946.13-1946.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1620_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947.13-1947.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1632_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948.13-1948.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1644_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949.13-1949.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1656_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950.13-1950.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1668_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951.13-1951.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1680_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1599
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1598_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1599_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1603
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1602_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1603_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1611
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1610_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1611_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1615
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1614_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1615_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1623
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1622_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1623_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1627
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1626_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1627_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1635
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1634_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1635_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1639
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1638_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1639_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1647
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1646_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1647_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1651
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1650_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1651_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1659
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1658_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1659_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1663
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1662_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1663_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1671
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1670_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1671_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1675
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1674_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1675_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1683
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1682_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1683_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1687
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1686_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1687_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1600_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1605_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1612_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1617_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1624_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1629_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1636_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1641_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1648_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1653_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1660_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1665_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1677
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1672_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1677_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1689
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1684_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1689_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1606_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1604_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1607_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1618_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1616_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1619_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1630_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1628_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1631_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1642_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1640_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1643_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1654_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1652_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1655_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1666_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1664_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1667_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1678_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1676_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1679_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1690_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1688_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1691_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1599_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1600_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1601_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1603_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1604_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1611_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1612_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1613_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1615_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1616_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1623_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1624_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1625_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1627_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1628_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1635_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1636_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1637_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1639_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1640_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1647_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1648_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1649_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1651_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1652_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1659_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1660_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1661_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1663_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1664_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1671_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1672_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1673_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1675_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1676_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1683_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1684_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1685_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1687_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1688_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_a
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1499_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1500_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_b
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1502_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1503_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_c
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1505_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1506_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_d
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1508_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1509_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_e
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1511_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1512_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_f
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1514_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1515_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_g
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1517_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1518_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_h
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1520_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1521_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1598
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1597_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1598_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1602
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1597_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1602_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1610
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1609_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1610_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1614
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1609_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1614_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1622
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1621_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1622_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1626
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1621_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1626_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1634
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1633_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1634_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1638
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1633_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1638_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1646
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1645_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1646_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1650
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1645_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1650_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1658
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1657_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1658_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1662
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1657_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1662_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1670
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1669_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1670_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1674
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1669_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1674_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1682
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1681_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1682_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1686
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1681_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1686_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1941.14-1941.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1941$1522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1941$1522_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1925.14-1925.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1925$1692
    assign { } { }
    assign $1\mem_a[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_a $1\mem_a[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1926.14-1926.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1926$1693
    assign { } { }
    assign $1\mem_b[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_b $1\mem_b[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1927.14-1927.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1927$1694
    assign { } { }
    assign $1\mem_c[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_c $1\mem_c[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1928.14-1928.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1928$1695
    assign { } { }
    assign $1\mem_d[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_d $1\mem_d[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1929.14-1929.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1929$1696
    assign { } { }
    assign $1\mem_e[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_e $1\mem_e[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1930.14-1930.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1930$1697
    assign { } { }
    assign $1\mem_f[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_f $1\mem_f[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1931.14-1931.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1931$1698
    assign { } { }
    assign $1\mem_g[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_g $1\mem_g[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1932.14-1932.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1932$1699
    assign { } { }
    assign $1\mem_h[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_h $1\mem_h[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942.3-1952.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1942$1531
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1474[63:0]$1532 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1474[63:0]$1564
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1475[63:0]$1533 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1475[63:0]$1565
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1476[31:0]$1534 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1476[31:0]$1566
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1477[63:0]$1535 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1477[63:0]$1567
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1478[63:0]$1536 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1478[63:0]$1568
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1479[31:0]$1537 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1479[31:0]$1569
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1480[63:0]$1538 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1480[63:0]$1570
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1481[63:0]$1539 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1481[63:0]$1571
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1482[31:0]$1540 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1482[31:0]$1572
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1483[63:0]$1541 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1483[63:0]$1573
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1484[63:0]$1542 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1484[63:0]$1574
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1485[31:0]$1543 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1485[31:0]$1575
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1486[63:0]$1544 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1486[63:0]$1576
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1487[63:0]$1545 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1487[63:0]$1577
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1488[31:0]$1546 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1488[31:0]$1578
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1489[63:0]$1547 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1489[63:0]$1579
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1490[63:0]$1548 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1490[63:0]$1580
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1491[31:0]$1549 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1491[31:0]$1581
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1492[63:0]$1550 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1492[63:0]$1582
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1493[63:0]$1551 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1493[63:0]$1583
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1494[31:0]$1552 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1494[31:0]$1584
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1495[63:0]$1553 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1495[63:0]$1585
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1496[63:0]$1554 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1496[63:0]$1586
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1497[31:0]$1555 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1497[31:0]$1587
    assign $0$lookahead\mem_a$1523[63:0]$1556 $1$lookahead\mem_a$1523[63:0]$1588
    assign $0$lookahead\mem_b$1524[63:0]$1557 $1$lookahead\mem_b$1524[63:0]$1589
    assign $0$lookahead\mem_c$1525[63:0]$1558 $1$lookahead\mem_c$1525[63:0]$1590
    assign $0$lookahead\mem_d$1526[63:0]$1559 $1$lookahead\mem_d$1526[63:0]$1591
    assign $0$lookahead\mem_e$1527[63:0]$1560 $1$lookahead\mem_e$1527[63:0]$1592
    assign $0$lookahead\mem_f$1528[63:0]$1561 $1$lookahead\mem_f$1528[63:0]$1593
    assign $0$lookahead\mem_g$1529[63:0]$1562 $1$lookahead\mem_g$1529[63:0]$1594
    assign $0$lookahead\mem_h$1530[63:0]$1563 $1$lookahead\mem_h$1530[63:0]$1595
    assign $0\mem_h[63:0] $1$lookahead\mem_h$1530[63:0]$1595
    assign $0\mem_g[63:0] $1$lookahead\mem_g$1529[63:0]$1594
    assign $0\mem_f[63:0] $1$lookahead\mem_f$1528[63:0]$1593
    assign $0\mem_e[63:0] $1$lookahead\mem_e$1527[63:0]$1592
    assign $0\mem_d[63:0] $1$lookahead\mem_d$1526[63:0]$1591
    assign $0\mem_c[63:0] $1$lookahead\mem_c$1525[63:0]$1590
    assign $0\mem_b[63:0] $1$lookahead\mem_b$1524[63:0]$1589
    assign $0\mem_a[63:0] $1$lookahead\mem_a$1523[63:0]$1588
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1943.5-1952.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1943.9-1943.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1476[31:0]$1566 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1597_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1474[63:0]$1564 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1600_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1475[63:0]$1565 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1604_Y
        assign $1$lookahead\mem_a$1523[63:0]$1588 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1607_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1479[31:0]$1569 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1609_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1477[63:0]$1567 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1612_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1478[63:0]$1568 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1616_Y
        assign $1$lookahead\mem_b$1524[63:0]$1589 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1619_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1482[31:0]$1572 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1621_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1480[63:0]$1570 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1624_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1481[63:0]$1571 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1628_Y
        assign $1$lookahead\mem_c$1525[63:0]$1590 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1631_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1485[31:0]$1575 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1633_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1483[63:0]$1573 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1636_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1484[63:0]$1574 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1640_Y
        assign $1$lookahead\mem_d$1526[63:0]$1591 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1643_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1488[31:0]$1578 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1645_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1486[63:0]$1576 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1648_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1487[63:0]$1577 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1652_Y
        assign $1$lookahead\mem_e$1527[63:0]$1592 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1655_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1491[31:0]$1581 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1657_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1489[63:0]$1579 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1660_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1490[63:0]$1580 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1664_Y
        assign $1$lookahead\mem_f$1528[63:0]$1593 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1667_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1494[31:0]$1584 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1669_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1492[63:0]$1582 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1672_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1493[63:0]$1583 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1676_Y
        assign $1$lookahead\mem_g$1529[63:0]$1594 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1679_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1497[31:0]$1587 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1681_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1495[63:0]$1585 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1684_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1496[63:0]$1586 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1688_Y
        assign $1$lookahead\mem_h$1530[63:0]$1595 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1691_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1474[63:0]$1564 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1474
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1475[63:0]$1565 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1475
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1476[31:0]$1566 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1476
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1477[63:0]$1567 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1477
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1478[63:0]$1568 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1478
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1479[31:0]$1569 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1479
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1480[63:0]$1570 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1480
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1481[63:0]$1571 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1481
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1482[31:0]$1572 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1482
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1483[63:0]$1573 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1483
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1484[63:0]$1574 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1484
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1485[31:0]$1575 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1485
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1486[63:0]$1576 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1486
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1487[63:0]$1577 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1487
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1488[31:0]$1578 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1488
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1489[63:0]$1579 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1489
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1490[63:0]$1580 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1490
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1491[31:0]$1581 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1491
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1492[63:0]$1582 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1492
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1493[63:0]$1583 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1493
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1494[31:0]$1584 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1494
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1495[63:0]$1585 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1495
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1496[63:0]$1586 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1496
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1497[31:0]$1587 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1497
        assign $1$lookahead\mem_a$1523[63:0]$1588 \mem_a
        assign $1$lookahead\mem_b$1524[63:0]$1589 \mem_b
        assign $1$lookahead\mem_c$1525[63:0]$1590 \mem_c
        assign $1$lookahead\mem_d$1526[63:0]$1591 \mem_d
        assign $1$lookahead\mem_e$1527[63:0]$1592 \mem_e
        assign $1$lookahead\mem_f$1528[63:0]$1593 \mem_f
        assign $1$lookahead\mem_g$1529[63:0]$1594 \mem_g
        assign $1$lookahead\mem_h$1530[63:0]$1595 \mem_h
    end
    sync posedge \clk
      update \mem_a $0\mem_a[63:0]
      update \mem_b $0\mem_b[63:0]
      update \mem_c $0\mem_c[63:0]
      update \mem_d $0\mem_d[63:0]
      update \mem_e $0\mem_e[63:0]
      update \mem_f $0\mem_f[63:0]
      update \mem_g $0\mem_g[63:0]
      update \mem_h $0\mem_h[63:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1474 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1475 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1944$1476 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1477 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1478 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1945$1479 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1480 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1481 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1946$1482 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1483 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1484 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1947$1485 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1486 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1487 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1948$1488 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1489 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1490 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1949$1491 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1492 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1493 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1950$1494 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1495 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1496 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1951$1497 32'x
      update $lookahead\mem_a$1523 64'x
      update $lookahead\mem_b$1524 64'x
      update $lookahead\mem_c$1525 64'x
      update $lookahead\mem_d$1526 64'x
      update $lookahead\mem_e$1527 64'x
      update $lookahead\mem_f$1528 64'x
      update $lookahead\mem_g$1529 64'x
      update $lookahead\mem_h$1530 64'x
  end
  connect \DOA $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1500_Y
  connect \DOB $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1503_Y
  connect \DOC $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1506_Y
  connect \DOD $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1509_Y
  connect \DOE $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1512_Y
  connect \DOF $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1515_Y
  connect \DOG $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1518_Y
  connect \DOH $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1521_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1941$1522_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2111.1-2157.10"
module \RAM32X16DR8
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1993[63:0]$2037
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1996[63:0]$2040
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1999[63:0]$2043
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2002[63:0]$2046
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2005[63:0]$2049
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2008[63:0]$2052
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2011[63:0]$2055
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2014[63:0]$2058
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1992[63:0]$2036
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1995[63:0]$2039
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1998[63:0]$2042
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2001[63:0]$2045
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2004[63:0]$2048
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2007[63:0]$2051
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2010[63:0]$2054
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2013[63:0]$2057
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1994[31:0]$2038
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1997[31:0]$2041
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2000[31:0]$2044
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2003[31:0]$2047
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2006[31:0]$2050
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2009[31:0]$2053
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2012[31:0]$2056
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2015[31:0]$2059
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$lookahead\mem_a$2027[63:0]$2060
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$lookahead\mem_b$2028[63:0]$2061
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$lookahead\mem_c$2029[63:0]$2062
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$lookahead\mem_d$2030[63:0]$2063
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$lookahead\mem_e$2031[63:0]$2064
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$lookahead\mem_f$2032[63:0]$2065
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$lookahead\mem_g$2033[63:0]$2066
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0$lookahead\mem_h$2034[63:0]$2067
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0\mem_a[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0\mem_b[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0\mem_c[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0\mem_d[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0\mem_e[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0\mem_f[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0\mem_g[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $0\mem_h[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1993[63:0]$2069
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1996[63:0]$2072
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1999[63:0]$2075
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2002[63:0]$2078
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2005[63:0]$2081
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2008[63:0]$2084
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2011[63:0]$2087
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2014[63:0]$2090
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1992[63:0]$2068
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1995[63:0]$2071
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1998[63:0]$2074
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2001[63:0]$2077
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2004[63:0]$2080
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2007[63:0]$2083
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2010[63:0]$2086
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2013[63:0]$2089
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1994[31:0]$2070
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1997[31:0]$2073
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2000[31:0]$2076
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2003[31:0]$2079
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2006[31:0]$2082
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2009[31:0]$2085
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2012[31:0]$2088
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 32 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2015[31:0]$2091
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$lookahead\mem_a$2027[63:0]$2092
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$lookahead\mem_b$2028[63:0]$2093
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$lookahead\mem_c$2029[63:0]$2094
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$lookahead\mem_d$2030[63:0]$2095
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$lookahead\mem_e$2031[63:0]$2096
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$lookahead\mem_f$2032[63:0]$2097
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$lookahead\mem_g$2033[63:0]$2098
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  wire width 64 $1$lookahead\mem_h$2034[63:0]$2099
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2024_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2101_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2113_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2125_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2137_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2149_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2161_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2173_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2185_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2105_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2110_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2117_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2122_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2129_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2134_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2141_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2146_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2153_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2158_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2165_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2170_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2177_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2182_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2189_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2194_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1993
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1996
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1999
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2002
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2005
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2008
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2011
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2014
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1992
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1995
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1998
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2001
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2004
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2007
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2010
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2013
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1994
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1997
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2000
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2003
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2006
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2009
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2012
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2015
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_a$2027
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_b$2028
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_c$2029
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_d$2030
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_e$2031
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_f$2032
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_g$2033
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_h$2034
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2144.22-2144.29"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2144$2023_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148.13-2148.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$2100_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149.13-2149.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$2112_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150.13-2150.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2124_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151.13-2151.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2136_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152.13-2152.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2148_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153.13-2153.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2160_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154.13-2154.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2172_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155.13-2155.20"
  wire width 32 $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2184_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2103_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2107_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2115_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2119_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2127_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2131_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2139_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2143_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2151_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2155_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2163_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2167_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2175_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2179_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2187_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2191_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2109_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2121_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2133_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2145_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2157_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2169_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2181_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2193_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2111_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2123_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2135_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2147_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2159_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2171_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2183_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2195_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2104_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2108_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2116_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2120_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2128_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2132_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2140_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2144_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2152_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2156_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2164_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2168_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2176_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2180_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2188_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2192_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2016_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2017_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2018_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2019_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2020_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2021_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2022_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2025_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2102_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2106_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2114_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2118_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2126_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2130_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2138_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2142_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2150_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2154_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2162_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2166_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2174_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2178_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2186_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 33 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2190_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2145.14-2145.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2145$2026_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2120.16-2120.21"
  wire width 6 input 9 \ADDRA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2120.23-2120.28"
  wire width 6 input 10 \ADDRB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2120.30-2120.35"
  wire width 6 input 11 \ADDRC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2120.37-2120.42"
  wire width 6 input 12 \ADDRD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2120.44-2120.49"
  wire width 6 input 13 \ADDRE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2120.51-2120.56"
  wire width 6 input 14 \ADDRF
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2120.58-2120.63"
  wire width 6 input 15 \ADDRG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2121.16-2121.21"
  wire width 5 input 16 \ADDRH
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2122.16-2122.19"
  wire width 2 input 17 \DIA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2123.16-2123.19"
  wire width 2 input 18 \DIB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2124.16-2124.19"
  wire width 2 input 19 \DIC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2125.16-2125.19"
  wire width 2 input 20 \DID
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2126.16-2126.19"
  wire width 2 input 21 \DIE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2127.16-2127.19"
  wire width 2 input 22 \DIF
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2128.16-2128.19"
  wire width 2 input 23 \DIG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2129.16-2129.19"
  wire width 2 input 24 \DIH
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2112.16-2112.19"
  wire output 1 \DOA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2113.16-2113.19"
  wire output 2 \DOB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2114.16-2114.19"
  wire output 3 \DOC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2115.16-2115.19"
  wire output 4 \DOD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2116.16-2116.19"
  wire output 5 \DOE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2117.16-2117.19"
  wire output 6 \DOF
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2118.16-2118.19"
  wire output 7 \DOG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2119.16-2119.19"
  wire width 2 output 8 \DOH
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2132.16-2132.20"
  wire input 25 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2133.16-2133.18"
  wire input 26 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2145.8-2145.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2136.14-2136.19"
  wire width 64 \mem_a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2136.21-2136.26"
  wire width 64 \mem_b
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2136.28-2136.33"
  wire width 64 \mem_c
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2136.35-2136.40"
  wire width 64 \mem_d
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2136.42-2136.47"
  wire width 64 \mem_e
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2136.49-2136.54"
  wire width 64 \mem_f
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2136.56-2136.61"
  wire width 64 \mem_g
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2136.63-2136.68"
  wire width 64 \mem_h
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2024
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2144$2023_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2024_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$2100_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2101_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$2112_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2113_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2124_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2125_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2136_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2137_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2148_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2149_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2160_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2161_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2172_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2173_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $add $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2184_Y
    connect \B 0
    connect \Y $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2185_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIA
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2105_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_a
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2109_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2110_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIB
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2117_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_b
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2121_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2122_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIC
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2129_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_c
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2133_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2134_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DID
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2141_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_d
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2145_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2146_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIE
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2153_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_e
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2157_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2158_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIF
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2165_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2170
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_f
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2169_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2170_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIG
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2177_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_g
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2181_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2182_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B \DIH
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2189_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_h
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2193_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2194_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2144.22-2144.29"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2144$2023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2144$2023_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148.13-2148.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$2100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$2100_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149.13-2149.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$2112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$2112_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150.13-2150.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2124_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151.13-2151.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2136_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152.13-2152.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2148_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153.13-2153.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2160_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154.13-2154.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2172_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155.13-2155.20"
  cell $mul $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 2
    connect \B \ADDRH
    connect \Y $mul$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2184_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2103
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2102_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2103_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2107
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2106_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2107_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2115
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2114_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2115_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2119
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2118_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2119_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2127
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2126_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2127_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2131
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2130_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2131_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2139
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2138_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2139_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2143
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2142_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2143_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2151
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2150_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2151_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2155
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2154_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2155_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2163
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2162_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2163_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2167
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2166_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2167_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2175
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2174_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2175_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2179
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2178_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2179_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2187
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2186_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2187_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2191
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2190_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2191_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2104_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2109_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2116_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2121_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2128_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2133_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2140_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2145_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2152_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2157_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2164_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2169_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2176_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2181_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2188_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2193_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2110_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2108_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2111_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2122_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2120_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2123_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2134_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2132_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2135_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2146_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2144_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2147_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2158_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2156_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2159_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2170_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2168_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2171_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2182_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2180_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2183_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2194_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2192_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2195_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2103_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2104_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2105_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2107_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2108_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2115_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2116_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2117_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2119_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2120_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2127_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2128_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2129_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2131_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2132_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2139_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2140_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2141_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2143_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2144_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2151_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2152_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2156
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2153_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2155_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2156_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2163_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2164_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2168
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2165_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2167_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2168_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2175_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2176_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2177_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2179_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2180_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A 2'11
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2187_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2188_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2189_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2191_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2192_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2016
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_a
    connect \B \ADDRA
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2016_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2017
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_b
    connect \B \ADDRB
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2017_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2018
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_c
    connect \B \ADDRC
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2018_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_d
    connect \B \ADDRD
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2019_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2020
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_e
    connect \B \ADDRE
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2020_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_f
    connect \B \ADDRF
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2021_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2022
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_g
    connect \B \ADDRG
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2022_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 2
    connect \A \mem_h
    connect \B $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2024_Y
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2025_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2102
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2101_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2102_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2106
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2101_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2106_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2114
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2113_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2114_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2118
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2113_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2118_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2126
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2125_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2126_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2130
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2125_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2130_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2138
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2137_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2138_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2142
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2137_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2142_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2150
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2149_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2150_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2154
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2149_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2154_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2162
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2161_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2162_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2166
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2161_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2166_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2174
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2173_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2174_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2178
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2173_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2178_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2186
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2185_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2186_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2190
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 33
    connect \A { 1'0 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2185_Y }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2190_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2145.14-2145.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2145$2026
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2145$2026_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146.3-2156.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2146$2035
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1992[63:0]$2036 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1992[63:0]$2068
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1993[63:0]$2037 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1993[63:0]$2069
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1994[31:0]$2038 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1994[31:0]$2070
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1995[63:0]$2039 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1995[63:0]$2071
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1996[63:0]$2040 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1996[63:0]$2072
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1997[31:0]$2041 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1997[31:0]$2073
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1998[63:0]$2042 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1998[63:0]$2074
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1999[63:0]$2043 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1999[63:0]$2075
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2000[31:0]$2044 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2000[31:0]$2076
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2001[63:0]$2045 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2001[63:0]$2077
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2002[63:0]$2046 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2002[63:0]$2078
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2003[31:0]$2047 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2003[31:0]$2079
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2004[63:0]$2048 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2004[63:0]$2080
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2005[63:0]$2049 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2005[63:0]$2081
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2006[31:0]$2050 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2006[31:0]$2082
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2007[63:0]$2051 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2007[63:0]$2083
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2008[63:0]$2052 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2008[63:0]$2084
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2009[31:0]$2053 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2009[31:0]$2085
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2010[63:0]$2054 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2010[63:0]$2086
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2011[63:0]$2055 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2011[63:0]$2087
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2012[31:0]$2056 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2012[31:0]$2088
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2013[63:0]$2057 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2013[63:0]$2089
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2014[63:0]$2058 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2014[63:0]$2090
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2015[31:0]$2059 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2015[31:0]$2091
    assign $0$lookahead\mem_a$2027[63:0]$2060 $1$lookahead\mem_a$2027[63:0]$2092
    assign $0$lookahead\mem_b$2028[63:0]$2061 $1$lookahead\mem_b$2028[63:0]$2093
    assign $0$lookahead\mem_c$2029[63:0]$2062 $1$lookahead\mem_c$2029[63:0]$2094
    assign $0$lookahead\mem_d$2030[63:0]$2063 $1$lookahead\mem_d$2030[63:0]$2095
    assign $0$lookahead\mem_e$2031[63:0]$2064 $1$lookahead\mem_e$2031[63:0]$2096
    assign $0$lookahead\mem_f$2032[63:0]$2065 $1$lookahead\mem_f$2032[63:0]$2097
    assign $0$lookahead\mem_g$2033[63:0]$2066 $1$lookahead\mem_g$2033[63:0]$2098
    assign $0$lookahead\mem_h$2034[63:0]$2067 $1$lookahead\mem_h$2034[63:0]$2099
    assign $0\mem_h[63:0] $1$lookahead\mem_h$2034[63:0]$2099
    assign $0\mem_g[63:0] $1$lookahead\mem_g$2033[63:0]$2098
    assign $0\mem_f[63:0] $1$lookahead\mem_f$2032[63:0]$2097
    assign $0\mem_e[63:0] $1$lookahead\mem_e$2031[63:0]$2096
    assign $0\mem_d[63:0] $1$lookahead\mem_d$2030[63:0]$2095
    assign $0\mem_c[63:0] $1$lookahead\mem_c$2029[63:0]$2094
    assign $0\mem_b[63:0] $1$lookahead\mem_b$2028[63:0]$2093
    assign $0\mem_a[63:0] $1$lookahead\mem_a$2027[63:0]$2092
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2147.5-2156.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2147.9-2147.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1994[31:0]$2070 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2101_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1992[63:0]$2068 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2104_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1993[63:0]$2069 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2108_Y
        assign $1$lookahead\mem_a$2027[63:0]$2092 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2111_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1997[31:0]$2073 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2113_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1995[63:0]$2071 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2116_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1996[63:0]$2072 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2120_Y
        assign $1$lookahead\mem_b$2028[63:0]$2093 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2123_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2000[31:0]$2076 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2125_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1998[63:0]$2074 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2128_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1999[63:0]$2075 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2132_Y
        assign $1$lookahead\mem_c$2029[63:0]$2094 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2135_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2003[31:0]$2079 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2137_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2001[63:0]$2077 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2140_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2002[63:0]$2078 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2144_Y
        assign $1$lookahead\mem_d$2030[63:0]$2095 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2147_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2006[31:0]$2082 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2149_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2004[63:0]$2080 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2152_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2005[63:0]$2081 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2156_Y
        assign $1$lookahead\mem_e$2031[63:0]$2096 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2159_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2009[31:0]$2085 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2161_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2007[63:0]$2083 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2164_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2008[63:0]$2084 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2168_Y
        assign $1$lookahead\mem_f$2032[63:0]$2097 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2171_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2012[31:0]$2088 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2173_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2010[63:0]$2086 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2176_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2011[63:0]$2087 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2180_Y
        assign $1$lookahead\mem_g$2033[63:0]$2098 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2183_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2015[31:0]$2091 $add$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2185_Y
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2013[63:0]$2089 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2188_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2014[63:0]$2090 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2192_Y
        assign $1$lookahead\mem_h$2034[63:0]$2099 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2195_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1992[63:0]$2068 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1992
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1993[63:0]$2069 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1993
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1994[31:0]$2070 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1994
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1995[63:0]$2071 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1995
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1996[63:0]$2072 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1996
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1997[31:0]$2073 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1997
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1998[63:0]$2074 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1998
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1999[63:0]$2075 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1999
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2000[31:0]$2076 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2000
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2001[63:0]$2077 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2001
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2002[63:0]$2078 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2002
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2003[31:0]$2079 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2003
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2004[63:0]$2080 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2004
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2005[63:0]$2081 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2005
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2006[31:0]$2082 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2006
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2007[63:0]$2083 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2007
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2008[63:0]$2084 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2008
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2009[31:0]$2085 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2009
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2010[63:0]$2086 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2010
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2011[63:0]$2087 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2011
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2012[31:0]$2088 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2012
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2013[63:0]$2089 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2013
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2014[63:0]$2090 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2014
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2015[31:0]$2091 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2015
        assign $1$lookahead\mem_a$2027[63:0]$2092 \mem_a
        assign $1$lookahead\mem_b$2028[63:0]$2093 \mem_b
        assign $1$lookahead\mem_c$2029[63:0]$2094 \mem_c
        assign $1$lookahead\mem_d$2030[63:0]$2095 \mem_d
        assign $1$lookahead\mem_e$2031[63:0]$2096 \mem_e
        assign $1$lookahead\mem_f$2032[63:0]$2097 \mem_f
        assign $1$lookahead\mem_g$2033[63:0]$2098 \mem_g
        assign $1$lookahead\mem_h$2034[63:0]$2099 \mem_h
    end
    sync posedge \clk
      update \mem_a $0\mem_a[63:0]
      update \mem_b $0\mem_b[63:0]
      update \mem_c $0\mem_c[63:0]
      update \mem_d $0\mem_d[63:0]
      update \mem_e $0\mem_e[63:0]
      update \mem_f $0\mem_f[63:0]
      update \mem_g $0\mem_g[63:0]
      update \mem_h $0\mem_h[63:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1992 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1993 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2148$1994 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1995 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1996 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2149$1997 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1998 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$1999 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2150$2000 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2001 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2002 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2151$2003 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2004 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2005 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2152$2006 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2007 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2008 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2153$2009 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2010 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2011 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2154$2012 32'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2013 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2014 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2155$2015 32'x
      update $lookahead\mem_a$2027 64'x
      update $lookahead\mem_b$2028 64'x
      update $lookahead\mem_c$2029 64'x
      update $lookahead\mem_d$2030 64'x
      update $lookahead\mem_e$2031 64'x
      update $lookahead\mem_f$2032 64'x
      update $lookahead\mem_g$2033 64'x
      update $lookahead\mem_h$2034 64'x
  end
  connect \DOA $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2016_Y
  connect \DOB $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2017_Y
  connect \DOC $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2018_Y
  connect \DOD $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2019_Y
  connect \DOE $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2020_Y
  connect \DOF $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2021_Y
  connect \DOG $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2022_Y
  connect \DOH $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2025_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2145$2026_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1488.1-1540.10"
module \RAM32X1D
  parameter \INIT 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.3-1506.45"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1199[31:0]$1207
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.3-1506.45"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1198[31:0]$1206
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.3-1506.45"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1200[4:0]$1208
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.3-1506.45"
  wire width 32 $0$lookahead\mem$1204[31:0]$1209
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.3-1506.45"
  wire width 32 $0\mem[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.3-1506.45"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1199[31:0]$1211
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.3-1506.45"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1198[31:0]$1210
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.3-1506.45"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1200[4:0]$1212
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.3-1506.45"
  wire width 32 $1$lookahead\mem$1204[31:0]$1213
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502.14-1502.24"
  wire width 32 $1\mem[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1217_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1222_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1199
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1198
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1200
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem$1204
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1215_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1219_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1221_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1223_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1216_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1220_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1201_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1202_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1214_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1218_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1505.14-1505.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1505$1203_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1495.10-1495.12"
  wire input 6 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1495.14-1495.16"
  wire input 7 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1495.18-1495.20"
  wire input 8 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1495.22-1495.24"
  wire input 9 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1495.26-1495.28"
  wire input 10 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1490.10-1490.11"
  wire input 3 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1489.10-1489.13"
  wire output 1 \DPO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1496.10-1496.15"
  wire input 11 \DPRA0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1496.17-1496.22"
  wire input 12 \DPRA1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1496.24-1496.29"
  wire input 13 \DPRA2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1496.31-1496.36"
  wire input 14 \DPRA3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1496.38-1496.43"
  wire input 15 \DPRA4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1489.15-1489.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1493.10-1493.14"
  wire input 4 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1494.10-1494.12"
  wire input 5 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1500.14-1500.15"
  wire width 5 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1505.8-1505.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1501.14-1501.18"
  wire width 5 \dpra
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502.14-1502.17"
  wire width 32 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1217_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1221_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1222_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1215
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1214_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1215_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1219
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1218_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1219_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1216_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1221_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1222_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1220_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1223_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1215_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1216_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1217_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1219_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1220_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1201_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \dpra
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1202_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1214
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1214_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1218
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1218_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1505.14-1505.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1505$1203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1505$1203_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502.14-1502.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1502$1224
    assign { } { }
    assign $1\mem[31:0] 0
    sync always
    sync init
      update \mem $1\mem[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.3-1506.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1205
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1198[31:0]$1206 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1198[31:0]$1210
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1199[31:0]$1207 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1199[31:0]$1211
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1200[4:0]$1208 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1200[4:0]$1212
    assign $0$lookahead\mem$1204[31:0]$1209 $1$lookahead\mem$1204[31:0]$1213
    assign $0\mem[31:0] $1$lookahead\mem$1204[31:0]$1213
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.25-1506.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506.29-1506.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1200[4:0]$1212 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1198[31:0]$1210 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1216_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1199[31:0]$1211 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1220_Y
        assign $1$lookahead\mem$1204[31:0]$1213 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1223_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1198[31:0]$1210 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1198
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1199[31:0]$1211 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1199
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1200[4:0]$1212 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1200
        assign $1$lookahead\mem$1204[31:0]$1213 \mem
    end
    sync posedge \clk
      update \mem $0\mem[31:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1198 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1199 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1506$1200 5'x
      update $lookahead\mem$1204 32'x
  end
  connect \a { \A4 \A3 \A2 \A1 \A0 }
  connect \dpra { \DPRA4 \DPRA3 \DPRA2 \DPRA1 \DPRA0 }
  connect \SPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1201_Y
  connect \DPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1202_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1505$1203_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1543.1-1590.10"
module \RAM32X1D_1
  parameter \INIT 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.3-1565.45"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1226[31:0]$1234
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.3-1565.45"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1225[31:0]$1233
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.3-1565.45"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1227[4:0]$1235
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.3-1565.45"
  wire width 32 $0$lookahead\mem$1231[31:0]$1236
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.3-1565.45"
  wire width 32 $0\mem[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.3-1565.45"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1226[31:0]$1238
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.3-1565.45"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1225[31:0]$1237
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.3-1565.45"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1227[4:0]$1239
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.3-1565.45"
  wire width 32 $1$lookahead\mem$1231[31:0]$1240
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561.14-1561.24"
  wire width 32 $1\mem[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1244_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1249_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1226
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1225
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1227
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem$1231
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1242_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1246_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1248_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1250_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1243_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1247_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1228_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1229_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1241_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1245_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1564.14-1564.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1564$1230_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1550.10-1550.12"
  wire input 6 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1551.10-1551.12"
  wire input 7 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1552.10-1552.12"
  wire input 8 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1553.10-1553.12"
  wire input 9 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1554.10-1554.12"
  wire input 10 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1545.10-1545.11"
  wire input 3 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1544.10-1544.13"
  wire output 1 \DPO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1555.10-1555.15"
  wire input 11 \DPRA0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1555.17-1555.22"
  wire input 12 \DPRA1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1555.24-1555.29"
  wire input 13 \DPRA2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1555.31-1555.36"
  wire input 14 \DPRA3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1555.38-1555.43"
  wire input 15 \DPRA4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1544.15-1544.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1548.10-1548.14"
  wire input 4 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1549.10-1549.12"
  wire input 5 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1559.14-1559.15"
  wire width 5 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1564.8-1564.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1560.14-1560.18"
  wire width 5 \dpra
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561.14-1561.17"
  wire width 32 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1244_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1248_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1249_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1242
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1241_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1242_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1246
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1245_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1246_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1243_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1248_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1249_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1247_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1250_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1242_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1243_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1244_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1246_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1247_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1228_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \dpra
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1229_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1241
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1241_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1245
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1245_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1564.14-1564.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1564$1230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1564$1230_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561.14-1561.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1561$1251
    assign { } { }
    assign $1\mem[31:0] 0
    sync always
    sync init
      update \mem $1\mem[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.3-1565.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1232
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1225[31:0]$1233 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1225[31:0]$1237
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1226[31:0]$1234 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1226[31:0]$1238
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1227[4:0]$1235 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1227[4:0]$1239
    assign $0$lookahead\mem$1231[31:0]$1236 $1$lookahead\mem$1231[31:0]$1240
    assign $0\mem[31:0] $1$lookahead\mem$1231[31:0]$1240
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.25-1565.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565.29-1565.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1227[4:0]$1239 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1225[31:0]$1237 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1243_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1226[31:0]$1238 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1247_Y
        assign $1$lookahead\mem$1231[31:0]$1240 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1250_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1225[31:0]$1237 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1225
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1226[31:0]$1238 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1226
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1227[4:0]$1239 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1227
        assign $1$lookahead\mem$1231[31:0]$1240 \mem
    end
    sync negedge \clk
      update \mem $0\mem[31:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1225 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1226 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1565$1227 5'x
      update $lookahead\mem$1231 32'x
  end
  connect \a { \A4 \A3 \A2 \A1 \A0 }
  connect \dpra { \DPRA4 \DPRA3 \DPRA2 \DPRA1 \DPRA0 }
  connect \SPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1228_Y
  connect \DPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1229_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1564$1230_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1060.1-1076.10"
module \RAM32X1S
  parameter \INIT 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.3-1075.45"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$203[31:0]$210
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.3-1075.45"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$202[31:0]$209
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.3-1075.45"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$204[4:0]$211
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.3-1075.45"
  wire width 32 $0$lookahead\mem$207[31:0]$212
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.3-1075.45"
  wire width 32 $0\mem[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.3-1075.45"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$203[31:0]$214
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.3-1075.45"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$202[31:0]$213
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.3-1075.45"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$204[4:0]$215
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.3-1075.45"
  wire width 32 $1$lookahead\mem$207[31:0]$216
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1072.14-1072.24"
  wire width 32 $1\mem[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$220_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$225_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$203
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$202
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$204
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem$207
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$218_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$222_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$224_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$226_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$219_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$223_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$205_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$217_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$221_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1074.14-1074.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1074$206_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1062.9-1062.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1062.13-1062.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1062.17-1062.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1062.21-1062.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1062.25-1062.27"
  wire input 6 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1063.9-1063.10"
  wire input 7 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1061.10-1061.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1066.9-1066.13"
  wire input 8 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1067.9-1067.11"
  wire input 9 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1071.14-1071.15"
  wire width 5 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1074.8-1074.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1072.14-1072.17"
  wire width 32 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$220_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$224_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$225_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$218
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$217_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$218_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$222
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$221_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$222_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$219_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$224_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$225_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$223_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$226_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$218_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$219_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$220_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$222_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$223_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$205_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$217
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$217_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$221
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$221_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1074.14-1074.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1074$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1074$206_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1072.14-1072.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1072$227
    assign { } { }
    assign $1\mem[31:0] 0
    sync always
    sync init
      update \mem $1\mem[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.3-1075.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$208
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$202[31:0]$209 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$202[31:0]$213
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$203[31:0]$210 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$203[31:0]$214
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$204[4:0]$211 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$204[4:0]$215
    assign $0$lookahead\mem$207[31:0]$212 $1$lookahead\mem$207[31:0]$216
    assign $0\mem[31:0] $1$lookahead\mem$207[31:0]$216
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.25-1075.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075.29-1075.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$204[4:0]$215 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$202[31:0]$213 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$219_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$203[31:0]$214 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$223_Y
        assign $1$lookahead\mem$207[31:0]$216 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$226_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$202[31:0]$213 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$202
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$203[31:0]$214 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$203
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$204[4:0]$215 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$204
        assign $1$lookahead\mem$207[31:0]$216 \mem
    end
    sync posedge \clk
      update \mem $0\mem[31:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$202 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$203 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1075$204 5'x
      update $lookahead\mem$207 32'x
  end
  connect \a { \A4 \A3 \A2 \A1 \A0 }
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$205_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1074$206_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1078.1-1094.10"
module \RAM32X1S_1
  parameter \INIT 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.3-1093.45"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$229[31:0]$236
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.3-1093.45"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$228[31:0]$235
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.3-1093.45"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$230[4:0]$237
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.3-1093.45"
  wire width 32 $0$lookahead\mem$233[31:0]$238
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.3-1093.45"
  wire width 32 $0\mem[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.3-1093.45"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$229[31:0]$240
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.3-1093.45"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$228[31:0]$239
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.3-1093.45"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$230[4:0]$241
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.3-1093.45"
  wire width 32 $1$lookahead\mem$233[31:0]$242
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1090.14-1090.24"
  wire width 32 $1\mem[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$246_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$251_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$229
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$228
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$230
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem$233
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$244_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$248_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$250_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$252_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$245_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$249_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$231_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$243_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$247_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1092.14-1092.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1092$232_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1080.9-1080.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1080.13-1080.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1080.17-1080.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1080.21-1080.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1080.25-1080.27"
  wire input 6 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1081.9-1081.10"
  wire input 7 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1079.10-1079.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1084.9-1084.13"
  wire input 8 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1085.9-1085.11"
  wire input 9 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1089.14-1089.15"
  wire width 5 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1092.8-1092.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1090.14-1090.17"
  wire width 32 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$246_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$250_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$251_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$244
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$243_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$244_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$248
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$247_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$248_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$250
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$245_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$250_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$251_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$249_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$252_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$244_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$245_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$246_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$248_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$249_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$231_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$243
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$243_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$247
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$247_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1092.14-1092.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1092$232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1092$232_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1090.14-1090.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1090$253
    assign { } { }
    assign $1\mem[31:0] 0
    sync always
    sync init
      update \mem $1\mem[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.3-1093.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$234
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$228[31:0]$235 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$228[31:0]$239
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$229[31:0]$236 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$229[31:0]$240
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$230[4:0]$237 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$230[4:0]$241
    assign $0$lookahead\mem$233[31:0]$238 $1$lookahead\mem$233[31:0]$242
    assign $0\mem[31:0] $1$lookahead\mem$233[31:0]$242
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.25-1093.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093.29-1093.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$230[4:0]$241 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$228[31:0]$239 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$245_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$229[31:0]$240 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$249_Y
        assign $1$lookahead\mem$233[31:0]$242 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$252_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$228[31:0]$239 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$228
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$229[31:0]$240 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$229
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$230[4:0]$241 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$230
        assign $1$lookahead\mem$233[31:0]$242 \mem
    end
    sync negedge \clk
      update \mem $0\mem[31:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$228 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$229 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1093$230 5'x
      update $lookahead\mem$233 32'x
  end
  connect \a { \A4 \A3 \A2 \A1 \A0 }
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$231_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1092$232_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1229.1-1252.10"
module \RAM32X2S
  parameter \INIT_00 0
  parameter \INIT_01 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$461[31:0]$473
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$464[31:0]$476
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$460[31:0]$472
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$463[31:0]$475
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$462[4:0]$474
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$465[4:0]$477
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $0$lookahead\mem0$469[31:0]$478
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $0$lookahead\mem1$470[31:0]$479
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $0\mem0[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $0\mem1[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$461[31:0]$481
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$464[31:0]$484
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$460[31:0]$480
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$463[31:0]$483
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$462[4:0]$482
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$465[4:0]$485
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $1$lookahead\mem0$469[31:0]$486
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  wire width 32 $1$lookahead\mem1$470[31:0]$487
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1243.14-1243.28"
  wire width 32 $1\mem0[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1244.14-1244.28"
  wire width 32 $1\mem1[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$491_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$496_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$501_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$506_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$461
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$464
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$460
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$463
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$462
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$465
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem0$469
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem1$470
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$489_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$493_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$499_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$503_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$495_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$505_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$497_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$507_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$490_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$494_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$500_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$504_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$467_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$468_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$488_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$492_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$498_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$502_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1242.14-1242.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1242$466_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1231.9-1231.11"
  wire input 3 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1231.13-1231.15"
  wire input 4 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1231.17-1231.19"
  wire input 5 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1231.21-1231.23"
  wire input 6 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1231.25-1231.27"
  wire input 7 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1232.9-1232.11"
  wire input 8 \D0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1232.13-1232.15"
  wire input 9 \D1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1230.10-1230.12"
  wire output 1 \O0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1230.14-1230.16"
  wire output 2 \O1
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1235.9-1235.13"
  wire input 10 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1236.9-1236.11"
  wire input 11 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1241.14-1241.15"
  wire width 5 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1242.8-1242.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1243.14-1243.18"
  wire width 32 \mem0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1244.14-1244.18"
  wire width 32 \mem1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D0
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$491_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem0
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$495_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$496_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D1
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$501_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem1
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$505_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$506_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$489
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$488_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$489_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$493
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$492_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$493_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$499
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$498_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$499_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$503
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$502_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$503_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$490_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$495_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$500_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$505_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$496_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$494_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$497_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$506_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$504_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$507_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$489_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$490_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$491_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$493_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$494_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$499_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$500_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$501_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$503_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$504_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$467
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem0
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$467_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem1
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$468_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$488
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$488_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$492
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$492_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$498
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$498_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$502
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$502_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1242.14-1242.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1242$466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1242$466_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1243.14-1243.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1243$508
    assign { } { }
    assign $1\mem0[31:0] 0
    sync always
    sync init
      update \mem0 $1\mem0[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1244.14-1244.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1244$509
    assign { } { }
    assign $1\mem1[31:0] 0
    sync always
    sync init
      update \mem1 $1\mem1[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247.3-1251.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1247$471
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$460[31:0]$472 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$460[31:0]$480
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$461[31:0]$473 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$461[31:0]$481
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$462[4:0]$474 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$462[4:0]$482
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$463[31:0]$475 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$463[31:0]$483
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$464[31:0]$476 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$464[31:0]$484
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$465[4:0]$477 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$465[4:0]$485
    assign $0$lookahead\mem0$469[31:0]$478 $1$lookahead\mem0$469[31:0]$486
    assign $0$lookahead\mem1$470[31:0]$479 $1$lookahead\mem1$470[31:0]$487
    assign $0\mem1[31:0] $1$lookahead\mem1$470[31:0]$487
    assign $0\mem0[31:0] $1$lookahead\mem0$469[31:0]$486
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1248.5-1251.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1248.9-1248.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$462[4:0]$482 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$460[31:0]$480 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$490_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$461[31:0]$481 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$494_Y
        assign $1$lookahead\mem0$469[31:0]$486 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$497_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$465[4:0]$485 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$463[31:0]$483 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$500_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$464[31:0]$484 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$504_Y
        assign $1$lookahead\mem1$470[31:0]$487 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$507_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$460[31:0]$480 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$460
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$461[31:0]$481 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$461
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$462[4:0]$482 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$462
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$463[31:0]$483 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$463
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$464[31:0]$484 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$464
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$465[4:0]$485 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$465
        assign $1$lookahead\mem0$469[31:0]$486 \mem0
        assign $1$lookahead\mem1$470[31:0]$487 \mem1
    end
    sync posedge \clk
      update \mem0 $0\mem0[31:0]
      update \mem1 $0\mem1[31:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$460 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$461 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1249$462 5'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$463 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$464 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1250$465 5'x
      update $lookahead\mem0$469 32'x
      update $lookahead\mem1$470 32'x
  end
  connect \a { \A4 \A3 \A2 \A1 \A0 }
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1242$466_Y
  connect \O0 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$467_Y
  connect \O1 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$468_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1312.1-1343.10"
module \RAM32X4S
  parameter \INIT_00 0
  parameter \INIT_01 0
  parameter \INIT_02 0
  parameter \INIT_03 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$659[31:0]$681
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$662[31:0]$684
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$665[31:0]$687
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$668[31:0]$690
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$658[31:0]$680
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$661[31:0]$683
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$664[31:0]$686
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$667[31:0]$689
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$660[4:0]$682
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$663[4:0]$685
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$666[4:0]$688
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$669[4:0]$691
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$lookahead\mem0$675[31:0]$692
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$lookahead\mem1$676[31:0]$693
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$lookahead\mem2$677[31:0]$694
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0$lookahead\mem3$678[31:0]$695
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0\mem0[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0\mem1[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0\mem2[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $0\mem3[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$659[31:0]$697
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$662[31:0]$700
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$665[31:0]$703
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$668[31:0]$706
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$658[31:0]$696
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$661[31:0]$699
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$664[31:0]$702
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$667[31:0]$705
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$660[4:0]$698
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$663[4:0]$701
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$666[4:0]$704
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$669[4:0]$707
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$lookahead\mem0$675[31:0]$708
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$lookahead\mem1$676[31:0]$709
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$lookahead\mem2$677[31:0]$710
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  wire width 32 $1$lookahead\mem3$678[31:0]$711
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1328.14-1328.28"
  wire width 32 $1\mem0[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1329.14-1329.28"
  wire width 32 $1\mem1[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1330.14-1330.28"
  wire width 32 $1\mem2[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1331.14-1331.28"
  wire width 32 $1\mem3[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$715_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$720_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$725_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$730_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$735_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$740_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$745_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$750_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$659
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$662
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$665
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$668
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$658
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$661
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$664
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$667
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$660
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$663
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$666
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$669
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem0$675
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem1$676
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem2$677
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem3$678
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$713_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$717_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$723_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$727_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$733_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$737_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$743_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$747_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$719_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$729_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$739_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$749_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$721_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$731_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$741_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$751_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$714_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$718_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$724_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$728_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$734_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$738_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$744_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$748_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$671_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$672_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$673_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$674_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$712_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$716_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$722_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$726_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$732_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$736_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$742_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$746_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1327.14-1327.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1327$670_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1314.9-1314.11"
  wire input 5 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1314.13-1314.15"
  wire input 6 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1314.17-1314.19"
  wire input 7 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1314.21-1314.23"
  wire input 8 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1314.25-1314.27"
  wire input 9 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1315.9-1315.11"
  wire input 10 \D0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1315.13-1315.15"
  wire input 11 \D1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1315.17-1315.19"
  wire input 12 \D2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1315.21-1315.23"
  wire input 13 \D3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1313.10-1313.12"
  wire output 1 \O0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1313.14-1313.16"
  wire output 2 \O1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1313.18-1313.20"
  wire output 3 \O2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1313.22-1313.24"
  wire output 4 \O3
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1318.9-1318.13"
  wire input 14 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1319.9-1319.11"
  wire input 15 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1326.14-1326.15"
  wire width 5 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1327.8-1327.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1328.14-1328.18"
  wire width 32 \mem0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1329.14-1329.18"
  wire width 32 \mem1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1330.14-1330.18"
  wire width 32 \mem2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1331.14-1331.18"
  wire width 32 \mem3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D0
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$715_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem0
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$719_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$720_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D1
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$725_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem1
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$729_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$730_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D2
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$735_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem2
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$739_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$740_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D3
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$745_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$750
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem3
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$749_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$750_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$713
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$712_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$713_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$717
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$716_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$717_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$723
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$722_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$723_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$727
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$726_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$727_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$733
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$732_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$733_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$737
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$736_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$737_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$743
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$742_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$743_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$747
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$746_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$747_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$714_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$719_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$724_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$729_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$734_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$739_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$744_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$749_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$720_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$718_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$721_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$730_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$728_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$731_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$740_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$738_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$741_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$750_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$748_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$751_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$713_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$714_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$715_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$717_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$718_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$723_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$724_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$728
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$725_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$727_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$728_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$733_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$734_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$735_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$737_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$738_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$744
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$743_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$744_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$745_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$747_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$748_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem0
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$671_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem1
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$672_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem2
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$673_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem3
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$674_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$712
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$712_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$716
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$716_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$722
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$722_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$726
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$726_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$732
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$732_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$736
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$736_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$742
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$742_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$746
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$746_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1327.14-1327.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1327$670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1327$670_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1328.14-1328.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1328$752
    assign { } { }
    assign $1\mem0[31:0] 0
    sync always
    sync init
      update \mem0 $1\mem0[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1329.14-1329.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1329$753
    assign { } { }
    assign $1\mem1[31:0] 0
    sync always
    sync init
      update \mem1 $1\mem1[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1330.14-1330.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1330$754
    assign { } { }
    assign $1\mem2[31:0] 0
    sync always
    sync init
      update \mem2 $1\mem2[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1331.14-1331.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1331$755
    assign { } { }
    assign $1\mem3[31:0] 0
    sync always
    sync init
      update \mem3 $1\mem3[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336.3-1342.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1336$679
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$658[31:0]$680 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$658[31:0]$696
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$659[31:0]$681 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$659[31:0]$697
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$660[4:0]$682 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$660[4:0]$698
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$661[31:0]$683 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$661[31:0]$699
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$662[31:0]$684 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$662[31:0]$700
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$663[4:0]$685 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$663[4:0]$701
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$664[31:0]$686 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$664[31:0]$702
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$665[31:0]$687 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$665[31:0]$703
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$666[4:0]$688 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$666[4:0]$704
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$667[31:0]$689 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$667[31:0]$705
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$668[31:0]$690 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$668[31:0]$706
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$669[4:0]$691 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$669[4:0]$707
    assign $0$lookahead\mem0$675[31:0]$692 $1$lookahead\mem0$675[31:0]$708
    assign $0$lookahead\mem1$676[31:0]$693 $1$lookahead\mem1$676[31:0]$709
    assign $0$lookahead\mem2$677[31:0]$694 $1$lookahead\mem2$677[31:0]$710
    assign $0$lookahead\mem3$678[31:0]$695 $1$lookahead\mem3$678[31:0]$711
    assign $0\mem3[31:0] $1$lookahead\mem3$678[31:0]$711
    assign $0\mem2[31:0] $1$lookahead\mem2$677[31:0]$710
    assign $0\mem1[31:0] $1$lookahead\mem1$676[31:0]$709
    assign $0\mem0[31:0] $1$lookahead\mem0$675[31:0]$708
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1337.5-1342.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1337.9-1337.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$660[4:0]$698 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$658[31:0]$696 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$714_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$659[31:0]$697 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$718_Y
        assign $1$lookahead\mem0$675[31:0]$708 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$721_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$663[4:0]$701 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$661[31:0]$699 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$724_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$662[31:0]$700 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$728_Y
        assign $1$lookahead\mem1$676[31:0]$709 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$731_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$666[4:0]$704 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$664[31:0]$702 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$734_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$665[31:0]$703 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$738_Y
        assign $1$lookahead\mem2$677[31:0]$710 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$741_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$669[4:0]$707 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$667[31:0]$705 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$744_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$668[31:0]$706 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$748_Y
        assign $1$lookahead\mem3$678[31:0]$711 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$751_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$658[31:0]$696 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$658
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$659[31:0]$697 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$659
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$660[4:0]$698 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$660
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$661[31:0]$699 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$661
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$662[31:0]$700 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$662
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$663[4:0]$701 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$663
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$664[31:0]$702 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$664
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$665[31:0]$703 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$665
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$666[4:0]$704 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$666
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$667[31:0]$705 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$667
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$668[31:0]$706 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$668
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$669[4:0]$707 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$669
        assign $1$lookahead\mem0$675[31:0]$708 \mem0
        assign $1$lookahead\mem1$676[31:0]$709 \mem1
        assign $1$lookahead\mem2$677[31:0]$710 \mem2
        assign $1$lookahead\mem3$678[31:0]$711 \mem3
    end
    sync posedge \clk
      update \mem0 $0\mem0[31:0]
      update \mem1 $0\mem1[31:0]
      update \mem2 $0\mem2[31:0]
      update \mem3 $0\mem3[31:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$658 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$659 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1338$660 5'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$661 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$662 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1339$663 5'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$664 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$665 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1340$666 5'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$667 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$668 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1341$669 5'x
      update $lookahead\mem0$675 32'x
      update $lookahead\mem1$676 32'x
      update $lookahead\mem2$677 32'x
      update $lookahead\mem3$678 32'x
  end
  connect \a { \A4 \A3 \A2 \A1 \A0 }
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1327$670_Y
  connect \O0 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$671_Y
  connect \O1 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$672_Y
  connect \O2 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$673_Y
  connect \O3 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$674_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1394.1-1441.10"
module \RAM32X8S
  parameter \INIT_00 0
  parameter \INIT_01 0
  parameter \INIT_02 0
  parameter \INIT_03 0
  parameter \INIT_04 0
  parameter \INIT_05 0
  parameter \INIT_06 0
  parameter \INIT_07 0
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$951[31:0]$993
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$954[31:0]$996
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$957[31:0]$999
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$960[31:0]$1002
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$963[31:0]$1005
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$966[31:0]$1008
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$969[31:0]$1011
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$972[31:0]$1014
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$950[31:0]$992
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$953[31:0]$995
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$956[31:0]$998
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$959[31:0]$1001
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$962[31:0]$1004
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$965[31:0]$1007
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$968[31:0]$1010
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$971[31:0]$1013
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$952[4:0]$994
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$955[4:0]$997
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$958[4:0]$1000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$961[4:0]$1003
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$964[4:0]$1006
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$967[4:0]$1009
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$970[4:0]$1012
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$973[4:0]$1015
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$lookahead\mem0$983[31:0]$1016
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$lookahead\mem1$984[31:0]$1017
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$lookahead\mem2$985[31:0]$1018
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$lookahead\mem3$986[31:0]$1019
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$lookahead\mem4$987[31:0]$1020
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$lookahead\mem5$988[31:0]$1021
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$lookahead\mem6$989[31:0]$1022
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0$lookahead\mem7$990[31:0]$1023
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0\mem0[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0\mem1[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0\mem2[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0\mem3[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0\mem4[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0\mem5[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0\mem6[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $0\mem7[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$951[31:0]$1025
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$954[31:0]$1028
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$957[31:0]$1031
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$960[31:0]$1034
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$963[31:0]$1037
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$966[31:0]$1040
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$969[31:0]$1043
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$972[31:0]$1046
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$950[31:0]$1024
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$953[31:0]$1027
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$956[31:0]$1030
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$959[31:0]$1033
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$962[31:0]$1036
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$965[31:0]$1039
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$968[31:0]$1042
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$971[31:0]$1045
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$952[4:0]$1026
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$955[4:0]$1029
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$958[4:0]$1032
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$961[4:0]$1035
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$964[4:0]$1038
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$967[4:0]$1041
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$970[4:0]$1044
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 5 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$973[4:0]$1047
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$lookahead\mem0$983[31:0]$1048
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$lookahead\mem1$984[31:0]$1049
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$lookahead\mem2$985[31:0]$1050
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$lookahead\mem3$986[31:0]$1051
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$lookahead\mem4$987[31:0]$1052
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$lookahead\mem5$988[31:0]$1053
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$lookahead\mem6$989[31:0]$1054
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  wire width 32 $1$lookahead\mem7$990[31:0]$1055
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1414.14-1414.28"
  wire width 32 $1\mem0[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1415.14-1415.28"
  wire width 32 $1\mem1[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1416.14-1416.28"
  wire width 32 $1\mem2[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1417.14-1417.28"
  wire width 32 $1\mem3[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1418.14-1418.28"
  wire width 32 $1\mem4[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1419.14-1419.28"
  wire width 32 $1\mem5[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1420.14-1420.28"
  wire width 32 $1\mem6[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1421.14-1421.28"
  wire width 32 $1\mem7[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1059_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1064_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1069_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1074_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1079_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1084_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1089_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1094_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1099_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1104_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1109_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1114_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1119_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1124_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1129_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1134_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$951
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$954
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$957
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$960
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$963
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$966
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$969
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$972
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$950
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$953
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$956
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$959
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$962
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$965
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$968
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$971
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$952
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$955
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$958
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$961
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$964
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$967
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$970
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 5 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$973
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem0$983
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem1$984
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem2$985
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem3$986
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem4$987
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem5$988
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem6$989
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $lookahead\mem7$990
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1057_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1061_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1067_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1071_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1077_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1081_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1087_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1091_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1097_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1101_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1107_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1111_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1117_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1121_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1127_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1131_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1063_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1073_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1083_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1093_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1103_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1113_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1123_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1133_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1065_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1075_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1085_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1095_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1105_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1115_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1125_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1135_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1058_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1062_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1068_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1072_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1078_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1082_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1088_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1092_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1098_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1102_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1108_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1112_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1118_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1122_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1128_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1132_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$975_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$976_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$977_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$978_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$979_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$980_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$981_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$982_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1056_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1060_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1066_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1070_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1076_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1080_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1086_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1090_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1096_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1100_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1106_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1110_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1116_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1120_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1126_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1130_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1413.14-1413.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1413$974_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1396.9-1396.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1396.13-1396.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1396.17-1396.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1396.21-1396.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1396.25-1396.27"
  wire input 6 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1397.15-1397.16"
  wire width 8 input 7 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1395.16-1395.17"
  wire width 8 output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1400.9-1400.13"
  wire input 8 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1401.9-1401.11"
  wire input 9 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1412.14-1412.15"
  wire width 5 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1413.8-1413.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1414.14-1414.18"
  wire width 32 \mem0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1415.14-1415.18"
  wire width 32 \mem1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1416.14-1416.18"
  wire width 32 \mem2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1417.14-1417.18"
  wire width 32 \mem3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1418.14-1418.18"
  wire width 32 \mem4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1419.14-1419.18"
  wire width 32 \mem5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1420.14-1420.18"
  wire width 32 \mem6
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1421.14-1421.18"
  wire width 32 \mem7
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1059
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D [0]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1059_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem0
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1063_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1064_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1069
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D [1]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1069_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1074
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem1
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1073_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1074_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1079
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D [2]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1079_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1084
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem2
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1083_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1084_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1089
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D [3]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1089_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem3
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1093_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1094_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1099
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D [4]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1099_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem4
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1103_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1104_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D [5]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1109_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem5
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1113_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1114_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D [6]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1119_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem6
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1123_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1124_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B \D [7]
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1129_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \mem7
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1133_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1134_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1057
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1056_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1057_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1061
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1060_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1061_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1067
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1066_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1067_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1071
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1070_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1071_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1077
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1076_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1077_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1081
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1080_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1081_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1087
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1086_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1087_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1091
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1090_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1091_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1097
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1096_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1097_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1101
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1100_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1101_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1107
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1106_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1107_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1111
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1110_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1111_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1117
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1116_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1117_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1121
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1120_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1121_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1127
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1126_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1127_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1131
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1130_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1131_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1063
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1058_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1063_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1073
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1068_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1073_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1083
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1078_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1083_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1093
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1088_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1093_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1098_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1103_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1108_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1113_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1123
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1118_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1123_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1128_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1133_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1065
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1064_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1062_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1065_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1074_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1072_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1075_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1085
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1084_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1082_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1085_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1095
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1094_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1092_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1095_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1104_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1102_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1105_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1114_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1112_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1115_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1124_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1122_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1125_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1134_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1132_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1135_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1058
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1057_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1058_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1059_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1061_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1062_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1068
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1067_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1068_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1072
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1069_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1071_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1072_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1077_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1078_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1082
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1079_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1081_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1082_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1087_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1088_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1089_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1091_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1092_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1098
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1097_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1098_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1099_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1101_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1102_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1107_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1108_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1109_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1111_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1112_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1118
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1117_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1118_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1119_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1121_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1122_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1128
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1127_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1128_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1129_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1131_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1132_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$975
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem0
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$975_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$976
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem1
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$976_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$977
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem2
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$977_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$978
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem3
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$978_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$979
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem4
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$979_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$980
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem5
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$980_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$981
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem6
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$981_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$982
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \mem7
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$982_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1056
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1056_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1060
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1060_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1066
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1066_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1070
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1070_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1076
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1076_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1080
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1080_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1086
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1086_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1090
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1090_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1096
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1096_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1100
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1100_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1106
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1106_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1110
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1110_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1116
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1116_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1120
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1120_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1126
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1126_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1130
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 27'000000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1130_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1413.14-1413.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1413$974
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1413$974_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1414.14-1414.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1414$1136
    assign { } { }
    assign $1\mem0[31:0] 0
    sync always
    sync init
      update \mem0 $1\mem0[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1415.14-1415.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1415$1137
    assign { } { }
    assign $1\mem1[31:0] 0
    sync always
    sync init
      update \mem1 $1\mem1[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1416.14-1416.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1416$1138
    assign { } { }
    assign $1\mem2[31:0] 0
    sync always
    sync init
      update \mem2 $1\mem2[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1417.14-1417.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1417$1139
    assign { } { }
    assign $1\mem3[31:0] 0
    sync always
    sync init
      update \mem3 $1\mem3[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1418.14-1418.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1418$1140
    assign { } { }
    assign $1\mem4[31:0] 0
    sync always
    sync init
      update \mem4 $1\mem4[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1419.14-1419.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1419$1141
    assign { } { }
    assign $1\mem5[31:0] 0
    sync always
    sync init
      update \mem5 $1\mem5[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1420.14-1420.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1420$1142
    assign { } { }
    assign $1\mem6[31:0] 0
    sync always
    sync init
      update \mem6 $1\mem6[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1421.14-1421.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1421$1143
    assign { } { }
    assign $1\mem7[31:0] 0
    sync always
    sync init
      update \mem7 $1\mem7[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430.3-1440.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1430$991
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$950[31:0]$992 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$950[31:0]$1024
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$951[31:0]$993 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$951[31:0]$1025
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$952[4:0]$994 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$952[4:0]$1026
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$953[31:0]$995 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$953[31:0]$1027
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$954[31:0]$996 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$954[31:0]$1028
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$955[4:0]$997 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$955[4:0]$1029
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$956[31:0]$998 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$956[31:0]$1030
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$957[31:0]$999 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$957[31:0]$1031
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$958[4:0]$1000 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$958[4:0]$1032
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$959[31:0]$1001 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$959[31:0]$1033
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$960[31:0]$1002 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$960[31:0]$1034
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$961[4:0]$1003 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$961[4:0]$1035
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$962[31:0]$1004 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$962[31:0]$1036
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$963[31:0]$1005 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$963[31:0]$1037
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$964[4:0]$1006 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$964[4:0]$1038
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$965[31:0]$1007 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$965[31:0]$1039
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$966[31:0]$1008 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$966[31:0]$1040
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$967[4:0]$1009 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$967[4:0]$1041
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$968[31:0]$1010 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$968[31:0]$1042
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$969[31:0]$1011 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$969[31:0]$1043
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$970[4:0]$1012 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$970[4:0]$1044
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$971[31:0]$1013 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$971[31:0]$1045
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$972[31:0]$1014 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$972[31:0]$1046
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$973[4:0]$1015 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$973[4:0]$1047
    assign $0$lookahead\mem0$983[31:0]$1016 $1$lookahead\mem0$983[31:0]$1048
    assign $0$lookahead\mem1$984[31:0]$1017 $1$lookahead\mem1$984[31:0]$1049
    assign $0$lookahead\mem2$985[31:0]$1018 $1$lookahead\mem2$985[31:0]$1050
    assign $0$lookahead\mem3$986[31:0]$1019 $1$lookahead\mem3$986[31:0]$1051
    assign $0$lookahead\mem4$987[31:0]$1020 $1$lookahead\mem4$987[31:0]$1052
    assign $0$lookahead\mem5$988[31:0]$1021 $1$lookahead\mem5$988[31:0]$1053
    assign $0$lookahead\mem6$989[31:0]$1022 $1$lookahead\mem6$989[31:0]$1054
    assign $0$lookahead\mem7$990[31:0]$1023 $1$lookahead\mem7$990[31:0]$1055
    assign $0\mem7[31:0] $1$lookahead\mem7$990[31:0]$1055
    assign $0\mem6[31:0] $1$lookahead\mem6$989[31:0]$1054
    assign $0\mem5[31:0] $1$lookahead\mem5$988[31:0]$1053
    assign $0\mem4[31:0] $1$lookahead\mem4$987[31:0]$1052
    assign $0\mem3[31:0] $1$lookahead\mem3$986[31:0]$1051
    assign $0\mem2[31:0] $1$lookahead\mem2$985[31:0]$1050
    assign $0\mem1[31:0] $1$lookahead\mem1$984[31:0]$1049
    assign $0\mem0[31:0] $1$lookahead\mem0$983[31:0]$1048
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1431.5-1440.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1431.9-1431.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$952[4:0]$1026 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$950[31:0]$1024 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1058_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$951[31:0]$1025 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1062_Y
        assign $1$lookahead\mem0$983[31:0]$1048 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1065_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$955[4:0]$1029 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$953[31:0]$1027 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1068_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$954[31:0]$1028 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1072_Y
        assign $1$lookahead\mem1$984[31:0]$1049 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1075_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$958[4:0]$1032 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$956[31:0]$1030 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1078_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$957[31:0]$1031 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1082_Y
        assign $1$lookahead\mem2$985[31:0]$1050 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1085_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$961[4:0]$1035 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$959[31:0]$1033 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1088_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$960[31:0]$1034 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1092_Y
        assign $1$lookahead\mem3$986[31:0]$1051 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1095_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$964[4:0]$1038 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$962[31:0]$1036 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1098_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$963[31:0]$1037 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1102_Y
        assign $1$lookahead\mem4$987[31:0]$1052 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1105_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$967[4:0]$1041 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$965[31:0]$1039 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1108_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$966[31:0]$1040 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1112_Y
        assign $1$lookahead\mem5$988[31:0]$1053 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1115_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$970[4:0]$1044 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$968[31:0]$1042 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1118_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$969[31:0]$1043 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1122_Y
        assign $1$lookahead\mem6$989[31:0]$1054 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1125_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$973[4:0]$1047 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$971[31:0]$1045 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1128_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$972[31:0]$1046 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1132_Y
        assign $1$lookahead\mem7$990[31:0]$1055 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1135_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$950[31:0]$1024 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$950
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$951[31:0]$1025 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$951
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$952[4:0]$1026 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$952
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$953[31:0]$1027 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$953
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$954[31:0]$1028 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$954
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$955[4:0]$1029 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$955
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$956[31:0]$1030 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$956
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$957[31:0]$1031 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$957
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$958[4:0]$1032 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$958
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$959[31:0]$1033 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$959
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$960[31:0]$1034 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$960
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$961[4:0]$1035 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$961
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$962[31:0]$1036 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$962
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$963[31:0]$1037 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$963
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$964[4:0]$1038 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$964
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$965[31:0]$1039 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$965
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$966[31:0]$1040 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$966
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$967[4:0]$1041 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$967
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$968[31:0]$1042 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$968
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$969[31:0]$1043 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$969
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$970[4:0]$1044 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$970
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$971[31:0]$1045 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$971
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$972[31:0]$1046 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$972
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$973[4:0]$1047 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$973
        assign $1$lookahead\mem0$983[31:0]$1048 \mem0
        assign $1$lookahead\mem1$984[31:0]$1049 \mem1
        assign $1$lookahead\mem2$985[31:0]$1050 \mem2
        assign $1$lookahead\mem3$986[31:0]$1051 \mem3
        assign $1$lookahead\mem4$987[31:0]$1052 \mem4
        assign $1$lookahead\mem5$988[31:0]$1053 \mem5
        assign $1$lookahead\mem6$989[31:0]$1054 \mem6
        assign $1$lookahead\mem7$990[31:0]$1055 \mem7
    end
    sync posedge \clk
      update \mem0 $0\mem0[31:0]
      update \mem1 $0\mem1[31:0]
      update \mem2 $0\mem2[31:0]
      update \mem3 $0\mem3[31:0]
      update \mem4 $0\mem4[31:0]
      update \mem5 $0\mem5[31:0]
      update \mem6 $0\mem6[31:0]
      update \mem7 $0\mem7[31:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$950 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$951 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1432$952 5'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$953 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$954 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1433$955 5'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$956 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$957 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1434$958 5'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$959 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$960 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1435$961 5'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$962 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$963 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1436$964 5'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$965 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$966 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1437$967 5'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$968 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$969 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1438$970 5'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$971 32'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$972 32'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1439$973 5'x
      update $lookahead\mem0$983 32'x
      update $lookahead\mem1$984 32'x
      update $lookahead\mem2$985 32'x
      update $lookahead\mem3$986 32'x
      update $lookahead\mem4$987 32'x
      update $lookahead\mem5$988 32'x
      update $lookahead\mem6$989 32'x
      update $lookahead\mem7$990 32'x
  end
  connect \a { \A4 \A3 \A2 \A1 \A0 }
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1413$974_Y
  connect \O [0] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$975_Y
  connect \O [1] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$976_Y
  connect \O [2] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$977_Y
  connect \O [3] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$978_Y
  connect \O [4] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$979_Y
  connect \O [5] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$980_Y
  connect \O [6] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$981_Y
  connect \O [7] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$982_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1185.1-1200.10"
module \RAM512X1S
  parameter \INIT 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.3-1199.45"
  wire width 512 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$385[511:0]$392
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.3-1199.45"
  wire width 512 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$384[511:0]$391
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.3-1199.45"
  wire width 9 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$386[8:0]$393
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.3-1199.45"
  wire width 512 $0$lookahead\mem$389[511:0]$394
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.3-1199.45"
  wire width 512 $0\mem[511:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.3-1199.45"
  wire width 512 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$385[511:0]$396
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.3-1199.45"
  wire width 512 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$384[511:0]$395
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.3-1199.45"
  wire width 9 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$386[8:0]$397
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.3-1199.45"
  wire width 512 $1$lookahead\mem$389[511:0]$398
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1196.15-1196.25"
  wire width 512 $1\mem[511:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 512 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$402_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 512 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$407_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 512 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$385
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 512 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$384
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 9 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$386
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 512 $lookahead\mem$389
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$400_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$404_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 512 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$406_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 512 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$408_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 512 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$401_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 512 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$405_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$387_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$399_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$403_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1198.14-1198.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1198$388_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1187.15-1187.16"
  wire width 9 input 2 \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1188.9-1188.10"
  wire input 3 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1186.10-1186.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1191.9-1191.13"
  wire input 4 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1192.9-1192.11"
  wire input 5 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1198.8-1198.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1196.15-1196.18"
  wire width 512 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 512
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$402_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 0
    parameter \B_WIDTH 512
    parameter \Y_WIDTH 512
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$406_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$407_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$400
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$399_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$400_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$404
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$403_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$404_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \Y_WIDTH 512
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$401_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$406_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 0
    parameter \B_WIDTH 512
    parameter \Y_WIDTH 512
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$407_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$405_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$408_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 512
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$400_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$401_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 512
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$402_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$404_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$405_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 512
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$387_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$399
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 23'00000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$399_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$403
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 23'00000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$403_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1198.14-1198.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1198$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1198$388_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1196.15-1196.25"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1196$409
    assign { } { }
    assign $1\mem[511:0] 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem $1\mem[511:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.3-1199.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$390
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$384[511:0]$391 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$384[511:0]$395
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$385[511:0]$392 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$385[511:0]$396
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$386[8:0]$393 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$386[8:0]$397
    assign $0$lookahead\mem$389[511:0]$394 $1$lookahead\mem$389[511:0]$398
    assign $0\mem[511:0] $1$lookahead\mem$389[511:0]$398
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.25-1199.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199.29-1199.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$386[8:0]$397 \A
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$384[511:0]$395 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$401_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$385[511:0]$396 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$405_Y
        assign $1$lookahead\mem$389[511:0]$398 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$408_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$384[511:0]$395 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$384
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$385[511:0]$396 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$385
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$386[8:0]$397 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$386
        assign $1$lookahead\mem$389[511:0]$398 \mem
    end
    sync posedge \clk
      update \mem $0\mem[511:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$384 512'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$385 512'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1199$386 9'x
      update $lookahead\mem$389 512'x
  end
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$387_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1198$388_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1956.1-2040.10"
module \RAM64M
  parameter \INIT_A 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1701[63:0]$1723
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1704[63:0]$1726
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1707[63:0]$1729
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1710[63:0]$1732
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1700[63:0]$1722
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1703[63:0]$1725
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1706[63:0]$1728
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1709[63:0]$1731
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1702[5:0]$1724
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1705[5:0]$1727
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1708[5:0]$1730
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1711[5:0]$1733
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$lookahead\mem_a$1717[63:0]$1734
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$lookahead\mem_b$1718[63:0]$1735
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$lookahead\mem_c$1719[63:0]$1736
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0$lookahead\mem_d$1720[63:0]$1737
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0\mem_a[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0\mem_b[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0\mem_c[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $0\mem_d[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1701[63:0]$1739
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1704[63:0]$1742
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1707[63:0]$1745
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1710[63:0]$1748
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1700[63:0]$1738
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1703[63:0]$1741
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1706[63:0]$1744
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1709[63:0]$1747
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1702[5:0]$1740
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1705[5:0]$1743
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1708[5:0]$1746
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1711[5:0]$1749
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$lookahead\mem_a$1717[63:0]$1750
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$lookahead\mem_b$1718[63:0]$1751
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$lookahead\mem_c$1719[63:0]$1752
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  wire width 64 $1$lookahead\mem_d$1720[63:0]$1753
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977.14-1977.28"
  wire width 64 $1\mem_a[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978.14-1978.28"
  wire width 64 $1\mem_b[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979.14-1979.28"
  wire width 64 $1\mem_c[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980.14-1980.28"
  wire width 64 $1\mem_d[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1757_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1762_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1767_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1772_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1777_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1782_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1787_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1792_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1701
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1704
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1707
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1710
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1700
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1703
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1706
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1709
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1702
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1705
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1708
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1711
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_a$1717
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_b$1718
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_c$1719
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_d$1720
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1755_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1759_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1765_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1769_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1775_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1779_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1785_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1789_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1761_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1771_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1781_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1791_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1763_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1773_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1783_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1793_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1756_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1760_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1766_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1770_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1776_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1780_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1786_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1790_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1712_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1713_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1714_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1715_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1754_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1758_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1764_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1768_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1774_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1778_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1784_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1788_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985.14-1985.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985$1716_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1961.16-1961.21"
  wire width 6 input 5 \ADDRA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1961.23-1961.28"
  wire width 6 input 6 \ADDRB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1961.30-1961.35"
  wire width 6 input 7 \ADDRC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1962.16-1962.21"
  wire width 6 input 8 \ADDRD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1963.16-1963.19"
  wire input 9 \DIA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1964.16-1964.19"
  wire input 10 \DIB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1965.16-1965.19"
  wire input 11 \DIC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1966.16-1966.19"
  wire input 12 \DID
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1957.16-1957.19"
  wire output 1 \DOA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1958.16-1958.19"
  wire output 2 \DOB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1959.16-1959.19"
  wire output 3 \DOC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1960.16-1960.19"
  wire output 4 \DOD
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1969.16-1969.20"
  wire input 13 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1970.16-1970.18"
  wire input 14 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985.8-1985.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977.14-1977.19"
  wire width 64 \mem_a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978.14-1978.19"
  wire width 64 \mem_b
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979.14-1979.19"
  wire width 64 \mem_c
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980.14-1980.19"
  wire width 64 \mem_d
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DIA
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1757_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_a
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1761_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1762_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DIB
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1767_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_b
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1771_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1772_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DIC
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1777_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_c
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1781_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1782_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DID
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1787_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_d
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1791_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1792_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1755
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1754_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1755_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1759
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1758_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1759_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1765
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1764_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1765_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1769
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1768_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1769_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1775
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1774_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1775_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1779
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1778_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1779_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1785
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1784_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1785_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1789
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1788_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1789_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1756_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1761_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1766_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1771_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1776_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1781_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1786_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1791_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1762_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1760_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1763_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1772_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1770_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1773_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1782_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1780_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1783_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1792_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1790_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1793_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1755_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1756_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1757_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1759_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1760_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1765_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1766_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1767_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1769_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1770_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1775_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1776_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1777_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1779_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1780_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1785_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1786_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1787_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1789_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1790_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_a
    connect \B \ADDRA
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1712_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_b
    connect \B \ADDRB
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1713_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_c
    connect \B \ADDRC
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1714_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_d
    connect \B \ADDRD
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1715_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1754
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRD }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1754_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1758
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRD }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1758_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1764
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRD }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1764_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1768
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRD }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1768_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1774
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRD }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1774_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1778
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRD }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1778_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1784
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRD }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1784_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1788
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRD }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1788_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985.14-1985.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985$1716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985$1716_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977.14-1977.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1977$1794
    assign { } { }
    assign $1\mem_a[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_a $1\mem_a[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978.14-1978.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1978$1795
    assign { } { }
    assign $1\mem_b[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_b $1\mem_b[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979.14-1979.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1979$1796
    assign { } { }
    assign $1\mem_c[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_c $1\mem_c[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980.14-1980.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1980$1797
    assign { } { }
    assign $1\mem_d[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_d $1\mem_d[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986.3-1992.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1986$1721
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1700[63:0]$1722 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1700[63:0]$1738
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1701[63:0]$1723 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1701[63:0]$1739
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1702[5:0]$1724 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1702[5:0]$1740
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1703[63:0]$1725 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1703[63:0]$1741
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1704[63:0]$1726 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1704[63:0]$1742
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1705[5:0]$1727 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1705[5:0]$1743
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1706[63:0]$1728 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1706[63:0]$1744
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1707[63:0]$1729 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1707[63:0]$1745
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1708[5:0]$1730 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1708[5:0]$1746
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1709[63:0]$1731 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1709[63:0]$1747
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1710[63:0]$1732 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1710[63:0]$1748
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1711[5:0]$1733 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1711[5:0]$1749
    assign $0$lookahead\mem_a$1717[63:0]$1734 $1$lookahead\mem_a$1717[63:0]$1750
    assign $0$lookahead\mem_b$1718[63:0]$1735 $1$lookahead\mem_b$1718[63:0]$1751
    assign $0$lookahead\mem_c$1719[63:0]$1736 $1$lookahead\mem_c$1719[63:0]$1752
    assign $0$lookahead\mem_d$1720[63:0]$1737 $1$lookahead\mem_d$1720[63:0]$1753
    assign $0\mem_d[63:0] $1$lookahead\mem_d$1720[63:0]$1753
    assign $0\mem_c[63:0] $1$lookahead\mem_c$1719[63:0]$1752
    assign $0\mem_b[63:0] $1$lookahead\mem_b$1718[63:0]$1751
    assign $0\mem_a[63:0] $1$lookahead\mem_a$1717[63:0]$1750
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1987.5-1992.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1987.9-1987.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1702[5:0]$1740 \ADDRD
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1700[63:0]$1738 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1756_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1701[63:0]$1739 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1760_Y
        assign $1$lookahead\mem_a$1717[63:0]$1750 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1763_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1705[5:0]$1743 \ADDRD
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1703[63:0]$1741 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1766_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1704[63:0]$1742 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1770_Y
        assign $1$lookahead\mem_b$1718[63:0]$1751 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1773_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1708[5:0]$1746 \ADDRD
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1706[63:0]$1744 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1776_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1707[63:0]$1745 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1780_Y
        assign $1$lookahead\mem_c$1719[63:0]$1752 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1783_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1711[5:0]$1749 \ADDRD
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1709[63:0]$1747 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1786_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1710[63:0]$1748 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1790_Y
        assign $1$lookahead\mem_d$1720[63:0]$1753 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1793_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1700[63:0]$1738 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1700
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1701[63:0]$1739 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1701
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1702[5:0]$1740 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1702
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1703[63:0]$1741 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1703
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1704[63:0]$1742 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1704
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1705[5:0]$1743 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1705
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1706[63:0]$1744 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1706
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1707[63:0]$1745 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1707
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1708[5:0]$1746 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1708
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1709[63:0]$1747 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1709
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1710[63:0]$1748 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1710
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1711[5:0]$1749 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1711
        assign $1$lookahead\mem_a$1717[63:0]$1750 \mem_a
        assign $1$lookahead\mem_b$1718[63:0]$1751 \mem_b
        assign $1$lookahead\mem_c$1719[63:0]$1752 \mem_c
        assign $1$lookahead\mem_d$1720[63:0]$1753 \mem_d
    end
    sync posedge \clk
      update \mem_a $0\mem_a[63:0]
      update \mem_b $0\mem_b[63:0]
      update \mem_c $0\mem_c[63:0]
      update \mem_d $0\mem_d[63:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1700 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1701 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1988$1702 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1703 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1704 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1989$1705 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1706 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1707 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1990$1708 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1709 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1710 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1991$1711 6'x
      update $lookahead\mem_a$1717 64'x
      update $lookahead\mem_b$1718 64'x
      update $lookahead\mem_c$1719 64'x
      update $lookahead\mem_d$1720 64'x
  end
  connect \DOA $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1712_Y
  connect \DOB $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1713_Y
  connect \DOC $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1714_Y
  connect \DOD $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1715_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1985$1716_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2042.1-2109.10"
module \RAM64M8
  parameter \INIT_A 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_G 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_H 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1799[63:0]$1841
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1802[63:0]$1844
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1805[63:0]$1847
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1808[63:0]$1850
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1811[63:0]$1853
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1814[63:0]$1856
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1817[63:0]$1859
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1820[63:0]$1862
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1798[63:0]$1840
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1801[63:0]$1843
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1804[63:0]$1846
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1807[63:0]$1849
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1810[63:0]$1852
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1813[63:0]$1855
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1816[63:0]$1858
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1819[63:0]$1861
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1800[5:0]$1842
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1803[5:0]$1845
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1806[5:0]$1848
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1809[5:0]$1851
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1812[5:0]$1854
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1815[5:0]$1857
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1818[5:0]$1860
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1821[5:0]$1863
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$lookahead\mem_a$1831[63:0]$1864
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$lookahead\mem_b$1832[63:0]$1865
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$lookahead\mem_c$1833[63:0]$1866
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$lookahead\mem_d$1834[63:0]$1867
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$lookahead\mem_e$1835[63:0]$1868
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$lookahead\mem_f$1836[63:0]$1869
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$lookahead\mem_g$1837[63:0]$1870
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0$lookahead\mem_h$1838[63:0]$1871
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0\mem_a[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0\mem_b[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0\mem_c[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0\mem_d[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0\mem_e[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0\mem_f[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0\mem_g[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $0\mem_h[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1799[63:0]$1873
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1802[63:0]$1876
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1805[63:0]$1879
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1808[63:0]$1882
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1811[63:0]$1885
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1814[63:0]$1888
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1817[63:0]$1891
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1820[63:0]$1894
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1798[63:0]$1872
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1801[63:0]$1875
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1804[63:0]$1878
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1807[63:0]$1881
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1810[63:0]$1884
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1813[63:0]$1887
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1816[63:0]$1890
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1819[63:0]$1893
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1800[5:0]$1874
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1803[5:0]$1877
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1806[5:0]$1880
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1809[5:0]$1883
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1812[5:0]$1886
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1815[5:0]$1889
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1818[5:0]$1892
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1821[5:0]$1895
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$lookahead\mem_a$1831[63:0]$1896
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$lookahead\mem_b$1832[63:0]$1897
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$lookahead\mem_c$1833[63:0]$1898
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$lookahead\mem_d$1834[63:0]$1899
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$lookahead\mem_e$1835[63:0]$1900
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$lookahead\mem_f$1836[63:0]$1901
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$lookahead\mem_g$1837[63:0]$1902
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  wire width 64 $1$lookahead\mem_h$1838[63:0]$1903
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2081.14-2081.28"
  wire width 64 $1\mem_a[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2082.14-2082.28"
  wire width 64 $1\mem_b[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2083.14-2083.28"
  wire width 64 $1\mem_c[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2084.14-2084.28"
  wire width 64 $1\mem_d[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2085.14-2085.28"
  wire width 64 $1\mem_e[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2086.14-2086.28"
  wire width 64 $1\mem_f[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2087.14-2087.28"
  wire width 64 $1\mem_g[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2088.14-2088.28"
  wire width 64 $1\mem_h[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1907_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1912_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1917_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1922_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1927_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1932_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1937_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1942_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1947_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1952_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1957_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1962_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1967_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1972_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1977_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1982_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1799
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1802
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1805
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1808
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1811
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1814
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1817
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1820
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1798
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1801
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1804
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1807
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1810
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1813
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1816
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1819
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1800
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1803
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1806
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1809
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1812
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1815
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1818
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1821
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_a$1831
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_b$1832
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_c$1833
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_d$1834
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_e$1835
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_f$1836
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_g$1837
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_h$1838
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1905_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1909_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1915_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1919_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1925_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1929_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1935_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1939_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1945_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1949_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1955_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1959_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1965_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1969_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1975_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1979_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1911_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1921_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1931_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1941_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1951_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1961_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1971_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1981_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1913_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1923_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1933_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1943_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1953_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1963_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1973_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1983_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1906_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1910_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1916_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1920_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1926_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1930_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1936_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1940_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1946_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1950_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1956_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1960_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1966_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1970_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1976_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1980_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1822_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1823_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1824_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1825_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1826_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1827_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1828_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1829_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1904_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1908_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1914_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1918_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1924_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1928_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1934_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1938_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1944_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1948_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1954_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1958_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1964_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1968_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1974_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1978_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2097.14-2097.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2097$1830_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2051.15-2051.20"
  wire width 6 input 9 \ADDRA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2052.15-2052.20"
  wire width 6 input 10 \ADDRB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2053.15-2053.20"
  wire width 6 input 11 \ADDRC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2054.15-2054.20"
  wire width 6 input 12 \ADDRD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2055.15-2055.20"
  wire width 6 input 13 \ADDRE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2056.15-2056.20"
  wire width 6 input 14 \ADDRF
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2057.15-2057.20"
  wire width 6 input 15 \ADDRG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2058.15-2058.20"
  wire width 6 input 16 \ADDRH
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2059.9-2059.12"
  wire input 17 \DIA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2060.9-2060.12"
  wire input 18 \DIB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2061.9-2061.12"
  wire input 19 \DIC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2062.9-2062.12"
  wire input 20 \DID
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2063.9-2063.12"
  wire input 21 \DIE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2064.9-2064.12"
  wire input 22 \DIF
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2065.9-2065.12"
  wire input 23 \DIG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2066.9-2066.12"
  wire input 24 \DIH
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2043.10-2043.13"
  wire output 1 \DOA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2044.10-2044.13"
  wire output 2 \DOB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2045.10-2045.13"
  wire output 3 \DOC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2046.10-2046.13"
  wire output 4 \DOD
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2047.10-2047.13"
  wire output 5 \DOE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2048.10-2048.13"
  wire output 6 \DOF
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2049.10-2049.13"
  wire output 7 \DOG
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2050.10-2050.13"
  wire output 8 \DOH
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2069.9-2069.13"
  wire input 25 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2070.9-2070.11"
  wire input 26 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2097.8-2097.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2081.14-2081.19"
  wire width 64 \mem_a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2082.14-2082.19"
  wire width 64 \mem_b
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2083.14-2083.19"
  wire width 64 \mem_c
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2084.14-2084.19"
  wire width 64 \mem_d
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2085.14-2085.19"
  wire width 64 \mem_e
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2086.14-2086.19"
  wire width 64 \mem_f
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2087.14-2087.19"
  wire width 64 \mem_g
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2088.14-2088.19"
  wire width 64 \mem_h
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1907
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DIA
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1907_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1912
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_a
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1911_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1912_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1917
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DIB
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1917_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1922
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_b
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1921_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1922_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1927
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DIC
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1927_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1932
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_c
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1931_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1932_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1937
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DID
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1937_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1942
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_d
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1941_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1942_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1947
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DIE
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1947_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1952
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_e
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1951_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1952_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1957
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DIF
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1957_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1962
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_f
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1961_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1962_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1967
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DIG
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1967_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1972
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_g
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1971_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1972_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1977
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \DIH
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1977_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1982
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_h
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1981_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1982_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1905
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1904_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1905_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1909
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1908_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1909_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1915
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1914_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1915_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1919
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1918_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1919_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1925
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1924_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1925_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1929
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1928_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1929_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1935
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1934_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1935_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1939
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1938_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1939_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1945
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1944_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1945_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1949
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1948_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1949_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1955
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1954_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1955_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1959
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1958_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1959_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1965
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1964_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1965_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1969
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1968_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1969_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1975
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1974_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1975_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1979
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1978_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1979_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1906_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1911_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1916_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1921_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1926_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1931_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1941
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1936_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1941_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1951
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1946_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1951_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1961
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1956_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1961_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1971
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1966_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1971_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1981
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1976_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1981_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1912_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1910_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1913_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1922_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1920_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1923_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1933
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1932_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1930_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1933_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1943
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1942_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1940_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1943_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1953
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1952_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1950_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1953_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1963
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1962_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1960_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1963_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1973
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1972_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1970_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1973_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1983
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1982_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1980_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1983_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1906
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1905_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1906_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1910
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1907_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1909_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1910_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1916
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1915_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1916_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1920
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1917_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1919_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1920_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1926
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1925_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1926_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1930
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1927_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1929_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1930_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1936
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1935_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1936_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1940
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1937_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1939_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1940_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1946
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1945_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1946_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1950
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1947_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1949_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1950_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1956
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1955_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1956_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1960
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1957_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1959_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1960_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1966
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1965_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1966_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1970
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1967_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1969_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1970_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1976
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1975_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1976_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1980
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1977_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1979_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1980_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_a
    connect \B \ADDRA
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1822_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_b
    connect \B \ADDRB
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1823_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1824
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_c
    connect \B \ADDRC
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1824_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1825
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_d
    connect \B \ADDRD
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1825_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1826
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_e
    connect \B \ADDRE
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1826_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1827
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_f
    connect \B \ADDRF
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1827_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1828
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_g
    connect \B \ADDRG
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1828_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1829
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_h
    connect \B \ADDRH
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1829_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1904
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1904_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1908
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1908_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1914
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1914_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1918
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1918_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1924
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1924_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1928
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1928_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1934
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1934_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1938
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1938_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1944
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1944_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1948
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1948_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1954
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1954_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1958
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1958_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1964
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1964_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1968
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1968_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1974
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1974_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1978
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \ADDRH }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1978_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2097.14-2097.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2097$1830
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2097$1830_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2081.14-2081.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2081$1984
    assign { } { }
    assign $1\mem_a[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_a $1\mem_a[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2082.14-2082.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2082$1985
    assign { } { }
    assign $1\mem_b[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_b $1\mem_b[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2083.14-2083.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2083$1986
    assign { } { }
    assign $1\mem_c[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_c $1\mem_c[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2084.14-2084.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2084$1987
    assign { } { }
    assign $1\mem_d[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_d $1\mem_d[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2085.14-2085.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2085$1988
    assign { } { }
    assign $1\mem_e[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_e $1\mem_e[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2086.14-2086.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2086$1989
    assign { } { }
    assign $1\mem_f[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_f $1\mem_f[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2087.14-2087.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2087$1990
    assign { } { }
    assign $1\mem_g[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_g $1\mem_g[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2088.14-2088.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2088$1991
    assign { } { }
    assign $1\mem_h[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_h $1\mem_h[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098.3-2108.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2098$1839
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1798[63:0]$1840 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1798[63:0]$1872
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1799[63:0]$1841 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1799[63:0]$1873
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1800[5:0]$1842 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1800[5:0]$1874
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1801[63:0]$1843 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1801[63:0]$1875
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1802[63:0]$1844 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1802[63:0]$1876
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1803[5:0]$1845 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1803[5:0]$1877
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1804[63:0]$1846 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1804[63:0]$1878
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1805[63:0]$1847 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1805[63:0]$1879
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1806[5:0]$1848 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1806[5:0]$1880
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1807[63:0]$1849 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1807[63:0]$1881
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1808[63:0]$1850 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1808[63:0]$1882
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1809[5:0]$1851 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1809[5:0]$1883
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1810[63:0]$1852 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1810[63:0]$1884
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1811[63:0]$1853 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1811[63:0]$1885
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1812[5:0]$1854 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1812[5:0]$1886
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1813[63:0]$1855 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1813[63:0]$1887
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1814[63:0]$1856 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1814[63:0]$1888
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1815[5:0]$1857 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1815[5:0]$1889
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1816[63:0]$1858 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1816[63:0]$1890
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1817[63:0]$1859 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1817[63:0]$1891
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1818[5:0]$1860 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1818[5:0]$1892
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1819[63:0]$1861 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1819[63:0]$1893
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1820[63:0]$1862 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1820[63:0]$1894
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1821[5:0]$1863 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1821[5:0]$1895
    assign $0$lookahead\mem_a$1831[63:0]$1864 $1$lookahead\mem_a$1831[63:0]$1896
    assign $0$lookahead\mem_b$1832[63:0]$1865 $1$lookahead\mem_b$1832[63:0]$1897
    assign $0$lookahead\mem_c$1833[63:0]$1866 $1$lookahead\mem_c$1833[63:0]$1898
    assign $0$lookahead\mem_d$1834[63:0]$1867 $1$lookahead\mem_d$1834[63:0]$1899
    assign $0$lookahead\mem_e$1835[63:0]$1868 $1$lookahead\mem_e$1835[63:0]$1900
    assign $0$lookahead\mem_f$1836[63:0]$1869 $1$lookahead\mem_f$1836[63:0]$1901
    assign $0$lookahead\mem_g$1837[63:0]$1870 $1$lookahead\mem_g$1837[63:0]$1902
    assign $0$lookahead\mem_h$1838[63:0]$1871 $1$lookahead\mem_h$1838[63:0]$1903
    assign $0\mem_h[63:0] $1$lookahead\mem_h$1838[63:0]$1903
    assign $0\mem_g[63:0] $1$lookahead\mem_g$1837[63:0]$1902
    assign $0\mem_f[63:0] $1$lookahead\mem_f$1836[63:0]$1901
    assign $0\mem_e[63:0] $1$lookahead\mem_e$1835[63:0]$1900
    assign $0\mem_d[63:0] $1$lookahead\mem_d$1834[63:0]$1899
    assign $0\mem_c[63:0] $1$lookahead\mem_c$1833[63:0]$1898
    assign $0\mem_b[63:0] $1$lookahead\mem_b$1832[63:0]$1897
    assign $0\mem_a[63:0] $1$lookahead\mem_a$1831[63:0]$1896
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2099.5-2108.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2099.9-2099.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1800[5:0]$1874 \ADDRH
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1798[63:0]$1872 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1906_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1799[63:0]$1873 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1910_Y
        assign $1$lookahead\mem_a$1831[63:0]$1896 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1913_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1803[5:0]$1877 \ADDRH
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1801[63:0]$1875 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1916_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1802[63:0]$1876 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1920_Y
        assign $1$lookahead\mem_b$1832[63:0]$1897 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1923_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1806[5:0]$1880 \ADDRH
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1804[63:0]$1878 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1926_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1805[63:0]$1879 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1930_Y
        assign $1$lookahead\mem_c$1833[63:0]$1898 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1933_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1809[5:0]$1883 \ADDRH
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1807[63:0]$1881 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1936_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1808[63:0]$1882 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1940_Y
        assign $1$lookahead\mem_d$1834[63:0]$1899 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1943_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1812[5:0]$1886 \ADDRH
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1810[63:0]$1884 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1946_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1811[63:0]$1885 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1950_Y
        assign $1$lookahead\mem_e$1835[63:0]$1900 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1953_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1815[5:0]$1889 \ADDRH
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1813[63:0]$1887 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1956_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1814[63:0]$1888 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1960_Y
        assign $1$lookahead\mem_f$1836[63:0]$1901 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1963_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1818[5:0]$1892 \ADDRH
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1816[63:0]$1890 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1966_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1817[63:0]$1891 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1970_Y
        assign $1$lookahead\mem_g$1837[63:0]$1902 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1973_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1821[5:0]$1895 \ADDRH
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1819[63:0]$1893 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1976_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1820[63:0]$1894 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1980_Y
        assign $1$lookahead\mem_h$1838[63:0]$1903 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1983_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1798[63:0]$1872 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1798
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1799[63:0]$1873 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1799
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1800[5:0]$1874 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1800
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1801[63:0]$1875 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1801
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1802[63:0]$1876 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1802
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1803[5:0]$1877 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1803
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1804[63:0]$1878 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1804
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1805[63:0]$1879 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1805
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1806[5:0]$1880 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1806
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1807[63:0]$1881 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1807
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1808[63:0]$1882 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1808
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1809[5:0]$1883 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1809
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1810[63:0]$1884 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1810
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1811[63:0]$1885 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1811
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1812[5:0]$1886 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1812
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1813[63:0]$1887 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1813
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1814[63:0]$1888 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1814
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1815[5:0]$1889 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1815
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1816[63:0]$1890 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1816
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1817[63:0]$1891 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1817
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1818[5:0]$1892 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1818
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1819[63:0]$1893 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1819
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1820[63:0]$1894 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1820
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1821[5:0]$1895 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1821
        assign $1$lookahead\mem_a$1831[63:0]$1896 \mem_a
        assign $1$lookahead\mem_b$1832[63:0]$1897 \mem_b
        assign $1$lookahead\mem_c$1833[63:0]$1898 \mem_c
        assign $1$lookahead\mem_d$1834[63:0]$1899 \mem_d
        assign $1$lookahead\mem_e$1835[63:0]$1900 \mem_e
        assign $1$lookahead\mem_f$1836[63:0]$1901 \mem_f
        assign $1$lookahead\mem_g$1837[63:0]$1902 \mem_g
        assign $1$lookahead\mem_h$1838[63:0]$1903 \mem_h
    end
    sync posedge \clk
      update \mem_a $0\mem_a[63:0]
      update \mem_b $0\mem_b[63:0]
      update \mem_c $0\mem_c[63:0]
      update \mem_d $0\mem_d[63:0]
      update \mem_e $0\mem_e[63:0]
      update \mem_f $0\mem_f[63:0]
      update \mem_g $0\mem_g[63:0]
      update \mem_h $0\mem_h[63:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1798 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1799 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2100$1800 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1801 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1802 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2101$1803 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1804 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1805 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2102$1806 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1807 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1808 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2103$1809 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1810 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1811 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2104$1812 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1813 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1814 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2105$1815 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1816 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1817 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2106$1818 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1819 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1820 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2107$1821 6'x
      update $lookahead\mem_a$1831 64'x
      update $lookahead\mem_b$1832 64'x
      update $lookahead\mem_c$1833 64'x
      update $lookahead\mem_d$1834 64'x
      update $lookahead\mem_e$1835 64'x
      update $lookahead\mem_f$1836 64'x
      update $lookahead\mem_g$1837 64'x
      update $lookahead\mem_h$1838 64'x
  end
  connect \DOA $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1822_Y
  connect \DOB $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1823_Y
  connect \DOC $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1824_Y
  connect \DOD $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1825_Y
  connect \DOE $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1826_Y
  connect \DOF $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1827_Y
  connect \DOG $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1828_Y
  connect \DOH $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1829_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2097$1830_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1593.1-1649.10"
module \RAM64X1D
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.3-1611.45"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1253[63:0]$1261
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.3-1611.45"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1252[63:0]$1260
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.3-1611.45"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1254[5:0]$1262
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.3-1611.45"
  wire width 64 $0$lookahead\mem$1258[63:0]$1263
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.3-1611.45"
  wire width 64 $0\mem[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.3-1611.45"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1253[63:0]$1265
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.3-1611.45"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1252[63:0]$1264
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.3-1611.45"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1254[5:0]$1266
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.3-1611.45"
  wire width 64 $1$lookahead\mem$1258[63:0]$1267
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607.14-1607.24"
  wire width 64 $1\mem[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1271_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1276_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1253
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1252
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1254
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem$1258
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1269_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1273_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1275_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1277_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1270_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1274_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1255_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1256_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1268_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1272_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1610.14-1610.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1610$1257_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1600.10-1600.12"
  wire input 6 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1600.14-1600.16"
  wire input 7 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1600.18-1600.20"
  wire input 8 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1600.22-1600.24"
  wire input 9 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1600.26-1600.28"
  wire input 10 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1600.30-1600.32"
  wire input 11 \A5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1595.10-1595.11"
  wire input 3 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1594.10-1594.13"
  wire output 1 \DPO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1601.10-1601.15"
  wire input 12 \DPRA0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1601.17-1601.22"
  wire input 13 \DPRA1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1601.24-1601.29"
  wire input 14 \DPRA2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1601.31-1601.36"
  wire input 15 \DPRA3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1601.38-1601.43"
  wire input 16 \DPRA4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1601.45-1601.50"
  wire input 17 \DPRA5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1594.15-1594.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1598.10-1598.14"
  wire input 4 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1599.10-1599.12"
  wire input 5 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1605.14-1605.15"
  wire width 6 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1610.8-1610.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1606.14-1606.18"
  wire width 6 \dpra
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607.14-1607.17"
  wire width 64 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1271_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1275_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1276_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1269
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1268_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1269_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1273
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1272_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1273_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1270_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1275_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1276_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1274_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1277_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1269_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1270_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1271_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1273_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1274_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1255_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1256
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \dpra
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1256_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1268
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1268_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1272
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1272_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1610.14-1610.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1610$1257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1610$1257_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607.14-1607.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1607$1278
    assign { } { }
    assign $1\mem[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem $1\mem[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.3-1611.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1259
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1252[63:0]$1260 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1252[63:0]$1264
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1253[63:0]$1261 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1253[63:0]$1265
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1254[5:0]$1262 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1254[5:0]$1266
    assign $0$lookahead\mem$1258[63:0]$1263 $1$lookahead\mem$1258[63:0]$1267
    assign $0\mem[63:0] $1$lookahead\mem$1258[63:0]$1267
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.25-1611.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611.29-1611.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1254[5:0]$1266 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1252[63:0]$1264 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1270_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1253[63:0]$1265 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1274_Y
        assign $1$lookahead\mem$1258[63:0]$1267 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1277_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1252[63:0]$1264 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1252
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1253[63:0]$1265 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1253
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1254[5:0]$1266 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1254
        assign $1$lookahead\mem$1258[63:0]$1267 \mem
    end
    sync posedge \clk
      update \mem $0\mem[63:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1252 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1253 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1611$1254 6'x
      update $lookahead\mem$1258 64'x
  end
  connect \a { \A5 \A4 \A3 \A2 \A1 \A0 }
  connect \dpra { \DPRA5 \DPRA4 \DPRA3 \DPRA2 \DPRA1 \DPRA0 }
  connect \SPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1255_Y
  connect \DPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1256_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1610$1257_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1651.1-1697.10"
module \RAM64X1D_1
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.3-1669.45"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1280[63:0]$1288
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.3-1669.45"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1279[63:0]$1287
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.3-1669.45"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1281[5:0]$1289
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.3-1669.45"
  wire width 64 $0$lookahead\mem$1285[63:0]$1290
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.3-1669.45"
  wire width 64 $0\mem[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.3-1669.45"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1280[63:0]$1292
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.3-1669.45"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1279[63:0]$1291
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.3-1669.45"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1281[5:0]$1293
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.3-1669.45"
  wire width 64 $1$lookahead\mem$1285[63:0]$1294
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1665.14-1665.24"
  wire width 64 $1\mem[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1298_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1303_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1280
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1279
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1281
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem$1285
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1296_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1300_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1302_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1304_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1297_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1301_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1282_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1283_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1295_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1299_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1668.14-1668.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1668$1284_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1658.10-1658.12"
  wire input 6 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1658.14-1658.16"
  wire input 7 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1658.18-1658.20"
  wire input 8 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1658.22-1658.24"
  wire input 9 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1658.26-1658.28"
  wire input 10 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1658.30-1658.32"
  wire input 11 \A5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1653.10-1653.11"
  wire input 3 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1652.10-1652.13"
  wire output 1 \DPO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1659.10-1659.15"
  wire input 12 \DPRA0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1659.17-1659.22"
  wire input 13 \DPRA1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1659.24-1659.29"
  wire input 14 \DPRA2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1659.31-1659.36"
  wire input 15 \DPRA3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1659.38-1659.43"
  wire input 16 \DPRA4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1659.45-1659.50"
  wire input 17 \DPRA5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1652.15-1652.18"
  wire output 2 \SPO
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1656.10-1656.14"
  wire input 4 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1657.10-1657.12"
  wire input 5 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1663.14-1663.15"
  wire width 6 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1668.8-1668.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1664.14-1664.18"
  wire width 6 \dpra
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1665.14-1665.17"
  wire width 64 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1298_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1302_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1303_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1296
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1295_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1296_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1300
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1299_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1300_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1297_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1302_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1303_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1301_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1304_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1296_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1297_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1298_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1300_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1301_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1282
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1282_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \dpra
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1283_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1295
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1295_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1299
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1299_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1668.14-1668.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1668$1284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1668$1284_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1665.14-1665.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1665$1305
    assign { } { }
    assign $1\mem[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem $1\mem[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.3-1669.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1286
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1279[63:0]$1287 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1279[63:0]$1291
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1280[63:0]$1288 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1280[63:0]$1292
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1281[5:0]$1289 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1281[5:0]$1293
    assign $0$lookahead\mem$1285[63:0]$1290 $1$lookahead\mem$1285[63:0]$1294
    assign $0\mem[63:0] $1$lookahead\mem$1285[63:0]$1294
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.25-1669.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669.29-1669.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1281[5:0]$1293 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1279[63:0]$1291 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1297_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1280[63:0]$1292 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1301_Y
        assign $1$lookahead\mem$1285[63:0]$1294 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1304_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1279[63:0]$1291 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1279
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1280[63:0]$1292 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1280
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1281[5:0]$1293 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1281
        assign $1$lookahead\mem$1285[63:0]$1294 \mem
    end
    sync negedge \clk
      update \mem $0\mem[63:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1279 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1280 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1669$1281 6'x
      update $lookahead\mem$1285 64'x
  end
  connect \a { \A5 \A4 \A3 \A2 \A1 \A0 }
  connect \dpra { \DPRA5 \DPRA4 \DPRA3 \DPRA2 \DPRA1 \DPRA0 }
  connect \SPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1282_Y
  connect \DPO $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$1283_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1668$1284_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1096.1-1112.10"
module \RAM64X1S
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.3-1111.45"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$255[63:0]$262
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.3-1111.45"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$254[63:0]$261
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.3-1111.45"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$256[5:0]$263
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.3-1111.45"
  wire width 64 $0$lookahead\mem$259[63:0]$264
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.3-1111.45"
  wire width 64 $0\mem[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.3-1111.45"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$255[63:0]$266
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.3-1111.45"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$254[63:0]$265
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.3-1111.45"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$256[5:0]$267
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.3-1111.45"
  wire width 64 $1$lookahead\mem$259[63:0]$268
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1108.14-1108.24"
  wire width 64 $1\mem[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$272_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$277_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$255
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$254
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$256
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem$259
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$270_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$274_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$276_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$278_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$271_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$275_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$257_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$269_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$273_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1110.14-1110.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1110$258_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1098.9-1098.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1098.13-1098.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1098.17-1098.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1098.21-1098.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1098.25-1098.27"
  wire input 6 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1098.29-1098.31"
  wire input 7 \A5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1099.9-1099.10"
  wire input 8 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1097.10-1097.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1102.9-1102.13"
  wire input 9 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1103.9-1103.11"
  wire input 10 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1107.14-1107.15"
  wire width 6 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1110.8-1110.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1108.14-1108.17"
  wire width 64 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$272
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$272_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$276_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$277_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$270
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$269_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$270_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$274
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$273_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$274_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$271_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$276_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$278
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$277_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$275_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$278_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$270_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$271_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$272_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$274_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$275_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$257_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$269
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$269_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$273
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$273_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1110.14-1110.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1110$258
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1110$258_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1108.14-1108.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1108$279
    assign { } { }
    assign $1\mem[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem $1\mem[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.3-1111.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$260
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$254[63:0]$261 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$254[63:0]$265
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$255[63:0]$262 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$255[63:0]$266
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$256[5:0]$263 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$256[5:0]$267
    assign $0$lookahead\mem$259[63:0]$264 $1$lookahead\mem$259[63:0]$268
    assign $0\mem[63:0] $1$lookahead\mem$259[63:0]$268
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.25-1111.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111.29-1111.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$256[5:0]$267 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$254[63:0]$265 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$271_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$255[63:0]$266 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$275_Y
        assign $1$lookahead\mem$259[63:0]$268 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$278_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$254[63:0]$265 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$254
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$255[63:0]$266 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$255
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$256[5:0]$267 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$256
        assign $1$lookahead\mem$259[63:0]$268 \mem
    end
    sync posedge \clk
      update \mem $0\mem[63:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$254 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$255 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1111$256 6'x
      update $lookahead\mem$259 64'x
  end
  connect \a { \A5 \A4 \A3 \A2 \A1 \A0 }
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$257_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1110$258_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1114.1-1130.10"
module \RAM64X1S_1
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.3-1129.45"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$281[63:0]$288
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.3-1129.45"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$280[63:0]$287
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.3-1129.45"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$282[5:0]$289
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.3-1129.45"
  wire width 64 $0$lookahead\mem$285[63:0]$290
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.3-1129.45"
  wire width 64 $0\mem[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.3-1129.45"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$281[63:0]$292
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.3-1129.45"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$280[63:0]$291
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.3-1129.45"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$282[5:0]$293
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.3-1129.45"
  wire width 64 $1$lookahead\mem$285[63:0]$294
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1126.14-1126.24"
  wire width 64 $1\mem[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$298_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$303_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$281
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$280
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$282
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem$285
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$296_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$300_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$302_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$304_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$297_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$301_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$283_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$295_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$299_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1128.14-1128.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1128$284_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1116.9-1116.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1116.13-1116.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1116.17-1116.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1116.21-1116.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1116.25-1116.27"
  wire input 6 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1116.29-1116.31"
  wire input 7 \A5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1117.9-1117.10"
  wire input 8 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1115.10-1115.11"
  wire output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1120.9-1120.13"
  wire input 9 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1121.9-1121.11"
  wire input 10 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1125.14-1125.15"
  wire width 6 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1128.8-1128.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1126.14-1126.17"
  wire width 64 \mem
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$298
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$298_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$302_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$303_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$296
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$295_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$296_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$300
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$299_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$300_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$302
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$297_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$302_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$304
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$303_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$301_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$304_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$296_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$297_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$298_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$300_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$301_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$283_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$295
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$295_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$299
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$299_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1128.14-1128.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1128$284
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1128$284_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1126.14-1126.24"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1126$305
    assign { } { }
    assign $1\mem[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem $1\mem[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.3-1129.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$286
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$280[63:0]$287 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$280[63:0]$291
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$281[63:0]$288 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$281[63:0]$292
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$282[5:0]$289 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$282[5:0]$293
    assign $0$lookahead\mem$285[63:0]$290 $1$lookahead\mem$285[63:0]$294
    assign $0\mem[63:0] $1$lookahead\mem$285[63:0]$294
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.25-1129.45"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129.29-1129.31"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$282[5:0]$293 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$280[63:0]$291 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$297_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$281[63:0]$292 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$301_Y
        assign $1$lookahead\mem$285[63:0]$294 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$304_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$280[63:0]$291 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$280
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$281[63:0]$292 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$281
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$282[5:0]$293 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$282
        assign $1$lookahead\mem$285[63:0]$294 \mem
    end
    sync negedge \clk
      update \mem $0\mem[63:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$280 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$281 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1129$282 6'x
      update $lookahead\mem$285 64'x
  end
  connect \a { \A5 \A4 \A3 \A2 \A1 \A0 }
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$283_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1128$284_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1254.1-1277.10"
module \RAM64X2S
  parameter \INIT_00 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$511[63:0]$523
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$514[63:0]$526
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$510[63:0]$522
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$513[63:0]$525
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$512[5:0]$524
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$515[5:0]$527
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $0$lookahead\mem0$519[63:0]$528
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $0$lookahead\mem1$520[63:0]$529
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $0\mem0[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $0\mem1[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$511[63:0]$531
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$514[63:0]$534
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$510[63:0]$530
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$513[63:0]$533
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$512[5:0]$532
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$515[5:0]$535
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $1$lookahead\mem0$519[63:0]$536
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  wire width 64 $1$lookahead\mem1$520[63:0]$537
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1268.14-1268.28"
  wire width 64 $1\mem0[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1269.14-1269.28"
  wire width 64 $1\mem1[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$541_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$546_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$551_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$556_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$511
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$514
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$510
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$513
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$512
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$515
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem0$519
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem1$520
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$539_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$543_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$549_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$553_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$545_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$555_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$547_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$557_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$540_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$544_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$550_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$554_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$517_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$518_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$538_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$542_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$548_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$552_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1267.14-1267.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1267$516_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1256.9-1256.11"
  wire input 3 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1256.13-1256.15"
  wire input 4 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1256.17-1256.19"
  wire input 5 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1256.21-1256.23"
  wire input 6 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1256.25-1256.27"
  wire input 7 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1256.29-1256.31"
  wire input 8 \A5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1257.9-1257.11"
  wire input 9 \D0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1257.13-1257.15"
  wire input 10 \D1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1255.10-1255.12"
  wire output 1 \O0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1255.14-1255.16"
  wire output 2 \O1
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1260.9-1260.13"
  wire input 11 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1261.9-1261.11"
  wire input 12 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1266.14-1266.15"
  wire width 6 \a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1267.8-1267.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1268.14-1268.18"
  wire width 64 \mem0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1269.14-1269.18"
  wire width 64 \mem1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D0
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$541_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem0
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$545_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$546_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D1
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$551_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem1
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$555_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$556_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$539
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$538_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$539_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$543
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$542_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$543_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$549
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$548_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$549_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$553
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$552_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$553_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$540_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$545_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$550_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$555_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$546_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$544_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$547_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$556_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$554_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$557_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$539_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$540_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$541_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$543_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$544_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$549_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$550_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$551_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$553_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$554_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem0
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$517_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem1
    connect \B \a
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$518_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$538
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$538_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$542
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$542_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$548
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$548_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$552
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \a }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$552_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1267.14-1267.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1267$516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1267$516_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1268.14-1268.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1268$558
    assign { } { }
    assign $1\mem0[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem0 $1\mem0[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1269.14-1269.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1269$559
    assign { } { }
    assign $1\mem1[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem1 $1\mem1[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272.3-1276.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1272$521
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$510[63:0]$522 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$510[63:0]$530
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$511[63:0]$523 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$511[63:0]$531
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$512[5:0]$524 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$512[5:0]$532
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$513[63:0]$525 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$513[63:0]$533
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$514[63:0]$526 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$514[63:0]$534
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$515[5:0]$527 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$515[5:0]$535
    assign $0$lookahead\mem0$519[63:0]$528 $1$lookahead\mem0$519[63:0]$536
    assign $0$lookahead\mem1$520[63:0]$529 $1$lookahead\mem1$520[63:0]$537
    assign $0\mem1[63:0] $1$lookahead\mem1$520[63:0]$537
    assign $0\mem0[63:0] $1$lookahead\mem0$519[63:0]$536
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1273.5-1276.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1273.9-1273.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$512[5:0]$532 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$510[63:0]$530 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$540_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$511[63:0]$531 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$544_Y
        assign $1$lookahead\mem0$519[63:0]$536 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$547_Y
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$515[5:0]$535 \a
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$513[63:0]$533 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$550_Y
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$514[63:0]$534 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$554_Y
        assign $1$lookahead\mem1$520[63:0]$537 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$557_Y
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$510[63:0]$530 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$510
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$511[63:0]$531 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$511
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$512[5:0]$532 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$512
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$513[63:0]$533 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$513
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$514[63:0]$534 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$514
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$515[5:0]$535 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$515
        assign $1$lookahead\mem0$519[63:0]$536 \mem0
        assign $1$lookahead\mem1$520[63:0]$537 \mem1
    end
    sync posedge \clk
      update \mem0 $0\mem0[63:0]
      update \mem1 $0\mem1[63:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$510 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$511 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1274$512 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$513 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$514 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1275$515 6'x
      update $lookahead\mem0$519 64'x
      update $lookahead\mem1$520 64'x
  end
  connect \a { 1'0 \A5 \A3 \A2 \A1 \A0 }
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:1267$516_Y
  connect \O0 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$517_Y
  connect \O1 $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$518_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2159.1-2208.10"
module \RAM64X8SW
  parameter \INIT_A 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_B 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_C 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_D 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_E 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_F 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_G 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_H 64'0000000000000000000000000000000000000000000000000000000000000000
  parameter \IS_WCLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2239
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2242
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2245
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2248
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2251
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2254
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2257
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2260
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2238
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2241
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2244
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2247
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2250
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2253
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2256
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2259
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2240
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2243
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2246
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2249
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2252
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2255
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2258
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2261
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$lookahead\mem_a$2229[63:0]$2262
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$lookahead\mem_b$2230[63:0]$2263
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$lookahead\mem_c$2231[63:0]$2264
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$lookahead\mem_d$2232[63:0]$2265
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$lookahead\mem_e$2233[63:0]$2266
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$lookahead\mem_f$2234[63:0]$2267
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$lookahead\mem_g$2235[63:0]$2268
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0$lookahead\mem_h$2236[63:0]$2269
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0\mem_a[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0\mem_b[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0\mem_c[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0\mem_d[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0\mem_e[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0\mem_f[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0\mem_g[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $0\mem_h[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2271
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2274
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2277
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2280
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2283
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2286
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2289
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2292
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2270
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2273
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2276
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2279
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2282
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2285
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2288
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2291
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2272
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2275
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2278
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2281
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2284
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2287
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2290
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2293
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$lookahead\mem_a$2229[63:0]$2294
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$lookahead\mem_b$2230[63:0]$2295
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$lookahead\mem_c$2231[63:0]$2296
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$lookahead\mem_d$2232[63:0]$2297
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$lookahead\mem_e$2233[63:0]$2298
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$lookahead\mem_f$2234[63:0]$2299
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$lookahead\mem_g$2235[63:0]$2300
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $1$lookahead\mem_h$2236[63:0]$2301
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2178.14-2178.28"
  wire width 64 $1\mem_a[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2179.14-2179.28"
  wire width 64 $1\mem_b[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2180.14-2180.28"
  wire width 64 $1\mem_c[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2181.14-2181.28"
  wire width 64 $1\mem_d[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2182.14-2182.28"
  wire width 64 $1\mem_e[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2183.14-2183.28"
  wire width 64 $1\mem_f[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2184.14-2184.28"
  wire width 64 $1\mem_g[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2185.14-2185.28"
  wire width 64 $1\mem_h[63:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2303
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2306
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2309
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2312
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2315
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2318
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2321
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2324
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2302
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2305
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2308
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2311
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2314
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2317
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2320
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2323
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2304
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2307
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2310
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2313
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2316
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2319
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2322
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 6 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2325
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$lookahead\mem_a$2229[63:0]$2326
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$lookahead\mem_b$2230[63:0]$2327
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$lookahead\mem_c$2231[63:0]$2328
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$lookahead\mem_d$2232[63:0]$2329
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$lookahead\mem_e$2233[63:0]$2330
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$lookahead\mem_f$2234[63:0]$2331
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$lookahead\mem_g$2235[63:0]$2332
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  wire width 64 $2$lookahead\mem_h$2236[63:0]$2333
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2337_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2342_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2347_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2352_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2357_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2362_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2367_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2372_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2377_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2382_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2387_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2392_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2397_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2402_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2407_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2412_Y
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 6 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_a$2229
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_b$2230
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_c$2231
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_d$2232
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_e$2233
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_f$2234
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_g$2235
  attribute \nosync 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $lookahead\mem_h$2236
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2335_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2339_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2345_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2349_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2355_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2359_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2365_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2369_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2375_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2379_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2385_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2389_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2395_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2399_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2405_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2409_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2341_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2351_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2361_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2371_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2381_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2391_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2401_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2411_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2343_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2353_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2363_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2373_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2383_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2393_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2403_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2413_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2336_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2340_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2346_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2350_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2356_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2360_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2366_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2370_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2376_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2380_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2386_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2390_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2396_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2400_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2406_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 64 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2410_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2220_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2221_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2222_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2223_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2224_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2225_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2226_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2227_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2334_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2338_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2344_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2348_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2354_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2358_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2364_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2368_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2374_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2378_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2384_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2388_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2394_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2398_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2404_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire width 32 signed $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2408_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2194.14-2194.37"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2194$2228_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2161.15-2161.16"
  wire width 6 input 2 \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2162.9-2162.10"
  wire input 3 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2160.16-2160.17"
  wire width 8 output 1 \O
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_WCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2165.9-2165.13"
  wire input 4 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2166.9-2166.11"
  wire input 5 \WE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2167.15-2167.19"
  wire width 3 input 6 \WSEL
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2194.8-2194.11"
  wire \clk
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2178.14-2178.19"
  wire width 64 \mem_a
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2179.14-2179.19"
  wire width 64 \mem_b
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2180.14-2180.19"
  wire width 64 \mem_c
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2181.14-2181.19"
  wire width 64 \mem_d
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2182.14-2182.19"
  wire width 64 \mem_e
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2183.14-2183.19"
  wire width 64 \mem_f
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2184.14-2184.19"
  wire width 64 \mem_g
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2185.14-2185.19"
  wire width 64 \mem_h
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2337_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_a
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2341_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2342_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2347_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_b
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2351_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2352_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2357_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_c
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2361_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2362_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2367_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_d
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2371_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2372_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2377_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_e
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2381_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2382_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2387_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_f
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2391_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2392_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2397_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_g
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2401_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2402_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B \D
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2407_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $and $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2412
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \mem_h
    connect \B $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2411_Y
    connect \Y $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2412_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2335
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2334_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2335_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2339
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2338_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2339_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2345
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2344_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2345_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2349
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2348_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2349_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2355
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2354_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2355_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2359
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2358_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2359_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2365
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2364_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2365_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2369
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2368_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2369_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2375
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2374_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2375_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2379
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2378_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2379_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2385
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2384_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2385_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2389
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2388_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2389_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2395
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2394_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2395_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2399
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2398_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2399_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2405
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2404_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2405_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $neg $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2409
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2408_Y
    connect \Y $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2409_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2336_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2341_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2346_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2351_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2356_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2361_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2366_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2371_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2376_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2381_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2386_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2391_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2401
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2396_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2401_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $not $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2406_Y
    connect \Y $not$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2411_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2342_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2340_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2343_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2352_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2350_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2353_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2362_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2360_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2363_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2372_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2370_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2373_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2383
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2382_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2380_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2383_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2392_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2390_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2393_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2402_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2400_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2403_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $or $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2412_Y
    connect \B $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2410_Y
    connect \Y $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2413_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2335_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2336_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2337_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2339_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2340_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2345_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2346_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2347_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2349_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2350_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2355_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2356_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2357_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2359_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2360_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2365_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2366_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2367_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2369_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2370_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2375_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2376_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2377_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2379_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2380_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2385_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2386_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2387_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2389_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2390_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2395_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2396_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2397_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2399_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2400_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A 1'1
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2405_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2406_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shift $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 64
    connect \A $and$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2407_Y
    connect \B $neg$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2409_Y
    connect \Y $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2410_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_a
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2220_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_b
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2221_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_c
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2222_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_d
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2223_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_e
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2224_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_f
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2225_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_g
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2226_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \mem_h
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2227_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2334
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2334_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2338
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2338_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2344
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2344_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2348
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2348_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2354
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2354_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2358
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2358_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2364
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2364_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2368
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2368_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2374
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2374_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2378
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2378_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2384
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2384_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2388
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2388_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2394
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2394_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2398
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2398_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2404
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2404_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $sub $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2408
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { 26'00000000000000000000000000 \A }
    connect \B 0
    connect \Y $sub$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2408_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2194.14-2194.37"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2194$2228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \WCLK
    connect \B 1'0
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2194$2228_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2178.14-2178.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2178$2414
    assign { } { }
    assign $1\mem_a[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_a $1\mem_a[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2179.14-2179.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2179$2415
    assign { } { }
    assign $1\mem_b[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_b $1\mem_b[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2180.14-2180.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2180$2416
    assign { } { }
    assign $1\mem_c[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_c $1\mem_c[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2181.14-2181.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2181$2417
    assign { } { }
    assign $1\mem_d[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_d $1\mem_d[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2182.14-2182.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2182$2418
    assign { } { }
    assign $1\mem_e[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_e $1\mem_e[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2183.14-2183.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2183$2419
    assign { } { }
    assign $1\mem_f[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_f $1\mem_f[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2184.14-2184.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2184$2420
    assign { } { }
    assign $1\mem_g[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_g $1\mem_g[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2185.14-2185.28"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2185$2421
    assign { } { }
    assign $1\mem_h[63:0] 64'0000000000000000000000000000000000000000000000000000000000000000
    sync always
    sync init
      update \mem_h $1\mem_h[63:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195.3-2207.8"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2195$2237
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2238 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2270
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2239 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2271
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2240 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2272
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2241 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2273
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2242 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2274
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2243 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2275
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2244 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2276
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2245 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2277
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2246 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2278
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2247 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2279
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2248 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2280
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2249 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2281
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2250 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2282
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2251 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2283
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2252 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2284
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2253 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2285
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2254 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2286
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2255 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2287
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2256 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2288
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2257 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2289
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2258 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2290
    assign $0$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2259 $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2291
    assign $0$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2260 $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2292
    assign $0$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2261 $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2293
    assign $0$lookahead\mem_a$2229[63:0]$2262 $1$lookahead\mem_a$2229[63:0]$2294
    assign $0$lookahead\mem_b$2230[63:0]$2263 $1$lookahead\mem_b$2230[63:0]$2295
    assign $0$lookahead\mem_c$2231[63:0]$2264 $1$lookahead\mem_c$2231[63:0]$2296
    assign $0$lookahead\mem_d$2232[63:0]$2265 $1$lookahead\mem_d$2232[63:0]$2297
    assign $0$lookahead\mem_e$2233[63:0]$2266 $1$lookahead\mem_e$2233[63:0]$2298
    assign $0$lookahead\mem_f$2234[63:0]$2267 $1$lookahead\mem_f$2234[63:0]$2299
    assign $0$lookahead\mem_g$2235[63:0]$2268 $1$lookahead\mem_g$2235[63:0]$2300
    assign $0$lookahead\mem_h$2236[63:0]$2269 $1$lookahead\mem_h$2236[63:0]$2301
    assign $0\mem_h[63:0] $1$lookahead\mem_h$2236[63:0]$2301
    assign $0\mem_g[63:0] $1$lookahead\mem_g$2235[63:0]$2300
    assign $0\mem_f[63:0] $1$lookahead\mem_f$2234[63:0]$2299
    assign $0\mem_e[63:0] $1$lookahead\mem_e$2233[63:0]$2298
    assign $0\mem_d[63:0] $1$lookahead\mem_d$2232[63:0]$2297
    assign $0\mem_c[63:0] $1$lookahead\mem_c$2231[63:0]$2296
    assign $0\mem_b[63:0] $1$lookahead\mem_b$2230[63:0]$2295
    assign $0\mem_a[63:0] $1$lookahead\mem_a$2229[63:0]$2294
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2196.5-2207.8"
    switch \WE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2196.9-2196.11"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2270 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2302
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2271 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2303
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2272 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2304
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2273 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2305
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2274 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2306
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2275 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2307
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2276 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2308
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2277 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2309
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2278 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2310
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2279 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2311
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2280 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2312
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2281 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2313
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2282 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2314
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2283 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2315
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2284 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2316
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2285 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2317
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2286 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2318
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2287 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2319
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2288 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2320
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2289 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2321
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2290 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2322
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2291 $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2323
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2292 $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2324
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2293 $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2325
        assign $1$lookahead\mem_a$2229[63:0]$2294 $2$lookahead\mem_a$2229[63:0]$2326
        assign $1$lookahead\mem_b$2230[63:0]$2295 $2$lookahead\mem_b$2230[63:0]$2327
        assign $1$lookahead\mem_c$2231[63:0]$2296 $2$lookahead\mem_c$2231[63:0]$2328
        assign $1$lookahead\mem_d$2232[63:0]$2297 $2$lookahead\mem_d$2232[63:0]$2329
        assign $1$lookahead\mem_e$2233[63:0]$2298 $2$lookahead\mem_e$2233[63:0]$2330
        assign $1$lookahead\mem_f$2234[63:0]$2299 $2$lookahead\mem_f$2234[63:0]$2331
        assign $1$lookahead\mem_g$2235[63:0]$2300 $2$lookahead\mem_g$2235[63:0]$2332
        assign $1$lookahead\mem_h$2236[63:0]$2301 $2$lookahead\mem_h$2236[63:0]$2333
        attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2197.7-2206.14"
        switch \WSEL
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'111
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2305 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2306 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2307 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2308 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2309 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2310 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2311 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2312 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2313 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2314 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2315 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2316 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2317 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2318 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2319 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2320 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2321 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2322 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2323 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2324 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2325 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219
            assign { } { }
            assign $2$lookahead\mem_b$2230[63:0]$2327 \mem_b
            assign $2$lookahead\mem_c$2231[63:0]$2328 \mem_c
            assign $2$lookahead\mem_d$2232[63:0]$2329 \mem_d
            assign $2$lookahead\mem_e$2233[63:0]$2330 \mem_e
            assign $2$lookahead\mem_f$2234[63:0]$2331 \mem_f
            assign $2$lookahead\mem_g$2235[63:0]$2332 \mem_g
            assign $2$lookahead\mem_h$2236[63:0]$2333 \mem_h
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2304 \A
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2302 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2336_Y
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2303 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2340_Y
            assign $2$lookahead\mem_a$2229[63:0]$2326 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2343_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'110
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2302 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2303 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2304 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2308 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2309 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2310 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2311 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2312 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2313 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2314 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2315 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2316 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2317 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2318 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2319 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2320 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2321 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2322 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2323 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2324 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2325 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219
            assign $2$lookahead\mem_a$2229[63:0]$2326 \mem_a
            assign { } { }
            assign $2$lookahead\mem_c$2231[63:0]$2328 \mem_c
            assign $2$lookahead\mem_d$2232[63:0]$2329 \mem_d
            assign $2$lookahead\mem_e$2233[63:0]$2330 \mem_e
            assign $2$lookahead\mem_f$2234[63:0]$2331 \mem_f
            assign $2$lookahead\mem_g$2235[63:0]$2332 \mem_g
            assign $2$lookahead\mem_h$2236[63:0]$2333 \mem_h
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2307 \A
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2305 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2346_Y
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2306 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2350_Y
            assign $2$lookahead\mem_b$2230[63:0]$2327 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2353_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'101
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2302 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2303 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2304 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2305 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2306 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2307 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2311 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2312 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2313 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2314 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2315 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2316 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2317 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2318 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2319 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2320 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2321 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2322 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2323 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2324 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2325 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219
            assign $2$lookahead\mem_a$2229[63:0]$2326 \mem_a
            assign $2$lookahead\mem_b$2230[63:0]$2327 \mem_b
            assign { } { }
            assign $2$lookahead\mem_d$2232[63:0]$2329 \mem_d
            assign $2$lookahead\mem_e$2233[63:0]$2330 \mem_e
            assign $2$lookahead\mem_f$2234[63:0]$2331 \mem_f
            assign $2$lookahead\mem_g$2235[63:0]$2332 \mem_g
            assign $2$lookahead\mem_h$2236[63:0]$2333 \mem_h
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2310 \A
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2308 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2356_Y
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2309 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2360_Y
            assign $2$lookahead\mem_c$2231[63:0]$2328 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2363_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'100
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2302 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2303 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2304 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2305 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2306 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2307 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2308 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2309 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2310 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2314 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2315 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2316 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2317 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2318 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2319 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2320 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2321 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2322 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2323 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2324 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2325 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219
            assign $2$lookahead\mem_a$2229[63:0]$2326 \mem_a
            assign $2$lookahead\mem_b$2230[63:0]$2327 \mem_b
            assign $2$lookahead\mem_c$2231[63:0]$2328 \mem_c
            assign { } { }
            assign $2$lookahead\mem_e$2233[63:0]$2330 \mem_e
            assign $2$lookahead\mem_f$2234[63:0]$2331 \mem_f
            assign $2$lookahead\mem_g$2235[63:0]$2332 \mem_g
            assign $2$lookahead\mem_h$2236[63:0]$2333 \mem_h
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2313 \A
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2311 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2366_Y
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2312 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2370_Y
            assign $2$lookahead\mem_d$2232[63:0]$2329 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2373_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'011
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2302 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2303 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2304 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2305 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2306 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2307 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2308 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2309 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2310 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2311 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2312 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2313 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2317 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2318 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2319 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2320 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2321 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2322 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2323 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2324 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2325 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219
            assign $2$lookahead\mem_a$2229[63:0]$2326 \mem_a
            assign $2$lookahead\mem_b$2230[63:0]$2327 \mem_b
            assign $2$lookahead\mem_c$2231[63:0]$2328 \mem_c
            assign $2$lookahead\mem_d$2232[63:0]$2329 \mem_d
            assign { } { }
            assign $2$lookahead\mem_f$2234[63:0]$2331 \mem_f
            assign $2$lookahead\mem_g$2235[63:0]$2332 \mem_g
            assign $2$lookahead\mem_h$2236[63:0]$2333 \mem_h
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2316 \A
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2314 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2376_Y
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2315 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2380_Y
            assign $2$lookahead\mem_e$2233[63:0]$2330 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2383_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'010
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2302 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2303 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2304 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2305 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2306 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2307 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2308 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2309 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2310 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2311 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2312 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2313 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2314 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2315 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2316 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2320 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2321 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2322 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2323 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2324 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2325 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219
            assign $2$lookahead\mem_a$2229[63:0]$2326 \mem_a
            assign $2$lookahead\mem_b$2230[63:0]$2327 \mem_b
            assign $2$lookahead\mem_c$2231[63:0]$2328 \mem_c
            assign $2$lookahead\mem_d$2232[63:0]$2329 \mem_d
            assign $2$lookahead\mem_e$2233[63:0]$2330 \mem_e
            assign { } { }
            assign $2$lookahead\mem_g$2235[63:0]$2332 \mem_g
            assign $2$lookahead\mem_h$2236[63:0]$2333 \mem_h
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2319 \A
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2317 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2386_Y
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2318 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2390_Y
            assign $2$lookahead\mem_f$2234[63:0]$2331 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2393_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'001
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2302 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2303 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2304 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2305 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2306 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2307 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2308 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2309 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2310 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2311 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2312 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2313 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2314 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2315 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2316 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2317 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2318 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2319 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2323 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2324 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2325 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219
            assign $2$lookahead\mem_a$2229[63:0]$2326 \mem_a
            assign $2$lookahead\mem_b$2230[63:0]$2327 \mem_b
            assign $2$lookahead\mem_c$2231[63:0]$2328 \mem_c
            assign $2$lookahead\mem_d$2232[63:0]$2329 \mem_d
            assign $2$lookahead\mem_e$2233[63:0]$2330 \mem_e
            assign $2$lookahead\mem_f$2234[63:0]$2331 \mem_f
            assign { } { }
            assign $2$lookahead\mem_h$2236[63:0]$2333 \mem_h
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2322 \A
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2320 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2396_Y
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2321 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2400_Y
            assign $2$lookahead\mem_g$2235[63:0]$2332 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2403_Y
          attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
          case 3'000
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2302 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2303 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2304 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2305 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2306 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2307 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2308 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2309 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2310 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2311 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2312 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2313 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2314 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2315 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2316 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2317 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2318 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2319 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2320 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2321 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2322 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216
            assign { } { }
            assign { } { }
            assign { } { }
            assign $2$lookahead\mem_a$2229[63:0]$2326 \mem_a
            assign $2$lookahead\mem_b$2230[63:0]$2327 \mem_b
            assign $2$lookahead\mem_c$2231[63:0]$2328 \mem_c
            assign $2$lookahead\mem_d$2232[63:0]$2329 \mem_d
            assign $2$lookahead\mem_e$2233[63:0]$2330 \mem_e
            assign $2$lookahead\mem_f$2234[63:0]$2331 \mem_f
            assign $2$lookahead\mem_g$2235[63:0]$2332 \mem_g
            assign { } { }
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2325 \A
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2323 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2406_Y
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2324 $shift$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2410_Y
            assign $2$lookahead\mem_h$2236[63:0]$2333 $or$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2413_Y
          case 
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2302 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2303 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2304 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2305 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2306 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2307 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2308 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2309 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2310 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2311 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2312 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2313 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2314 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2315 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2316 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2317 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2318 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2319 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2320 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2321 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2322 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216
            assign $2$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2323 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217
            assign $2$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2324 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218
            assign $2$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2325 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219
            assign $2$lookahead\mem_a$2229[63:0]$2326 \mem_a
            assign $2$lookahead\mem_b$2230[63:0]$2327 \mem_b
            assign $2$lookahead\mem_c$2231[63:0]$2328 \mem_c
            assign $2$lookahead\mem_d$2232[63:0]$2329 \mem_d
            assign $2$lookahead\mem_e$2233[63:0]$2330 \mem_e
            assign $2$lookahead\mem_f$2234[63:0]$2331 \mem_f
            assign $2$lookahead\mem_g$2235[63:0]$2332 \mem_g
            assign $2$lookahead\mem_h$2236[63:0]$2333 \mem_h
        end
      case 
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196[63:0]$2270 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197[63:0]$2271 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198[5:0]$2272 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199[63:0]$2273 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200[63:0]$2274 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201[5:0]$2275 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202[63:0]$2276 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203[63:0]$2277 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204[5:0]$2278 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205[63:0]$2279 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206[63:0]$2280 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207[5:0]$2281 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208[63:0]$2282 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209[63:0]$2283 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210[5:0]$2284 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211[63:0]$2285 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212[63:0]$2286 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213[5:0]$2287 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214[63:0]$2288 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215[63:0]$2289 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216[5:0]$2290 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216
        assign $1$bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217[63:0]$2291 $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217
        assign $1$bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218[63:0]$2292 $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218
        assign $1$bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219[5:0]$2293 $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219
        assign $1$lookahead\mem_a$2229[63:0]$2294 \mem_a
        assign $1$lookahead\mem_b$2230[63:0]$2295 \mem_b
        assign $1$lookahead\mem_c$2231[63:0]$2296 \mem_c
        assign $1$lookahead\mem_d$2232[63:0]$2297 \mem_d
        assign $1$lookahead\mem_e$2233[63:0]$2298 \mem_e
        assign $1$lookahead\mem_f$2234[63:0]$2299 \mem_f
        assign $1$lookahead\mem_g$2235[63:0]$2300 \mem_g
        assign $1$lookahead\mem_h$2236[63:0]$2301 \mem_h
    end
    sync posedge \clk
      update \mem_a $0\mem_a[63:0]
      update \mem_b $0\mem_b[63:0]
      update \mem_c $0\mem_c[63:0]
      update \mem_d $0\mem_d[63:0]
      update \mem_e $0\mem_e[63:0]
      update \mem_f $0\mem_f[63:0]
      update \mem_g $0\mem_g[63:0]
      update \mem_h $0\mem_h[63:0]
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2196 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2197 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2198$2198 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2199 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2200 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2199$2201 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2202 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2203 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2200$2204 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2205 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2206 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2201$2207 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2208 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2209 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2202$2210 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2211 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2212 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2203$2213 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2214 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2215 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2204$2216 6'x
      update $bitselwrite$mask$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2217 64'x
      update $bitselwrite$data$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2218 64'x
      update $bitselwrite$sel$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2205$2219 6'x
      update $lookahead\mem_a$2229 64'x
      update $lookahead\mem_b$2230 64'x
      update $lookahead\mem_c$2231 64'x
      update $lookahead\mem_d$2232 64'x
      update $lookahead\mem_e$2233 64'x
      update $lookahead\mem_f$2234 64'x
      update $lookahead\mem_g$2235 64'x
      update $lookahead\mem_h$2236 64'x
  end
  connect \O [7] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2220_Y
  connect \O [6] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2221_Y
  connect \O [5] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2222_Y
  connect \O [4] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2223_Y
  connect \O [3] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2224_Y
  connect \O [2] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2225_Y
  connect \O [1] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2226_Y
  connect \O [0] $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2227_Y
  connect \clk $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2194$2228_Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3957.1-4133.10"
module \RAMB18E1
  parameter \DOA_REG 0
  parameter \DOB_REG 0
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 18'000000000000000000
  parameter \INIT_B 18'000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \RAM_MODE "TDP"
  parameter \RDADDR_COLLISION_HWCONFIG "DELAYED_WRITE"
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \RSTREG_PRIORITY_A "RSTREG"
  parameter \RSTREG_PRIORITY_B "RSTREG"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SIM_DEVICE "VIRTEX6"
  parameter \SRVAL_A 18'000000000000000000
  parameter \SRVAL_B 18'000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  parameter \IS_CLKARDCLK_INVERTED 1'0
  parameter \IS_CLKBWRCLK_INVERTED 1'0
  parameter \IS_ENARDEN_INVERTED 1'0
  parameter \IS_ENBWREN_INVERTED 1'0
  parameter \IS_RSTRAMARSTRAM_INVERTED 1'0
  parameter \IS_RSTRAMB_INVERTED 1'0
  parameter \IS_RSTREGARSTREG_INVERTED 1'0
  parameter \IS_RSTREGB_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3978.18-3978.29"
  wire width 14 input 11 \ADDRARDADDR
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3979.18-3979.29"
  wire width 14 input 12 \ADDRBWRADDR
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKARDCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3960.11-3960.20"
  wire input 1 \CLKARDCLK
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKBWRCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3963.11-3963.20"
  wire input 2 \CLKBWRCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3980.18-3980.23"
  wire width 16 input 13 \DIADI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3981.18-3981.23"
  wire width 16 input 14 \DIBDI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3982.17-3982.24"
  wire width 2 input 15 \DIPADIP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3983.17-3983.24"
  wire width 2 input 16 \DIPBDIP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3986.19-3986.24"
  wire width 16 output 19 \DOADO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3987.19-3987.24"
  wire width 16 output 20 \DOBDO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3988.18-3988.25"
  wire width 2 output 21 \DOPADOP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3989.18-3989.25"
  wire width 2 output 22 \DOPBDOP
  attribute \invertible_pin "IS_ENARDEN_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3965.11-3965.18"
  wire input 3 \ENARDEN
  attribute \invertible_pin "IS_ENBWREN_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3967.11-3967.18"
  wire input 4 \ENBWREN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3968.11-3968.22"
  wire input 5 \REGCEAREGCE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3969.11-3969.17"
  wire input 6 \REGCEB
  attribute \invertible_pin "IS_RSTRAMARSTRAM_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3971.11-3971.24"
  wire input 7 \RSTRAMARSTRAM
  attribute \invertible_pin "IS_RSTRAMB_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3973.11-3973.18"
  wire input 8 \RSTRAMB
  attribute \invertible_pin "IS_RSTREGARSTREG_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3975.11-3975.24"
  wire input 9 \RSTREGARSTREG
  attribute \invertible_pin "IS_RSTREGB_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3977.11-3977.18"
  wire input 10 \RSTREGB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3984.17-3984.20"
  wire width 2 input 17 \WEA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:3985.17-3985.22"
  wire width 4 input 18 \WEBWE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4135.1-4397.10"
module \RAMB36E1
  parameter \DOA_REG 0
  parameter \DOB_REG 0
  parameter \EN_ECC_READ "FALSE"
  parameter \EN_ECC_WRITE "FALSE"
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_40 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_41 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_42 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_43 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_44 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_45 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_46 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_47 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_48 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_49 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_4F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_50 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_51 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_52 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_53 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_54 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_55 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_56 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_57 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_58 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_59 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_5F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_60 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_61 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_62 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_63 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_64 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_65 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_66 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_67 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_68 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_69 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_6F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_70 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_71 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_72 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_73 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_74 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_75 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_76 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_77 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_78 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_79 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_7F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_A 36'000000000000000000000000000000000000
  parameter \INIT_B 36'000000000000000000000000000000000000
  parameter \INIT_FILE "NONE"
  parameter \RAM_EXTENSION_A "NONE"
  parameter \RAM_EXTENSION_B "NONE"
  parameter \RAM_MODE "TDP"
  parameter \RDADDR_COLLISION_HWCONFIG "DELAYED_WRITE"
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \RSTREG_PRIORITY_A "RSTREG"
  parameter \RSTREG_PRIORITY_B "RSTREG"
  parameter \SIM_COLLISION_CHECK "ALL"
  parameter \SIM_DEVICE "VIRTEX6"
  parameter \SRVAL_A 36'000000000000000000000000000000000000
  parameter \SRVAL_B 36'000000000000000000000000000000000000
  parameter \WRITE_MODE_A "WRITE_FIRST"
  parameter \WRITE_MODE_B "WRITE_FIRST"
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  parameter \IS_CLKARDCLK_INVERTED 1'0
  parameter \IS_CLKBWRCLK_INVERTED 1'0
  parameter \IS_ENARDEN_INVERTED 1'0
  parameter \IS_ENBWREN_INVERTED 1'0
  parameter \IS_RSTRAMARSTRAM_INVERTED 1'0
  parameter \IS_RSTRAMB_INVERTED 1'0
  parameter \IS_RSTREGARSTREG_INVERTED 1'0
  parameter \IS_RSTREGB_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4170.18-4170.29"
  wire width 16 input 25 \ADDRARDADDR
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4171.18-4171.29"
  wire width 16 input 26 \ADDRBWRADDR
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4155.11-4155.21"
  wire input 15 \CASCADEINA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4166.11-4166.21"
  wire input 21 \CASCADEINB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4136.12-4136.23"
  wire output 1 \CASCADEOUTA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4137.12-4137.23"
  wire output 2 \CASCADEOUTB
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKARDCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4150.11-4150.20"
  wire input 12 \CLKARDCLK
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLKBWRCLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4161.11-4161.20"
  wire input 18 \CLKBWRCLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4145.12-4145.19"
  wire output 10 \DBITERR
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4172.18-4172.23"
  wire width 32 input 27 \DIADI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4173.18-4173.23"
  wire width 32 input 28 \DIBDI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4174.17-4174.24"
  wire width 4 input 29 \DIPADIP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4175.17-4175.24"
  wire width 4 input 30 \DIPBDIP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4138.19-4138.24"
  wire width 32 output 3 \DOADO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4139.19-4139.24"
  wire width 32 output 4 \DOBDO
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4140.18-4140.25"
  wire width 4 output 5 \DOPADOP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4141.18-4141.25"
  wire width 4 output 6 \DOPBDOP
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4142.18-4142.27"
  wire width 8 output 7 \ECCPARITY
  attribute \invertible_pin "IS_ENARDEN_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4147.11-4147.18"
  wire input 11 \ENARDEN
  attribute \invertible_pin "IS_ENBWREN_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4158.11-4158.18"
  wire input 17 \ENBWREN
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4168.11-4168.24"
  wire input 23 \INJECTDBITERR
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4169.11-4169.24"
  wire input 24 \INJECTSBITERR
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4143.18-4143.27"
  wire width 9 output 8 \RDADDRECC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4156.11-4156.22"
  wire input 16 \REGCEAREGCE
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4167.11-4167.17"
  wire input 22 \REGCEB
  attribute \invertible_pin "IS_RSTRAMARSTRAM_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4152.11-4152.24"
  wire input 13 \RSTRAMARSTRAM
  attribute \invertible_pin "IS_RSTRAMB_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4163.11-4163.18"
  wire input 19 \RSTRAMB
  attribute \invertible_pin "IS_RSTREGARSTREG_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4154.11-4154.24"
  wire input 14 \RSTREGARSTREG
  attribute \invertible_pin "IS_RSTREGB_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4165.11-4165.18"
  wire input 20 \RSTREGB
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4144.12-4144.19"
  wire output 9 \SBITERR
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4176.17-4176.20"
  wire width 4 input 31 \WEA
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:4177.17-4177.22"
  wire width 8 input 32 \WEBWE
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2236.1-2242.10"
module \ROM128X1
  parameter \INIT 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2425_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2238.9-2238.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2238.13-2238.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2238.17-2238.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2238.21-2238.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2238.25-2238.27"
  wire input 6 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2238.29-2238.31"
  wire input 7 \A5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2238.33-2238.35"
  wire input 8 \A6
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2237.10-2237.11"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2425
    parameter \A_SIGNED 0
    parameter \A_WIDTH 128
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B { \A6 \A5 \A4 \A3 \A2 \A1 \A0 }
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2425_Y
  end
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2425_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2212.1-2218.10"
module \ROM16X1
  parameter \INIT 16'0000000000000000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2422_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2214.9-2214.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2214.13-2214.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2214.17-2214.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2214.21-2214.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2213.10-2213.11"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A 16'0000000000000000
    connect \B { \A3 \A2 \A1 \A0 }
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2422_Y
  end
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2422_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2244.1-2250.10"
module \ROM256X1
  parameter \INIT 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2426_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2246.9-2246.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2246.13-2246.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2246.17-2246.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2246.21-2246.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2246.25-2246.27"
  wire input 6 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2246.29-2246.31"
  wire input 7 \A5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2246.33-2246.35"
  wire input 8 \A6
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2246.37-2246.39"
  wire input 9 \A7
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2245.10-2245.11"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 256
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B { \A7 \A6 \A5 \A4 \A3 \A2 \A1 \A0 }
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2426_Y
  end
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2426_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2220.1-2226.10"
module \ROM32X1
  parameter \INIT 0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2423_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2222.9-2222.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2222.13-2222.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2222.17-2222.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2222.21-2222.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2222.25-2222.27"
  wire input 6 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2221.10-2221.11"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2423
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A 0
    connect \B { \A4 \A3 \A2 \A1 \A0 }
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2423_Y
  end
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2423_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2228.1-2234.10"
module \ROM64X1
  parameter \INIT 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2424_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2230.9-2230.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2230.13-2230.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2230.17-2230.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2230.21-2230.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2230.25-2230.27"
  wire input 6 \A4
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2230.29-2230.31"
  wire input 7 \A5
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2229.10-2229.11"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \B { \A5 \A4 \A3 \A2 \A1 \A0 }
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2424_Y
  end
  connect \O $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2424_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2255.1-2278.10"
module \SRL16
  parameter \INIT 16'0000000000000000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266.3-2266.45"
  wire width 16 $0\r[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264.14-2264.22"
  wire width 16 $1\r[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2427_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2257.9-2257.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2257.13-2257.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2257.17-2257.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2257.21-2257.23"
  wire input 5 \A3
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2259.9-2259.12"
  wire input 6 \CLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2260.9-2260.10"
  wire input 7 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2256.10-2256.11"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264.14-2264.15"
  wire width 16 \r
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2427
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \r
    connect \B { \A3 \A2 \A1 \A0 }
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2427_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264.14-2264.22"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2264$2429
    assign { } { }
    assign $1\r[15:0] 16'0000000000000000
    sync always
    sync init
      update \r $1\r[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266.3-2266.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2266$2428
    assign { } { }
    assign $0\r[15:0] { \r [14:0] \D }
    sync posedge \CLK
      update \r $0\r[15:0]
  end
  connect \Q $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2427_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2281.1-2316.10"
module \SRL16E
  parameter \INIT 16'0000000000000000
  parameter \IS_CLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299.7-2299.57"
  wire width 16 $0\r[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292.14-2292.22"
  wire width 16 $1\r[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2430_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2283.9-2283.11"
  wire input 2 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2283.13-2283.15"
  wire input 3 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2283.17-2283.19"
  wire input 4 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2283.21-2283.23"
  wire input 5 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2283.25-2283.27"
  wire input 6 \CE
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2286.9-2286.12"
  wire input 7 \CLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2287.9-2287.10"
  wire input 8 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2282.10-2282.11"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292.14-2292.15"
  wire width 16 \r
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \r
    connect \B { \A3 \A2 \A1 \A0 }
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2430_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292.14-2292.22"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2292$2432
    assign { } { }
    assign $1\r[15:0] 16'0000000000000000
    sync always
    sync init
      update \r $1\r[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299.7-2299.57"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299$2431
    assign $0\r[15:0] \r
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299.29-2299.57"
    switch \CE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2299.33-2299.35"
      case 1'1
        assign $0\r[15:0] { \r [14:0] \D }
      case 
    end
    sync posedge \CLK
      update \r $0\r[15:0]
  end
  connect \Q $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2430_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2319.1-2346.10"
module \SRLC16
  parameter \INIT 16'0000000000000000
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332.3-2332.45"
  wire width 16 $0\r[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329.14-2329.22"
  wire width 16 $1\r[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2433_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2322.9-2322.11"
  wire input 3 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2322.13-2322.15"
  wire input 4 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2322.17-2322.19"
  wire input 5 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2322.21-2322.23"
  wire input 6 \A3
  attribute \clkbuf_sink 1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2324.9-2324.12"
  wire input 7 \CLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2325.9-2325.10"
  wire input 8 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2320.10-2320.11"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2321.10-2321.13"
  wire output 2 \Q15
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329.14-2329.15"
  wire width 16 \r
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \r
    connect \B { \A3 \A2 \A1 \A0 }
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2433_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329.14-2329.22"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2329$2435
    assign { } { }
    assign $1\r[15:0] 16'0000000000000000
    sync always
    sync init
      update \r $1\r[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332.3-2332.45"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2332$2434
    assign { } { }
    assign $0\r[15:0] { \r [14:0] \D }
    sync posedge \CLK
      update \r $0\r[15:0]
  end
  connect \Q15 \r [15]
  connect \Q $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2433_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2349.1-2389.10"
module \SRLC16E
  parameter \INIT 16'0000000000000000
  parameter \IS_CLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369.7-2369.57"
  wire width 16 $0\r[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361.14-2361.22"
  wire width 16 $1\r[15:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2436_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2352.9-2352.11"
  wire input 3 \A0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2352.13-2352.15"
  wire input 4 \A1
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2352.17-2352.19"
  wire input 5 \A2
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2352.21-2352.23"
  wire input 6 \A3
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2352.25-2352.27"
  wire input 7 \CE
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2355.9-2355.12"
  wire input 8 \CLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2356.9-2356.10"
  wire input 9 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2350.10-2350.11"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2351.10-2351.13"
  wire output 2 \Q15
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361.14-2361.15"
  wire width 16 \r
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \r
    connect \B { \A3 \A2 \A1 \A0 }
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2436_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361.14-2361.22"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2361$2438
    assign { } { }
    assign $1\r[15:0] 16'0000000000000000
    sync always
    sync init
      update \r $1\r[15:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369.7-2369.57"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369$2437
    assign $0\r[15:0] \r
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369.29-2369.57"
    switch \CE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2369.33-2369.35"
      case 1'1
        assign $0\r[15:0] { \r [14:0] \D }
      case 
    end
    sync posedge \CLK
      update \r $0\r[15:0]
  end
  connect \Q15 \r [15]
  connect \Q $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2436_Y
end
attribute \abc9_box 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2392.1-2434.10"
module \SRLC32E
  parameter \INIT 0
  parameter \IS_CLK_INVERTED 1'0
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413.7-2413.57"
  wire width 32 $0\r[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405.14-2405.22"
  wire width 32 $1\r[31:0]
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  wire $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2439_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2395.15-2395.16"
  wire width 5 input 3 \A
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2396.9-2396.11"
  wire input 4 \CE
  attribute \clkbuf_sink 1
  attribute \invertible_pin "IS_CLK_INVERTED"
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2399.9-2399.12"
  wire input 5 \CLK
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2400.9-2400.10"
  wire input 6 \D
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2393.10-2393.11"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2394.10-2394.13"
  wire output 2 \Q31
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405.14-2405.15"
  wire width 32 \r
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0.0-0.0"
  cell $shiftx $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \r
    connect \B \A
    connect \Y $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2439_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405.14-2405.22"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2405$2441
    assign { } { }
    assign $1\r[31:0] 0
    sync always
    sync init
      update \r $1\r[31:0]
  end
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413.7-2413.57"
  process $proc$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413$2440
    assign $0\r[31:0] \r
    attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413.29-2413.57"
    switch \CE
      attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:2413.33-2413.35"
      case 1'1
        assign $0\r[31:0] { \r [30:0] \D }
      case 
    end
    sync posedge \CLK
      update \r $0\r[31:0]
  end
  connect \Q31 \r [31]
  connect \Q $shiftx$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:0$2439_Y
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:24.1-26.10"
module \VCC
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:24.19-24.20"
  wire output 1 \P
  connect \P 1'1
end
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:367.1-369.10"
module \XORCY
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:368.14-368.21"
  wire $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:368$52_Y
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:367.30-367.32"
  wire input 2 \CI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:367.34-367.36"
  wire input 3 \LI
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:367.21-367.22"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/xilinx/cells_sim.v:368.14-368.21"
  cell $xor $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:368$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CI
    connect \B \LI
    connect \Y $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:368$52_Y
  end
  connect \O $xor$/usr/local/bin/../share/yosys/xilinx/cells_sim.v:368$52_Y
end
