Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 19 17:53:22 2024
| Host         : Z1R343L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7s6
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            2 |
|      6 |            2 |
|      8 |            1 |
|     15 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              77 |           24 |
| No           | Yes                   | No                     |              15 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------+------------------+------------------+----------------+
|      Clock Signal     |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+----------------------------------+------------------+------------------+----------------+
|  key_init/tim_key/CLK |                                  |                  |                1 |              1 |
|  seg_init/tim_smg/CLK |                                  | rst_IBUF_BUFG    |                2 |              3 |
|  key_init/tim_key/CLK | key_init/key_get/mode_r_reg_0[0] | rst_IBUF_BUFG    |                1 |              4 |
|  key_init/tim_key/CLK | key_init/mode                    | rst_IBUF_BUFG    |                1 |              4 |
|  key_init/tim_key/CLK | key_init/key_get/E[0]            | rst_IBUF_BUFG    |                2 |              6 |
|  key_init/tim_key/CLK | key_init/key_get/mode_r_reg[0]   | rst_IBUF_BUFG    |                1 |              6 |
|  key_init/tim_key/CLK |                                  | rst_IBUF_BUFG    |                4 |              8 |
| ~rst_IBUF_BUFG        |                                  | rst_IBUF_BUFG    |                6 |             15 |
|  clk_IBUF_BUFG        |                                  | rst_IBUF_BUFG    |               18 |             66 |
+-----------------------+----------------------------------+------------------+------------------+----------------+


