#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Apr  8 18:38:56 2018
# Process ID: 6072
# Current directory: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_4/zad7_3/zad7_3.runs/synth_1
# Command line: vivado.exe -log accumulator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source accumulator.tcl
# Log file: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_4/zad7_3/zad7_3.runs/synth_1/accumulator.vds
# Journal file: C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_4/zad7_3/zad7_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source accumulator.tcl -notrace
Command: synth_design -top accumulator -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 366.945 ; gain = 98.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'accumulator' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_4/zad7_3/zad7_3.srcs/sources_1/new/accumulator.v:3]
INFO: [Synth 8-638] synthesizing module 'add' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_4/zad7_3/zad7_3.runs/synth_1/.Xil/Vivado-6072-DESKTOP-35S9QF6/realtime/add_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'add' (1#1) [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_4/zad7_3/zad7_3.runs/synth_1/.Xil/Vivado-6072-DESKTOP-35S9QF6/realtime/add_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'B' does not match port width (14) of module 'add' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_4/zad7_3/zad7_3.srcs/sources_1/new/accumulator.v:28]
WARNING: [Synth 8-689] width (2) of port connection 'S' does not match port width (14) of module 'add' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_4/zad7_3/zad7_3.srcs/sources_1/new/accumulator.v:30]
ERROR: [Synth 8-685] variable 'ACC' should not be used in output port connection [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_4/zad7_3/zad7_3.srcs/sources_1/new/accumulator.v:30]
ERROR: [Synth 8-285] failed synthesizing module 'accumulator' [C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/Lab_4/zad7_3/zad7_3.srcs/sources_1/new/accumulator.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 419.242 ; gain = 150.883
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 2 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Apr  8 18:39:12 2018...
