
Wireless_N2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005aec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08005c7c  08005c7c  00006c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005dd4  08005dd4  00007060  2**0
                  CONTENTS
  4 .ARM          00000008  08005dd4  08005dd4  00006dd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ddc  08005ddc  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ddc  08005ddc  00006ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005de0  08005de0  00006de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005de4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c6c  20000060  08005e44  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00001e04  20001ccc  08005e44  00007ccc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000159e5  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003258  00000000  00000000  0001ca75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c0  00000000  00000000  0001fcd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f28  00000000  00000000  00021090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005046  00000000  00000000  00021fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d86  00000000  00000000  00026ffe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7780  00000000  00000000  0003cd84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00134504  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005668  00000000  00000000  00134548  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00139bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c64 	.word	0x08005c64

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08005c64 	.word	0x08005c64

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <split_data>:
char az_str2[13];
char bc_str2[13];
char bz_str2[13];

// Decode Raw Bytes Measurement into Global Variables
void split_data(uint8_t measurments1[], uint8_t measurments2[]) {
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
 8000278:	6039      	str	r1, [r7, #0]
	// x and y axis from first 2 bytes
	stick_x1 = measurments1[0];
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	781a      	ldrb	r2, [r3, #0]
 800027e:	4b8a      	ldr	r3, [pc, #552]	@ (80004a8 <split_data+0x238>)
 8000280:	701a      	strb	r2, [r3, #0]
	stick_y1 = measurments1[1];
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	785a      	ldrb	r2, [r3, #1]
 8000286:	4b89      	ldr	r3, [pc, #548]	@ (80004ac <split_data+0x23c>)
 8000288:	701a      	strb	r2, [r3, #0]

	// x and y axis from first 2 bytes
	stick_x2 = measurments2[0];
 800028a:	683b      	ldr	r3, [r7, #0]
 800028c:	781a      	ldrb	r2, [r3, #0]
 800028e:	4b88      	ldr	r3, [pc, #544]	@ (80004b0 <split_data+0x240>)
 8000290:	701a      	strb	r2, [r3, #0]
	stick_y2 = measurments2[1];
 8000292:	683b      	ldr	r3, [r7, #0]
 8000294:	785a      	ldrb	r2, [r3, #1]
 8000296:	4b87      	ldr	r3, [pc, #540]	@ (80004b4 <split_data+0x244>)
 8000298:	701a      	strb	r2, [r3, #0]

	// Might want to Reset accelerometer values
	acc_x1 = 0;
 800029a:	4b87      	ldr	r3, [pc, #540]	@ (80004b8 <split_data+0x248>)
 800029c:	2200      	movs	r2, #0
 800029e:	801a      	strh	r2, [r3, #0]
	acc_y1 = 0;
 80002a0:	4b86      	ldr	r3, [pc, #536]	@ (80004bc <split_data+0x24c>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	801a      	strh	r2, [r3, #0]
	acc_z1 = 0;
 80002a6:	4b86      	ldr	r3, [pc, #536]	@ (80004c0 <split_data+0x250>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	801a      	strh	r2, [r3, #0]

	// Might want to Reset accelerometer values
	acc_x2 = 0;
 80002ac:	4b85      	ldr	r3, [pc, #532]	@ (80004c4 <split_data+0x254>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	801a      	strh	r2, [r3, #0]
	acc_y2 = 0;
 80002b2:	4b85      	ldr	r3, [pc, #532]	@ (80004c8 <split_data+0x258>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	801a      	strh	r2, [r3, #0]
	acc_z2 = 0;
 80002b8:	4b84      	ldr	r3, [pc, #528]	@ (80004cc <split_data+0x25c>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	801a      	strh	r2, [r3, #0]

	// higher 8 bits of accelerometer from next 3 bytes
	acc_x1 |= (measurments1[2] << 2);
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	3302      	adds	r3, #2
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	009b      	lsls	r3, r3, #2
 80002c6:	b21a      	sxth	r2, r3
 80002c8:	4b7b      	ldr	r3, [pc, #492]	@ (80004b8 <split_data+0x248>)
 80002ca:	881b      	ldrh	r3, [r3, #0]
 80002cc:	b29b      	uxth	r3, r3
 80002ce:	b21b      	sxth	r3, r3
 80002d0:	4313      	orrs	r3, r2
 80002d2:	b21b      	sxth	r3, r3
 80002d4:	b29a      	uxth	r2, r3
 80002d6:	4b78      	ldr	r3, [pc, #480]	@ (80004b8 <split_data+0x248>)
 80002d8:	801a      	strh	r2, [r3, #0]
	acc_y1 |= (measurments1[3] << 2);
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	3303      	adds	r3, #3
 80002de:	781b      	ldrb	r3, [r3, #0]
 80002e0:	009b      	lsls	r3, r3, #2
 80002e2:	b21a      	sxth	r2, r3
 80002e4:	4b75      	ldr	r3, [pc, #468]	@ (80004bc <split_data+0x24c>)
 80002e6:	881b      	ldrh	r3, [r3, #0]
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	b21b      	sxth	r3, r3
 80002ec:	4313      	orrs	r3, r2
 80002ee:	b21b      	sxth	r3, r3
 80002f0:	b29a      	uxth	r2, r3
 80002f2:	4b72      	ldr	r3, [pc, #456]	@ (80004bc <split_data+0x24c>)
 80002f4:	801a      	strh	r2, [r3, #0]
	acc_z1 |= (measurments1[4] << 2);
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	3304      	adds	r3, #4
 80002fa:	781b      	ldrb	r3, [r3, #0]
 80002fc:	009b      	lsls	r3, r3, #2
 80002fe:	b21a      	sxth	r2, r3
 8000300:	4b6f      	ldr	r3, [pc, #444]	@ (80004c0 <split_data+0x250>)
 8000302:	881b      	ldrh	r3, [r3, #0]
 8000304:	b29b      	uxth	r3, r3
 8000306:	b21b      	sxth	r3, r3
 8000308:	4313      	orrs	r3, r2
 800030a:	b21b      	sxth	r3, r3
 800030c:	b29a      	uxth	r2, r3
 800030e:	4b6c      	ldr	r3, [pc, #432]	@ (80004c0 <split_data+0x250>)
 8000310:	801a      	strh	r2, [r3, #0]

	// higher 8 bits of accelerometer from next 3 bytes
	acc_x2 |= (measurments2[2] << 2);
 8000312:	683b      	ldr	r3, [r7, #0]
 8000314:	3302      	adds	r3, #2
 8000316:	781b      	ldrb	r3, [r3, #0]
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	b21a      	sxth	r2, r3
 800031c:	4b69      	ldr	r3, [pc, #420]	@ (80004c4 <split_data+0x254>)
 800031e:	881b      	ldrh	r3, [r3, #0]
 8000320:	b29b      	uxth	r3, r3
 8000322:	b21b      	sxth	r3, r3
 8000324:	4313      	orrs	r3, r2
 8000326:	b21b      	sxth	r3, r3
 8000328:	b29a      	uxth	r2, r3
 800032a:	4b66      	ldr	r3, [pc, #408]	@ (80004c4 <split_data+0x254>)
 800032c:	801a      	strh	r2, [r3, #0]
	acc_y2 |= (measurments2[3] << 2);
 800032e:	683b      	ldr	r3, [r7, #0]
 8000330:	3303      	adds	r3, #3
 8000332:	781b      	ldrb	r3, [r3, #0]
 8000334:	009b      	lsls	r3, r3, #2
 8000336:	b21a      	sxth	r2, r3
 8000338:	4b63      	ldr	r3, [pc, #396]	@ (80004c8 <split_data+0x258>)
 800033a:	881b      	ldrh	r3, [r3, #0]
 800033c:	b29b      	uxth	r3, r3
 800033e:	b21b      	sxth	r3, r3
 8000340:	4313      	orrs	r3, r2
 8000342:	b21b      	sxth	r3, r3
 8000344:	b29a      	uxth	r2, r3
 8000346:	4b60      	ldr	r3, [pc, #384]	@ (80004c8 <split_data+0x258>)
 8000348:	801a      	strh	r2, [r3, #0]
	acc_z2 |= (measurments2[4] << 2);
 800034a:	683b      	ldr	r3, [r7, #0]
 800034c:	3304      	adds	r3, #4
 800034e:	781b      	ldrb	r3, [r3, #0]
 8000350:	009b      	lsls	r3, r3, #2
 8000352:	b21a      	sxth	r2, r3
 8000354:	4b5d      	ldr	r3, [pc, #372]	@ (80004cc <split_data+0x25c>)
 8000356:	881b      	ldrh	r3, [r3, #0]
 8000358:	b29b      	uxth	r3, r3
 800035a:	b21b      	sxth	r3, r3
 800035c:	4313      	orrs	r3, r2
 800035e:	b21b      	sxth	r3, r3
 8000360:	b29a      	uxth	r2, r3
 8000362:	4b5a      	ldr	r3, [pc, #360]	@ (80004cc <split_data+0x25c>)
 8000364:	801a      	strh	r2, [r3, #0]

	// lower 2 bits from last byte
	acc_x1 |= (((1 << 2) - 1) & (measurments1[5] >> 3));
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	3305      	adds	r3, #5
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	08db      	lsrs	r3, r3, #3
 800036e:	b2db      	uxtb	r3, r3
 8000370:	b21b      	sxth	r3, r3
 8000372:	f003 0303 	and.w	r3, r3, #3
 8000376:	b21a      	sxth	r2, r3
 8000378:	4b4f      	ldr	r3, [pc, #316]	@ (80004b8 <split_data+0x248>)
 800037a:	881b      	ldrh	r3, [r3, #0]
 800037c:	b29b      	uxth	r3, r3
 800037e:	b21b      	sxth	r3, r3
 8000380:	4313      	orrs	r3, r2
 8000382:	b21b      	sxth	r3, r3
 8000384:	b29a      	uxth	r2, r3
 8000386:	4b4c      	ldr	r3, [pc, #304]	@ (80004b8 <split_data+0x248>)
 8000388:	801a      	strh	r2, [r3, #0]
	acc_y1 |= (((1 << 2) - 1) & (measurments1[5] >> 5));
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	3305      	adds	r3, #5
 800038e:	781b      	ldrb	r3, [r3, #0]
 8000390:	095b      	lsrs	r3, r3, #5
 8000392:	b2db      	uxtb	r3, r3
 8000394:	b21b      	sxth	r3, r3
 8000396:	f003 0303 	and.w	r3, r3, #3
 800039a:	b21a      	sxth	r2, r3
 800039c:	4b47      	ldr	r3, [pc, #284]	@ (80004bc <split_data+0x24c>)
 800039e:	881b      	ldrh	r3, [r3, #0]
 80003a0:	b29b      	uxth	r3, r3
 80003a2:	b21b      	sxth	r3, r3
 80003a4:	4313      	orrs	r3, r2
 80003a6:	b21b      	sxth	r3, r3
 80003a8:	b29a      	uxth	r2, r3
 80003aa:	4b44      	ldr	r3, [pc, #272]	@ (80004bc <split_data+0x24c>)
 80003ac:	801a      	strh	r2, [r3, #0]
	acc_z1 |= (((1 << 2) - 1) & (measurments1[5] >> 7));
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	3305      	adds	r3, #5
 80003b2:	781b      	ldrb	r3, [r3, #0]
 80003b4:	09db      	lsrs	r3, r3, #7
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	461a      	mov	r2, r3
 80003ba:	4b41      	ldr	r3, [pc, #260]	@ (80004c0 <split_data+0x250>)
 80003bc:	881b      	ldrh	r3, [r3, #0]
 80003be:	b29b      	uxth	r3, r3
 80003c0:	4313      	orrs	r3, r2
 80003c2:	b29a      	uxth	r2, r3
 80003c4:	4b3e      	ldr	r3, [pc, #248]	@ (80004c0 <split_data+0x250>)
 80003c6:	801a      	strh	r2, [r3, #0]

	// lower 2 bits from last byte
	acc_x2 |= (((1 << 2) - 1) & (measurments2[5] >> 3));
 80003c8:	683b      	ldr	r3, [r7, #0]
 80003ca:	3305      	adds	r3, #5
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	08db      	lsrs	r3, r3, #3
 80003d0:	b2db      	uxtb	r3, r3
 80003d2:	b21b      	sxth	r3, r3
 80003d4:	f003 0303 	and.w	r3, r3, #3
 80003d8:	b21a      	sxth	r2, r3
 80003da:	4b3a      	ldr	r3, [pc, #232]	@ (80004c4 <split_data+0x254>)
 80003dc:	881b      	ldrh	r3, [r3, #0]
 80003de:	b29b      	uxth	r3, r3
 80003e0:	b21b      	sxth	r3, r3
 80003e2:	4313      	orrs	r3, r2
 80003e4:	b21b      	sxth	r3, r3
 80003e6:	b29a      	uxth	r2, r3
 80003e8:	4b36      	ldr	r3, [pc, #216]	@ (80004c4 <split_data+0x254>)
 80003ea:	801a      	strh	r2, [r3, #0]
	acc_y2 |= (((1 << 2) - 1) & (measurments2[5] >> 5));
 80003ec:	683b      	ldr	r3, [r7, #0]
 80003ee:	3305      	adds	r3, #5
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	095b      	lsrs	r3, r3, #5
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	b21b      	sxth	r3, r3
 80003f8:	f003 0303 	and.w	r3, r3, #3
 80003fc:	b21a      	sxth	r2, r3
 80003fe:	4b32      	ldr	r3, [pc, #200]	@ (80004c8 <split_data+0x258>)
 8000400:	881b      	ldrh	r3, [r3, #0]
 8000402:	b29b      	uxth	r3, r3
 8000404:	b21b      	sxth	r3, r3
 8000406:	4313      	orrs	r3, r2
 8000408:	b21b      	sxth	r3, r3
 800040a:	b29a      	uxth	r2, r3
 800040c:	4b2e      	ldr	r3, [pc, #184]	@ (80004c8 <split_data+0x258>)
 800040e:	801a      	strh	r2, [r3, #0]
	acc_z2 |= (((1 << 2) - 1) & (measurments2[5] >> 7));
 8000410:	683b      	ldr	r3, [r7, #0]
 8000412:	3305      	adds	r3, #5
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	09db      	lsrs	r3, r3, #7
 8000418:	b2db      	uxtb	r3, r3
 800041a:	461a      	mov	r2, r3
 800041c:	4b2b      	ldr	r3, [pc, #172]	@ (80004cc <split_data+0x25c>)
 800041e:	881b      	ldrh	r3, [r3, #0]
 8000420:	b29b      	uxth	r3, r3
 8000422:	4313      	orrs	r3, r2
 8000424:	b29a      	uxth	r2, r3
 8000426:	4b29      	ldr	r3, [pc, #164]	@ (80004cc <split_data+0x25c>)
 8000428:	801a      	strh	r2, [r3, #0]

	// Buttons are last 2 bits of last byte
	button_c1 = (1 & ~(measurments1[5] >> 1));
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	3305      	adds	r3, #5
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	085b      	lsrs	r3, r3, #1
 8000432:	b2db      	uxtb	r3, r3
 8000434:	f003 0301 	and.w	r3, r3, #1
 8000438:	2b00      	cmp	r3, #0
 800043a:	bf0c      	ite	eq
 800043c:	2301      	moveq	r3, #1
 800043e:	2300      	movne	r3, #0
 8000440:	b2db      	uxtb	r3, r3
 8000442:	461a      	mov	r2, r3
 8000444:	4b22      	ldr	r3, [pc, #136]	@ (80004d0 <split_data+0x260>)
 8000446:	701a      	strb	r2, [r3, #0]
	button_z1 = (1 & ~(measurments1[5] >> 0));
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	3305      	adds	r3, #5
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	f003 0301 	and.w	r3, r3, #1
 8000452:	2b00      	cmp	r3, #0
 8000454:	bf0c      	ite	eq
 8000456:	2301      	moveq	r3, #1
 8000458:	2300      	movne	r3, #0
 800045a:	b2db      	uxtb	r3, r3
 800045c:	461a      	mov	r2, r3
 800045e:	4b1d      	ldr	r3, [pc, #116]	@ (80004d4 <split_data+0x264>)
 8000460:	701a      	strb	r2, [r3, #0]

	// Buttons are last 2 bits of last byte
	button_c2 = (1 & ~(measurments2[5] >> 1));
 8000462:	683b      	ldr	r3, [r7, #0]
 8000464:	3305      	adds	r3, #5
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	085b      	lsrs	r3, r3, #1
 800046a:	b2db      	uxtb	r3, r3
 800046c:	f003 0301 	and.w	r3, r3, #1
 8000470:	2b00      	cmp	r3, #0
 8000472:	bf0c      	ite	eq
 8000474:	2301      	moveq	r3, #1
 8000476:	2300      	movne	r3, #0
 8000478:	b2db      	uxtb	r3, r3
 800047a:	461a      	mov	r2, r3
 800047c:	4b16      	ldr	r3, [pc, #88]	@ (80004d8 <split_data+0x268>)
 800047e:	701a      	strb	r2, [r3, #0]
	button_z2 = (1 & ~(measurments2[5] >> 0));
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	3305      	adds	r3, #5
 8000484:	781b      	ldrb	r3, [r3, #0]
 8000486:	f003 0301 	and.w	r3, r3, #1
 800048a:	2b00      	cmp	r3, #0
 800048c:	bf0c      	ite	eq
 800048e:	2301      	moveq	r3, #1
 8000490:	2300      	movne	r3, #0
 8000492:	b2db      	uxtb	r3, r3
 8000494:	461a      	mov	r2, r3
 8000496:	4b11      	ldr	r3, [pc, #68]	@ (80004dc <split_data+0x26c>)
 8000498:	701a      	strb	r2, [r3, #0]
}
 800049a:	bf00      	nop
 800049c:	370c      	adds	r7, #12
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
 80004a6:	bf00      	nop
 80004a8:	2000007c 	.word	0x2000007c
 80004ac:	2000007d 	.word	0x2000007d
 80004b0:	20000086 	.word	0x20000086
 80004b4:	20000087 	.word	0x20000087
 80004b8:	2000007e 	.word	0x2000007e
 80004bc:	20000080 	.word	0x20000080
 80004c0:	20000082 	.word	0x20000082
 80004c4:	20000088 	.word	0x20000088
 80004c8:	2000008a 	.word	0x2000008a
 80004cc:	2000008c 	.word	0x2000008c
 80004d0:	20000084 	.word	0x20000084
 80004d4:	20000085 	.word	0x20000085
 80004d8:	2000008e 	.word	0x2000008e
 80004dc:	2000008f 	.word	0x2000008f

080004e0 <print_data>:

// Uploads data to serial port
void print_data() {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
	// Convert Data to Strings
	sprintf(sx_str1, "StickX1:%i", stick_x1);
 80004e4:	4b4d      	ldr	r3, [pc, #308]	@ (800061c <print_data+0x13c>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	b2db      	uxtb	r3, r3
 80004ea:	461a      	mov	r2, r3
 80004ec:	494c      	ldr	r1, [pc, #304]	@ (8000620 <print_data+0x140>)
 80004ee:	484d      	ldr	r0, [pc, #308]	@ (8000624 <print_data+0x144>)
 80004f0:	f004 fec2 	bl	8005278 <siprintf>
	sprintf(sy_str1, "StickY1:%i", stick_y1);
 80004f4:	4b4c      	ldr	r3, [pc, #304]	@ (8000628 <print_data+0x148>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	b2db      	uxtb	r3, r3
 80004fa:	461a      	mov	r2, r3
 80004fc:	494b      	ldr	r1, [pc, #300]	@ (800062c <print_data+0x14c>)
 80004fe:	484c      	ldr	r0, [pc, #304]	@ (8000630 <print_data+0x150>)
 8000500:	f004 feba 	bl	8005278 <siprintf>

	sprintf(ax_str1, "AccX1:%i", acc_x1);
 8000504:	4b4b      	ldr	r3, [pc, #300]	@ (8000634 <print_data+0x154>)
 8000506:	881b      	ldrh	r3, [r3, #0]
 8000508:	b29b      	uxth	r3, r3
 800050a:	461a      	mov	r2, r3
 800050c:	494a      	ldr	r1, [pc, #296]	@ (8000638 <print_data+0x158>)
 800050e:	484b      	ldr	r0, [pc, #300]	@ (800063c <print_data+0x15c>)
 8000510:	f004 feb2 	bl	8005278 <siprintf>
	sprintf(ay_str1, "AccY1:%i", acc_y1);
 8000514:	4b4a      	ldr	r3, [pc, #296]	@ (8000640 <print_data+0x160>)
 8000516:	881b      	ldrh	r3, [r3, #0]
 8000518:	b29b      	uxth	r3, r3
 800051a:	461a      	mov	r2, r3
 800051c:	4949      	ldr	r1, [pc, #292]	@ (8000644 <print_data+0x164>)
 800051e:	484a      	ldr	r0, [pc, #296]	@ (8000648 <print_data+0x168>)
 8000520:	f004 feaa 	bl	8005278 <siprintf>
	sprintf(az_str1, "AccZ1:%i", acc_z1);
 8000524:	4b49      	ldr	r3, [pc, #292]	@ (800064c <print_data+0x16c>)
 8000526:	881b      	ldrh	r3, [r3, #0]
 8000528:	b29b      	uxth	r3, r3
 800052a:	461a      	mov	r2, r3
 800052c:	4948      	ldr	r1, [pc, #288]	@ (8000650 <print_data+0x170>)
 800052e:	4849      	ldr	r0, [pc, #292]	@ (8000654 <print_data+0x174>)
 8000530:	f004 fea2 	bl	8005278 <siprintf>

	sprintf(bc_str1, "ButtonC1:%i", button_c1);
 8000534:	4b48      	ldr	r3, [pc, #288]	@ (8000658 <print_data+0x178>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	b2db      	uxtb	r3, r3
 800053a:	461a      	mov	r2, r3
 800053c:	4947      	ldr	r1, [pc, #284]	@ (800065c <print_data+0x17c>)
 800053e:	4848      	ldr	r0, [pc, #288]	@ (8000660 <print_data+0x180>)
 8000540:	f004 fe9a 	bl	8005278 <siprintf>
	sprintf(bz_str1, "ButtonZ1:%i", button_z1);
 8000544:	4b47      	ldr	r3, [pc, #284]	@ (8000664 <print_data+0x184>)
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	b2db      	uxtb	r3, r3
 800054a:	461a      	mov	r2, r3
 800054c:	4946      	ldr	r1, [pc, #280]	@ (8000668 <print_data+0x188>)
 800054e:	4847      	ldr	r0, [pc, #284]	@ (800066c <print_data+0x18c>)
 8000550:	f004 fe92 	bl	8005278 <siprintf>

	// Convert Data to Strings
	sprintf(sx_str2, "StickX2:%i", stick_x2);
 8000554:	4b46      	ldr	r3, [pc, #280]	@ (8000670 <print_data+0x190>)
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	461a      	mov	r2, r3
 800055c:	4945      	ldr	r1, [pc, #276]	@ (8000674 <print_data+0x194>)
 800055e:	4846      	ldr	r0, [pc, #280]	@ (8000678 <print_data+0x198>)
 8000560:	f004 fe8a 	bl	8005278 <siprintf>
	sprintf(sy_str2, "StickY2:%i", stick_y2);
 8000564:	4b45      	ldr	r3, [pc, #276]	@ (800067c <print_data+0x19c>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	b2db      	uxtb	r3, r3
 800056a:	461a      	mov	r2, r3
 800056c:	4944      	ldr	r1, [pc, #272]	@ (8000680 <print_data+0x1a0>)
 800056e:	4845      	ldr	r0, [pc, #276]	@ (8000684 <print_data+0x1a4>)
 8000570:	f004 fe82 	bl	8005278 <siprintf>

	sprintf(ax_str2, "AccX2:%i", acc_x2);
 8000574:	4b44      	ldr	r3, [pc, #272]	@ (8000688 <print_data+0x1a8>)
 8000576:	881b      	ldrh	r3, [r3, #0]
 8000578:	b29b      	uxth	r3, r3
 800057a:	461a      	mov	r2, r3
 800057c:	4943      	ldr	r1, [pc, #268]	@ (800068c <print_data+0x1ac>)
 800057e:	4844      	ldr	r0, [pc, #272]	@ (8000690 <print_data+0x1b0>)
 8000580:	f004 fe7a 	bl	8005278 <siprintf>
	sprintf(ay_str2, "AccY2:%i", acc_y2);
 8000584:	4b43      	ldr	r3, [pc, #268]	@ (8000694 <print_data+0x1b4>)
 8000586:	881b      	ldrh	r3, [r3, #0]
 8000588:	b29b      	uxth	r3, r3
 800058a:	461a      	mov	r2, r3
 800058c:	4942      	ldr	r1, [pc, #264]	@ (8000698 <print_data+0x1b8>)
 800058e:	4843      	ldr	r0, [pc, #268]	@ (800069c <print_data+0x1bc>)
 8000590:	f004 fe72 	bl	8005278 <siprintf>
	sprintf(az_str2, "AccZ2:%i", acc_z2);
 8000594:	4b42      	ldr	r3, [pc, #264]	@ (80006a0 <print_data+0x1c0>)
 8000596:	881b      	ldrh	r3, [r3, #0]
 8000598:	b29b      	uxth	r3, r3
 800059a:	461a      	mov	r2, r3
 800059c:	4941      	ldr	r1, [pc, #260]	@ (80006a4 <print_data+0x1c4>)
 800059e:	4842      	ldr	r0, [pc, #264]	@ (80006a8 <print_data+0x1c8>)
 80005a0:	f004 fe6a 	bl	8005278 <siprintf>

	sprintf(bc_str2, "ButtonC2:%i", button_c2);
 80005a4:	4b41      	ldr	r3, [pc, #260]	@ (80006ac <print_data+0x1cc>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	461a      	mov	r2, r3
 80005ac:	4940      	ldr	r1, [pc, #256]	@ (80006b0 <print_data+0x1d0>)
 80005ae:	4841      	ldr	r0, [pc, #260]	@ (80006b4 <print_data+0x1d4>)
 80005b0:	f004 fe62 	bl	8005278 <siprintf>
	sprintf(bz_str2, "ButtonZ2:%i", button_z2);
 80005b4:	4b40      	ldr	r3, [pc, #256]	@ (80006b8 <print_data+0x1d8>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	b2db      	uxtb	r3, r3
 80005ba:	461a      	mov	r2, r3
 80005bc:	493f      	ldr	r1, [pc, #252]	@ (80006bc <print_data+0x1dc>)
 80005be:	4840      	ldr	r0, [pc, #256]	@ (80006c0 <print_data+0x1e0>)
 80005c0:	f004 fe5a 	bl	8005278 <siprintf>

	// Print strings to terminal
	UART_PrintLn(sx_str1);
 80005c4:	4817      	ldr	r0, [pc, #92]	@ (8000624 <print_data+0x144>)
 80005c6:	f000 fe11 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(sy_str1);
 80005ca:	4819      	ldr	r0, [pc, #100]	@ (8000630 <print_data+0x150>)
 80005cc:	f000 fe0e 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(ax_str1);
 80005d0:	481a      	ldr	r0, [pc, #104]	@ (800063c <print_data+0x15c>)
 80005d2:	f000 fe0b 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(ay_str1);
 80005d6:	481c      	ldr	r0, [pc, #112]	@ (8000648 <print_data+0x168>)
 80005d8:	f000 fe08 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(az_str1);
 80005dc:	481d      	ldr	r0, [pc, #116]	@ (8000654 <print_data+0x174>)
 80005de:	f000 fe05 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(bc_str1);
 80005e2:	481f      	ldr	r0, [pc, #124]	@ (8000660 <print_data+0x180>)
 80005e4:	f000 fe02 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(bz_str1);
 80005e8:	4820      	ldr	r0, [pc, #128]	@ (800066c <print_data+0x18c>)
 80005ea:	f000 fdff 	bl	80011ec <UART_PrintLn>

	// Print strings to terminal
	UART_PrintLn(sx_str2);
 80005ee:	4822      	ldr	r0, [pc, #136]	@ (8000678 <print_data+0x198>)
 80005f0:	f000 fdfc 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(sy_str2);
 80005f4:	4823      	ldr	r0, [pc, #140]	@ (8000684 <print_data+0x1a4>)
 80005f6:	f000 fdf9 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(ax_str2);
 80005fa:	4825      	ldr	r0, [pc, #148]	@ (8000690 <print_data+0x1b0>)
 80005fc:	f000 fdf6 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(ay_str2);
 8000600:	4826      	ldr	r0, [pc, #152]	@ (800069c <print_data+0x1bc>)
 8000602:	f000 fdf3 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(az_str2);
 8000606:	4828      	ldr	r0, [pc, #160]	@ (80006a8 <print_data+0x1c8>)
 8000608:	f000 fdf0 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(bc_str2);
 800060c:	4829      	ldr	r0, [pc, #164]	@ (80006b4 <print_data+0x1d4>)
 800060e:	f000 fded 	bl	80011ec <UART_PrintLn>
	UART_PrintLn(bz_str2);
 8000612:	482b      	ldr	r0, [pc, #172]	@ (80006c0 <print_data+0x1e0>)
 8000614:	f000 fdea 	bl	80011ec <UART_PrintLn>
}
 8000618:	bf00      	nop
 800061a:	bd80      	pop	{r7, pc}
 800061c:	2000007c 	.word	0x2000007c
 8000620:	08005c7c 	.word	0x08005c7c
 8000624:	20000090 	.word	0x20000090
 8000628:	2000007d 	.word	0x2000007d
 800062c:	08005c88 	.word	0x08005c88
 8000630:	200000a0 	.word	0x200000a0
 8000634:	2000007e 	.word	0x2000007e
 8000638:	08005c94 	.word	0x08005c94
 800063c:	200000b0 	.word	0x200000b0
 8000640:	20000080 	.word	0x20000080
 8000644:	08005ca0 	.word	0x08005ca0
 8000648:	200000c0 	.word	0x200000c0
 800064c:	20000082 	.word	0x20000082
 8000650:	08005cac 	.word	0x08005cac
 8000654:	200000d0 	.word	0x200000d0
 8000658:	20000084 	.word	0x20000084
 800065c:	08005cb8 	.word	0x08005cb8
 8000660:	200000e0 	.word	0x200000e0
 8000664:	20000085 	.word	0x20000085
 8000668:	08005cc4 	.word	0x08005cc4
 800066c:	200000f0 	.word	0x200000f0
 8000670:	20000086 	.word	0x20000086
 8000674:	08005cd0 	.word	0x08005cd0
 8000678:	20000100 	.word	0x20000100
 800067c:	20000087 	.word	0x20000087
 8000680:	08005cdc 	.word	0x08005cdc
 8000684:	20000110 	.word	0x20000110
 8000688:	20000088 	.word	0x20000088
 800068c:	08005ce8 	.word	0x08005ce8
 8000690:	20000120 	.word	0x20000120
 8000694:	2000008a 	.word	0x2000008a
 8000698:	08005cf4 	.word	0x08005cf4
 800069c:	20000130 	.word	0x20000130
 80006a0:	2000008c 	.word	0x2000008c
 80006a4:	08005d00 	.word	0x08005d00
 80006a8:	20000140 	.word	0x20000140
 80006ac:	2000008e 	.word	0x2000008e
 80006b0:	08005d0c 	.word	0x08005d0c
 80006b4:	20000150 	.word	0x20000150
 80006b8:	2000008f 	.word	0x2000008f
 80006bc:	08005d18 	.word	0x08005d18
 80006c0:	20000160 	.word	0x20000160

080006c4 <I2C_GPIO_Init1>:
#include "FreeRTOS.h"                   // ARM.FreeRTOS::RTOS:Core
#include "task.h"                       // ARM.FreeRTOS::RTOS:Core
#include "event_groups.h"               // ARM.FreeRTOS::RTOS:Event Groups
#include "semphr.h"                     // ARM.FreeRTOS::RTOS:Core

void I2C_GPIO_Init1(void) {
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
	// Configure GPIOB for I2C
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOBEN);
 80006c8:	4b20      	ldr	r3, [pc, #128]	@ (800074c <I2C_GPIO_Init1+0x88>)
 80006ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006cc:	4a1f      	ldr	r2, [pc, #124]	@ (800074c <I2C_GPIO_Init1+0x88>)
 80006ce:	f043 0302 	orr.w	r3, r3, #2
 80006d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->APB1ENR1 |= (RCC_APB1ENR1_I2C1EN);
 80006d4:	4b1d      	ldr	r3, [pc, #116]	@ (800074c <I2C_GPIO_Init1+0x88>)
 80006d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006d8:	4a1c      	ldr	r2, [pc, #112]	@ (800074c <I2C_GPIO_Init1+0x88>)
 80006da:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006de:	6593      	str	r3, [r2, #88]	@ 0x58

	// Set Pins 8 and 9 to AF mode
	GPIOB->MODER &= ~(GPIO_MODER_MODE8 | GPIO_MODER_MODE9);
 80006e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a1a      	ldr	r2, [pc, #104]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 80006e6:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80006ea:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE8_1 | GPIO_MODER_MODE9_1);
 80006ec:	4b18      	ldr	r3, [pc, #96]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a17      	ldr	r2, [pc, #92]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 80006f2:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 80006f6:	6013      	str	r3, [r2, #0]

	// Set Pins 8 and 9 to open drain
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9);
 80006f8:	4b15      	ldr	r3, [pc, #84]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 80006fa:	685b      	ldr	r3, [r3, #4]
 80006fc:	4a14      	ldr	r2, [pc, #80]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 80006fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000702:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |= (GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9);
 8000704:	4b12      	ldr	r3, [pc, #72]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 8000706:	685b      	ldr	r3, [r3, #4]
 8000708:	4a11      	ldr	r2, [pc, #68]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 800070a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800070e:	6053      	str	r3, [r2, #4]

	// Set pints 8 and 9 to high speed
	GPIOB->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED8 | GPIO_OSPEEDR_OSPEED9);
 8000710:	4b0f      	ldr	r3, [pc, #60]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 8000712:	689b      	ldr	r3, [r3, #8]
 8000714:	4a0e      	ldr	r2, [pc, #56]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 8000716:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800071a:	6093      	str	r3, [r2, #8]
	GPIOB->OTYPER |= (GPIO_OSPEEDR_OSPEED8_1 | GPIO_OSPEEDR_OSPEED9_1);
 800071c:	4b0c      	ldr	r3, [pc, #48]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	4a0b      	ldr	r2, [pc, #44]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 8000722:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 8000726:	6053      	str	r3, [r2, #4]

	// Set AFRL Table
	GPIOB->AFR[1] &= ~(GPIO_AFRH_AFSEL8 | GPIO_AFRH_AFSEL9);
 8000728:	4b09      	ldr	r3, [pc, #36]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 800072a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800072c:	4a08      	ldr	r2, [pc, #32]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 800072e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000732:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= ((4 << GPIO_AFRH_AFSEL8_Pos) | 4 << GPIO_AFRH_AFSEL9_Pos);
 8000734:	4b06      	ldr	r3, [pc, #24]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 8000736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000738:	4a05      	ldr	r2, [pc, #20]	@ (8000750 <I2C_GPIO_Init1+0x8c>)
 800073a:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800073e:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000740:	bf00      	nop
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	40021000 	.word	0x40021000
 8000750:	48000400 	.word	0x48000400

08000754 <I2C_GPIO_Init2>:

void I2C_GPIO_Init2(void) {
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
	// Configure GPIOC for I2C
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOCEN);
 8000758:	4b20      	ldr	r3, [pc, #128]	@ (80007dc <I2C_GPIO_Init2+0x88>)
 800075a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075c:	4a1f      	ldr	r2, [pc, #124]	@ (80007dc <I2C_GPIO_Init2+0x88>)
 800075e:	f043 0304 	orr.w	r3, r3, #4
 8000762:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->APB1ENR1 |= (RCC_APB1ENR1_I2C3EN);
 8000764:	4b1d      	ldr	r3, [pc, #116]	@ (80007dc <I2C_GPIO_Init2+0x88>)
 8000766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000768:	4a1c      	ldr	r2, [pc, #112]	@ (80007dc <I2C_GPIO_Init2+0x88>)
 800076a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800076e:	6593      	str	r3, [r2, #88]	@ 0x58

	// Set Pins 0 and 1 to AF mode
	GPIOC->MODER &= ~(GPIO_MODER_MODE0 | GPIO_MODER_MODE1);
 8000770:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a1a      	ldr	r2, [pc, #104]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 8000776:	f023 030f 	bic.w	r3, r3, #15
 800077a:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (GPIO_MODER_MODE0_1 | GPIO_MODER_MODE1_1);
 800077c:	4b18      	ldr	r3, [pc, #96]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a17      	ldr	r2, [pc, #92]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 8000782:	f043 030a 	orr.w	r3, r3, #10
 8000786:	6013      	str	r3, [r2, #0]

	// Set Pins 0 and 1 to open drain
	GPIOC->OTYPER &= ~(GPIO_OTYPER_OT0 | GPIO_OTYPER_OT1);
 8000788:	4b15      	ldr	r3, [pc, #84]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	4a14      	ldr	r2, [pc, #80]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 800078e:	f023 0303 	bic.w	r3, r3, #3
 8000792:	6053      	str	r3, [r2, #4]
	GPIOC->OTYPER |= (GPIO_OTYPER_OT0 | GPIO_OTYPER_OT1);
 8000794:	4b12      	ldr	r3, [pc, #72]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 8000796:	685b      	ldr	r3, [r3, #4]
 8000798:	4a11      	ldr	r2, [pc, #68]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 800079a:	f043 0303 	orr.w	r3, r3, #3
 800079e:	6053      	str	r3, [r2, #4]

	// Set pints 0 and 1 to high speed
	GPIOC->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 | GPIO_OSPEEDR_OSPEED1);
 80007a0:	4b0f      	ldr	r3, [pc, #60]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 80007a2:	689b      	ldr	r3, [r3, #8]
 80007a4:	4a0e      	ldr	r2, [pc, #56]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 80007a6:	f023 030f 	bic.w	r3, r3, #15
 80007aa:	6093      	str	r3, [r2, #8]
	GPIOC->OTYPER |= (GPIO_OSPEEDR_OSPEED0_1 | GPIO_OSPEEDR_OSPEED1_1);
 80007ac:	4b0c      	ldr	r3, [pc, #48]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	4a0b      	ldr	r2, [pc, #44]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 80007b2:	f043 030a 	orr.w	r3, r3, #10
 80007b6:	6053      	str	r3, [r2, #4]

	// Set AFRL Table
	GPIOC->AFR[0] &= ~(GPIO_AFRL_AFSEL0 | GPIO_AFRL_AFSEL1);
 80007b8:	4b09      	ldr	r3, [pc, #36]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 80007ba:	6a1b      	ldr	r3, [r3, #32]
 80007bc:	4a08      	ldr	r2, [pc, #32]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 80007be:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80007c2:	6213      	str	r3, [r2, #32]
	GPIOC->AFR[0] |=
 80007c4:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 80007c6:	6a1b      	ldr	r3, [r3, #32]
 80007c8:	4a05      	ldr	r2, [pc, #20]	@ (80007e0 <I2C_GPIO_Init2+0x8c>)
 80007ca:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80007ce:	6213      	str	r3, [r2, #32]
			((4 << GPIO_AFRL_AFSEL0_Pos) | 4 << GPIO_AFRL_AFSEL1_Pos);
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	40021000 	.word	0x40021000
 80007e0:	48000800 	.word	0x48000800

080007e4 <I2C_init1>:

void I2C_init1() {
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
	I2C1->CR1 &= ~I2C_CR1_PE;
 80007e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000828 <I2C_init1+0x44>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000828 <I2C_init1+0x44>)
 80007ee:	f023 0301 	bic.w	r3, r3, #1
 80007f2:	6013      	str	r3, [r2, #0]

	I2C1->CR1 &= ~I2C_CR1_ANFOFF;
 80007f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000828 <I2C_init1+0x44>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a0b      	ldr	r2, [pc, #44]	@ (8000828 <I2C_init1+0x44>)
 80007fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007fe:	6013      	str	r3, [r2, #0]
	I2C1->CR1 &= ~I2C_CR1_NOSTRETCH;
 8000800:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <I2C_init1+0x44>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a08      	ldr	r2, [pc, #32]	@ (8000828 <I2C_init1+0x44>)
 8000806:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800080a:	6013      	str	r3, [r2, #0]

	I2C1->TIMINGR = 0x10909CEC;
 800080c:	4b06      	ldr	r3, [pc, #24]	@ (8000828 <I2C_init1+0x44>)
 800080e:	4a07      	ldr	r2, [pc, #28]	@ (800082c <I2C_init1+0x48>)
 8000810:	611a      	str	r2, [r3, #16]

	I2C1->CR1 |= I2C_CR1_PE;
 8000812:	4b05      	ldr	r3, [pc, #20]	@ (8000828 <I2C_init1+0x44>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a04      	ldr	r2, [pc, #16]	@ (8000828 <I2C_init1+0x44>)
 8000818:	f043 0301 	orr.w	r3, r3, #1
 800081c:	6013      	str	r3, [r2, #0]
}
 800081e:	bf00      	nop
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	40005400 	.word	0x40005400
 800082c:	10909cec 	.word	0x10909cec

08000830 <I2C_init2>:

void I2C_init2() {
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
	I2C3->CR1 &= ~I2C_CR1_PE;
 8000834:	4b0f      	ldr	r3, [pc, #60]	@ (8000874 <I2C_init2+0x44>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a0e      	ldr	r2, [pc, #56]	@ (8000874 <I2C_init2+0x44>)
 800083a:	f023 0301 	bic.w	r3, r3, #1
 800083e:	6013      	str	r3, [r2, #0]

	I2C3->CR1 &= ~I2C_CR1_ANFOFF;
 8000840:	4b0c      	ldr	r3, [pc, #48]	@ (8000874 <I2C_init2+0x44>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a0b      	ldr	r2, [pc, #44]	@ (8000874 <I2C_init2+0x44>)
 8000846:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800084a:	6013      	str	r3, [r2, #0]
	I2C3->CR1 &= ~I2C_CR1_NOSTRETCH;
 800084c:	4b09      	ldr	r3, [pc, #36]	@ (8000874 <I2C_init2+0x44>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a08      	ldr	r2, [pc, #32]	@ (8000874 <I2C_init2+0x44>)
 8000852:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000856:	6013      	str	r3, [r2, #0]

	I2C3->TIMINGR = 0x10909CEC;
 8000858:	4b06      	ldr	r3, [pc, #24]	@ (8000874 <I2C_init2+0x44>)
 800085a:	4a07      	ldr	r2, [pc, #28]	@ (8000878 <I2C_init2+0x48>)
 800085c:	611a      	str	r2, [r3, #16]

	I2C3->CR1 |= I2C_CR1_PE;
 800085e:	4b05      	ldr	r3, [pc, #20]	@ (8000874 <I2C_init2+0x44>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4a04      	ldr	r2, [pc, #16]	@ (8000874 <I2C_init2+0x44>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	6013      	str	r3, [r2, #0]
}
 800086a:	bf00      	nop
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr
 8000874:	40005c00 	.word	0x40005c00
 8000878:	10909cec 	.word	0x10909cec

0800087c <N2C_Config1>:

/******************************* NUNCHUCK #1 ********************************/

void N2C_Config1() {
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000882:	2300      	movs	r3, #0
 8000884:	717b      	strb	r3, [r7, #5]
	uint8_t step = 1;
 8000886:	2301      	movs	r3, #1
 8000888:	71fb      	strb	r3, [r7, #7]
	uint8_t byteSender = 0;
 800088a:	2300      	movs	r3, #0
 800088c:	71bb      	strb	r3, [r7, #6]

	for (byteSender = 0; byteSender <= 1; byteSender++) {
 800088e:	2300      	movs	r3, #0
 8000890:	71bb      	strb	r3, [r7, #6]
 8000892:	e060      	b.n	8000956 <N2C_Config1+0xda>
		I2C_init1();
 8000894:	f7ff ffa6 	bl	80007e4 <I2C_init1>

		/* Clear and then set AUTOEND bit to 1 */
		I2C1->CR2 &= ~(I2C_CR2_AUTOEND);
 8000898:	4b33      	ldr	r3, [pc, #204]	@ (8000968 <N2C_Config1+0xec>)
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	4a32      	ldr	r2, [pc, #200]	@ (8000968 <N2C_Config1+0xec>)
 800089e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80008a2:	6053      	str	r3, [r2, #4]
		I2C1->CR2 |= (I2C_CR2_AUTOEND);
 80008a4:	4b30      	ldr	r3, [pc, #192]	@ (8000968 <N2C_Config1+0xec>)
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	4a2f      	ldr	r2, [pc, #188]	@ (8000968 <N2C_Config1+0xec>)
 80008aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80008ae:	6053      	str	r3, [r2, #4]

		/* NBYTES = 2 (Amount of Data Needed to Be Sent) */
		/* SADD = Slave Address for Nunchuck */
		I2C1->CR2 &= ~((I2C_CR2_NBYTES_Msk) | I2C_CR2_SADD_Msk);
 80008b0:	4b2d      	ldr	r3, [pc, #180]	@ (8000968 <N2C_Config1+0xec>)
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	4a2c      	ldr	r2, [pc, #176]	@ (8000968 <N2C_Config1+0xec>)
 80008b6:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 80008ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80008be:	6053      	str	r3, [r2, #4]
		I2C1->CR2 |= (2 << I2C_CR2_NBYTES_Pos);
 80008c0:	4b29      	ldr	r3, [pc, #164]	@ (8000968 <N2C_Config1+0xec>)
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	4a28      	ldr	r2, [pc, #160]	@ (8000968 <N2C_Config1+0xec>)
 80008c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008ca:	6053      	str	r3, [r2, #4]

		/* Write Mode */
		I2C1->CR2 &= ~I2C_CR2_RD_WRN;
 80008cc:	4b26      	ldr	r3, [pc, #152]	@ (8000968 <N2C_Config1+0xec>)
 80008ce:	685b      	ldr	r3, [r3, #4]
 80008d0:	4a25      	ldr	r2, [pc, #148]	@ (8000968 <N2C_Config1+0xec>)
 80008d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80008d6:	6053      	str	r3, [r2, #4]

		/* Send Slave Address (0x52) */
		I2C1->CR2 |= (N2C_ADDR << 1);
 80008d8:	4b23      	ldr	r3, [pc, #140]	@ (8000968 <N2C_Config1+0xec>)
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	4a22      	ldr	r2, [pc, #136]	@ (8000968 <N2C_Config1+0xec>)
 80008de:	f043 03a4 	orr.w	r3, r3, #164	@ 0xa4
 80008e2:	6053      	str	r3, [r2, #4]

		/* Set START bit to 1 */
		I2C1->CR2 |= I2C_CR2_START;
 80008e4:	4b20      	ldr	r3, [pc, #128]	@ (8000968 <N2C_Config1+0xec>)
 80008e6:	685b      	ldr	r3, [r3, #4]
 80008e8:	4a1f      	ldr	r2, [pc, #124]	@ (8000968 <N2C_Config1+0xec>)
 80008ea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008ee:	6053      	str	r3, [r2, #4]

		/* Wait for ACK */
		while (!(I2C1->ISR & I2C_ISR_TXIS))
 80008f0:	bf00      	nop
 80008f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000968 <N2C_Config1+0xec>)
 80008f4:	699b      	ldr	r3, [r3, #24]
 80008f6:	f003 0302 	and.w	r3, r3, #2
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d0f9      	beq.n	80008f2 <N2C_Config1+0x76>
			;

		/* Get Data */
		data = N2C_data(step);
 80008fe:	79fb      	ldrb	r3, [r7, #7]
 8000900:	4618      	mov	r0, r3
 8000902:	f000 f9e3 	bl	8000ccc <N2C_data>
 8000906:	4603      	mov	r3, r0
 8000908:	717b      	strb	r3, [r7, #5]

		/* Send Data */
		I2C1->TXDR = data;
 800090a:	4a17      	ldr	r2, [pc, #92]	@ (8000968 <N2C_Config1+0xec>)
 800090c:	797b      	ldrb	r3, [r7, #5]
 800090e:	6293      	str	r3, [r2, #40]	@ 0x28

		/* Wait for ACK */
		while (!(I2C1->ISR & I2C_ISR_TXIS))
 8000910:	bf00      	nop
 8000912:	4b15      	ldr	r3, [pc, #84]	@ (8000968 <N2C_Config1+0xec>)
 8000914:	699b      	ldr	r3, [r3, #24]
 8000916:	f003 0302 	and.w	r3, r3, #2
 800091a:	2b00      	cmp	r3, #0
 800091c:	d0f9      	beq.n	8000912 <N2C_Config1+0x96>
			;

		/* Increment step (To send 2nd Byte) */
		step++;
 800091e:	79fb      	ldrb	r3, [r7, #7]
 8000920:	3301      	adds	r3, #1
 8000922:	71fb      	strb	r3, [r7, #7]

		/* Get Data */
		data = N2C_data(step);
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	4618      	mov	r0, r3
 8000928:	f000 f9d0 	bl	8000ccc <N2C_data>
 800092c:	4603      	mov	r3, r0
 800092e:	717b      	strb	r3, [r7, #5]

		/* Send Data */
		I2C1->TXDR = data;
 8000930:	4a0d      	ldr	r2, [pc, #52]	@ (8000968 <N2C_Config1+0xec>)
 8000932:	797b      	ldrb	r3, [r7, #5]
 8000934:	6293      	str	r3, [r2, #40]	@ 0x28

		/* Wait for STOPF */
		while (!(I2C1->ISR & I2C_ISR_STOPF))
 8000936:	bf00      	nop
 8000938:	4b0b      	ldr	r3, [pc, #44]	@ (8000968 <N2C_Config1+0xec>)
 800093a:	699b      	ldr	r3, [r3, #24]
 800093c:	f003 0320 	and.w	r3, r3, #32
 8000940:	2b00      	cmp	r3, #0
 8000942:	d0f9      	beq.n	8000938 <N2C_Config1+0xbc>
			;

		/* Increment step (To send 2nd data when byteSender is 0) */
		step++;
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	3301      	adds	r3, #1
 8000948:	71fb      	strb	r3, [r7, #7]

		/* Delay for 1ms */
		vTaskDelay(pdMS_TO_TICKS(10));
 800094a:	200a      	movs	r0, #10
 800094c:	f002 ff80 	bl	8003850 <vTaskDelay>
	for (byteSender = 0; byteSender <= 1; byteSender++) {
 8000950:	79bb      	ldrb	r3, [r7, #6]
 8000952:	3301      	adds	r3, #1
 8000954:	71bb      	strb	r3, [r7, #6]
 8000956:	79bb      	ldrb	r3, [r7, #6]
 8000958:	2b01      	cmp	r3, #1
 800095a:	d99b      	bls.n	8000894 <N2C_Config1+0x18>
	}
}
 800095c:	bf00      	nop
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40005400 	.word	0x40005400

0800096c <N2C_Read1>:

void N2C_Read1(uint8_t *measurments) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b084      	sub	sp, #16
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	uint8_t step = 5;
 8000974:	2305      	movs	r3, #5
 8000976:	73bb      	strb	r3, [r7, #14]
	uint8_t data = 0;
 8000978:	2300      	movs	r3, #0
 800097a:	737b      	strb	r3, [r7, #13]

	///// Write Reading Byte /////

	I2C_init1();
 800097c:	f7ff ff32 	bl	80007e4 <I2C_init1>

	I2C1->CR2 = 0;
 8000980:	4b47      	ldr	r3, [pc, #284]	@ (8000aa0 <N2C_Read1+0x134>)
 8000982:	2200      	movs	r2, #0
 8000984:	605a      	str	r2, [r3, #4]

	/* Set AUTOEND bit to 1 */
	I2C1->CR2 |= I2C_CR2_AUTOEND;
 8000986:	4b46      	ldr	r3, [pc, #280]	@ (8000aa0 <N2C_Read1+0x134>)
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	4a45      	ldr	r2, [pc, #276]	@ (8000aa0 <N2C_Read1+0x134>)
 800098c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000990:	6053      	str	r3, [r2, #4]

	/* NBYTES = (Amount of Data Needed to Be Sent) */
	/* SADD = Slave Address for Nunchuck */
	I2C1->CR2 &= ~((I2C_CR2_NBYTES_Msk) | I2C_CR2_SADD_Msk);
 8000992:	4b43      	ldr	r3, [pc, #268]	@ (8000aa0 <N2C_Read1+0x134>)
 8000994:	685b      	ldr	r3, [r3, #4]
 8000996:	4a42      	ldr	r2, [pc, #264]	@ (8000aa0 <N2C_Read1+0x134>)
 8000998:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 800099c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80009a0:	6053      	str	r3, [r2, #4]

	/* NBYTES = 1 */
	I2C1->CR2 |= (1 << I2C_CR2_NBYTES_Pos);
 80009a2:	4b3f      	ldr	r3, [pc, #252]	@ (8000aa0 <N2C_Read1+0x134>)
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	4a3e      	ldr	r2, [pc, #248]	@ (8000aa0 <N2C_Read1+0x134>)
 80009a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80009ac:	6053      	str	r3, [r2, #4]

	/* Set RD_WRN bit to write */
	I2C1->CR2 &= ~I2C_CR2_RD_WRN;
 80009ae:	4b3c      	ldr	r3, [pc, #240]	@ (8000aa0 <N2C_Read1+0x134>)
 80009b0:	685b      	ldr	r3, [r3, #4]
 80009b2:	4a3b      	ldr	r2, [pc, #236]	@ (8000aa0 <N2C_Read1+0x134>)
 80009b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80009b8:	6053      	str	r3, [r2, #4]

	/* Send Address */
	I2C1->CR2 |= (N2C_ADDR << 1);
 80009ba:	4b39      	ldr	r3, [pc, #228]	@ (8000aa0 <N2C_Read1+0x134>)
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	4a38      	ldr	r2, [pc, #224]	@ (8000aa0 <N2C_Read1+0x134>)
 80009c0:	f043 03a4 	orr.w	r3, r3, #164	@ 0xa4
 80009c4:	6053      	str	r3, [r2, #4]

	/* Set START bit to 1 */
	I2C1->CR2 |= I2C_CR2_START;
 80009c6:	4b36      	ldr	r3, [pc, #216]	@ (8000aa0 <N2C_Read1+0x134>)
 80009c8:	685b      	ldr	r3, [r3, #4]
 80009ca:	4a35      	ldr	r2, [pc, #212]	@ (8000aa0 <N2C_Read1+0x134>)
 80009cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80009d0:	6053      	str	r3, [r2, #4]

	/* Wait for ACK */
	while (!(I2C1->ISR & I2C_ISR_TXIS))
 80009d2:	bf00      	nop
 80009d4:	4b32      	ldr	r3, [pc, #200]	@ (8000aa0 <N2C_Read1+0x134>)
 80009d6:	699b      	ldr	r3, [r3, #24]
 80009d8:	f003 0302 	and.w	r3, r3, #2
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d0f9      	beq.n	80009d4 <N2C_Read1+0x68>
		;

	/* Get Data */
	data = N2C_data(step);
 80009e0:	7bbb      	ldrb	r3, [r7, #14]
 80009e2:	4618      	mov	r0, r3
 80009e4:	f000 f972 	bl	8000ccc <N2C_data>
 80009e8:	4603      	mov	r3, r0
 80009ea:	737b      	strb	r3, [r7, #13]

	/* Send Data */
	I2C1->TXDR |= data;
 80009ec:	4b2c      	ldr	r3, [pc, #176]	@ (8000aa0 <N2C_Read1+0x134>)
 80009ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80009f0:	7b7b      	ldrb	r3, [r7, #13]
 80009f2:	492b      	ldr	r1, [pc, #172]	@ (8000aa0 <N2C_Read1+0x134>)
 80009f4:	4313      	orrs	r3, r2
 80009f6:	628b      	str	r3, [r1, #40]	@ 0x28

	/* Wait for STOPF */
	while (!(I2C1->ISR & I2C_ISR_STOPF))
 80009f8:	bf00      	nop
 80009fa:	4b29      	ldr	r3, [pc, #164]	@ (8000aa0 <N2C_Read1+0x134>)
 80009fc:	699b      	ldr	r3, [r3, #24]
 80009fe:	f003 0320 	and.w	r3, r3, #32
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d0f9      	beq.n	80009fa <N2C_Read1+0x8e>
		;

	/* Delay for 1ms */
	vTaskDelay(pdMS_TO_TICKS(10));
 8000a06:	200a      	movs	r0, #10
 8000a08:	f002 ff22 	bl	8003850 <vTaskDelay>

	///// Read Measurements /////

	I2C1->CR2 &= ~I2C_CR2_AUTOEND;
 8000a0c:	4b24      	ldr	r3, [pc, #144]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	4a23      	ldr	r2, [pc, #140]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a12:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000a16:	6053      	str	r3, [r2, #4]
	/* Set AUTOEND bit to 1 */
	//I2C1 -> CR2 |= I2C_CR2_AUTOEND;
	/* NBYTES = (Amount of Data Needed to Be Sent) */
	/* SADD = Slave Address for Nunchuck */
	I2C1->CR2 &= ~((I2C_CR2_NBYTES_Msk) | I2C_CR2_SADD_Msk);
 8000a18:	4b21      	ldr	r3, [pc, #132]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	4a20      	ldr	r2, [pc, #128]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a1e:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8000a22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000a26:	6053      	str	r3, [r2, #4]

	/* NBYTES = 6 */
	I2C1->CR2 |= (6 << I2C_CR2_NBYTES_Pos);
 8000a28:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a2e:	f443 23c0 	orr.w	r3, r3, #393216	@ 0x60000
 8000a32:	6053      	str	r3, [r2, #4]

	/* Set RD_WRN bit to read */
	I2C1->CR2 |= I2C_CR2_RD_WRN;
 8000a34:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	4a19      	ldr	r2, [pc, #100]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a3e:	6053      	str	r3, [r2, #4]

	/* Send Address */
	I2C1->CR2 |= (N2C_ADDR << 1);
 8000a40:	4b17      	ldr	r3, [pc, #92]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	4a16      	ldr	r2, [pc, #88]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a46:	f043 03a4 	orr.w	r3, r3, #164	@ 0xa4
 8000a4a:	6053      	str	r3, [r2, #4]

	/* Set START bit to 1 */
	I2C1->CR2 |= I2C_CR2_START;
 8000a4c:	4b14      	ldr	r3, [pc, #80]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	4a13      	ldr	r2, [pc, #76]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a52:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a56:	6053      	str	r3, [r2, #4]

	for (uint8_t i = 0; i < 6; i++) {
 8000a58:	2300      	movs	r3, #0
 8000a5a:	73fb      	strb	r3, [r7, #15]
 8000a5c:	e010      	b.n	8000a80 <N2C_Read1+0x114>
		/* Wait until byte is received */
		while (!(I2C1->ISR & I2C_ISR_RXNE))
 8000a5e:	bf00      	nop
 8000a60:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a62:	699b      	ldr	r3, [r3, #24]
 8000a64:	f003 0304 	and.w	r3, r3, #4
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d0f9      	beq.n	8000a60 <N2C_Read1+0xf4>
			;

		/* Receive byte */
		measurments[i] = I2C1->RXDR;
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a6e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000a70:	7bfb      	ldrb	r3, [r7, #15]
 8000a72:	687a      	ldr	r2, [r7, #4]
 8000a74:	4413      	add	r3, r2
 8000a76:	b2ca      	uxtb	r2, r1
 8000a78:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 6; i++) {
 8000a7a:	7bfb      	ldrb	r3, [r7, #15]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	73fb      	strb	r3, [r7, #15]
 8000a80:	7bfb      	ldrb	r3, [r7, #15]
 8000a82:	2b05      	cmp	r3, #5
 8000a84:	d9eb      	bls.n	8000a5e <N2C_Read1+0xf2>
	}

	I2C1->CR2 |= (I2C_CR2_STOP);
 8000a86:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	4a05      	ldr	r2, [pc, #20]	@ (8000aa0 <N2C_Read1+0x134>)
 8000a8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a90:	6053      	str	r3, [r2, #4]

	//HAL_Delay(1);
	vTaskDelay(pdMS_TO_TICKS(10));
 8000a92:	200a      	movs	r0, #10
 8000a94:	f002 fedc 	bl	8003850 <vTaskDelay>
}
 8000a98:	bf00      	nop
 8000a9a:	3710      	adds	r7, #16
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40005400 	.word	0x40005400

08000aa4 <N2C_Config2>:

/******************************* NUNCHUCK #2 ********************************/

void N2C_Config2() {
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
	uint8_t data = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	717b      	strb	r3, [r7, #5]
	uint8_t step = 1;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	71fb      	strb	r3, [r7, #7]
	uint8_t byteSender = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	71bb      	strb	r3, [r7, #6]

	for (byteSender = 0; byteSender <= 1; byteSender++) {
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	71bb      	strb	r3, [r7, #6]
 8000aba:	e060      	b.n	8000b7e <N2C_Config2+0xda>
		I2C_init2();
 8000abc:	f7ff feb8 	bl	8000830 <I2C_init2>

		/* Clear and then set AUTOEND bit to 1 */
		I2C3->CR2 &= ~(I2C_CR2_AUTOEND);
 8000ac0:	4b33      	ldr	r3, [pc, #204]	@ (8000b90 <N2C_Config2+0xec>)
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	4a32      	ldr	r2, [pc, #200]	@ (8000b90 <N2C_Config2+0xec>)
 8000ac6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000aca:	6053      	str	r3, [r2, #4]
		I2C3->CR2 |= (I2C_CR2_AUTOEND);
 8000acc:	4b30      	ldr	r3, [pc, #192]	@ (8000b90 <N2C_Config2+0xec>)
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	4a2f      	ldr	r2, [pc, #188]	@ (8000b90 <N2C_Config2+0xec>)
 8000ad2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ad6:	6053      	str	r3, [r2, #4]

		/* NBYTES = 2 (Amount of Data Needed to Be Sent) */
		/* SADD = Slave Address for Nunchuck */
		I2C3->CR2 &= ~((I2C_CR2_NBYTES_Msk) | I2C_CR2_SADD_Msk);
 8000ad8:	4b2d      	ldr	r3, [pc, #180]	@ (8000b90 <N2C_Config2+0xec>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	4a2c      	ldr	r2, [pc, #176]	@ (8000b90 <N2C_Config2+0xec>)
 8000ade:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8000ae2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000ae6:	6053      	str	r3, [r2, #4]
		I2C3->CR2 |= (2 << I2C_CR2_NBYTES_Pos);
 8000ae8:	4b29      	ldr	r3, [pc, #164]	@ (8000b90 <N2C_Config2+0xec>)
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	4a28      	ldr	r2, [pc, #160]	@ (8000b90 <N2C_Config2+0xec>)
 8000aee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000af2:	6053      	str	r3, [r2, #4]

		/* Write Mode */
		I2C3->CR2 &= ~I2C_CR2_RD_WRN;
 8000af4:	4b26      	ldr	r3, [pc, #152]	@ (8000b90 <N2C_Config2+0xec>)
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	4a25      	ldr	r2, [pc, #148]	@ (8000b90 <N2C_Config2+0xec>)
 8000afa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000afe:	6053      	str	r3, [r2, #4]

		/* Send Slave Address (0x52) */
		I2C3->CR2 |= (N2C_ADDR << 1);
 8000b00:	4b23      	ldr	r3, [pc, #140]	@ (8000b90 <N2C_Config2+0xec>)
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	4a22      	ldr	r2, [pc, #136]	@ (8000b90 <N2C_Config2+0xec>)
 8000b06:	f043 03a4 	orr.w	r3, r3, #164	@ 0xa4
 8000b0a:	6053      	str	r3, [r2, #4]

		/* Set START bit to 1 */
		I2C3->CR2 |= I2C_CR2_START;
 8000b0c:	4b20      	ldr	r3, [pc, #128]	@ (8000b90 <N2C_Config2+0xec>)
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	4a1f      	ldr	r2, [pc, #124]	@ (8000b90 <N2C_Config2+0xec>)
 8000b12:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000b16:	6053      	str	r3, [r2, #4]

		/* Wait for ACK */
		while (!(I2C3->ISR & I2C_ISR_TXIS))
 8000b18:	bf00      	nop
 8000b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000b90 <N2C_Config2+0xec>)
 8000b1c:	699b      	ldr	r3, [r3, #24]
 8000b1e:	f003 0302 	and.w	r3, r3, #2
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d0f9      	beq.n	8000b1a <N2C_Config2+0x76>
			;

		/* Get Data */
		data = N2C_data(step);
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f000 f8cf 	bl	8000ccc <N2C_data>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	717b      	strb	r3, [r7, #5]

		/* Send Data */
		I2C3->TXDR = data;
 8000b32:	4a17      	ldr	r2, [pc, #92]	@ (8000b90 <N2C_Config2+0xec>)
 8000b34:	797b      	ldrb	r3, [r7, #5]
 8000b36:	6293      	str	r3, [r2, #40]	@ 0x28

		/* Wait for ACK */
		while (!(I2C3->ISR & I2C_ISR_TXIS))
 8000b38:	bf00      	nop
 8000b3a:	4b15      	ldr	r3, [pc, #84]	@ (8000b90 <N2C_Config2+0xec>)
 8000b3c:	699b      	ldr	r3, [r3, #24]
 8000b3e:	f003 0302 	and.w	r3, r3, #2
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d0f9      	beq.n	8000b3a <N2C_Config2+0x96>
			;

		/* Increment step (To send 2nd Byte) */
		step++;
 8000b46:	79fb      	ldrb	r3, [r7, #7]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	71fb      	strb	r3, [r7, #7]

		/* Get Data */
		data = N2C_data(step);
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 f8bc 	bl	8000ccc <N2C_data>
 8000b54:	4603      	mov	r3, r0
 8000b56:	717b      	strb	r3, [r7, #5]

		/* Send Data */
		I2C3->TXDR = data;
 8000b58:	4a0d      	ldr	r2, [pc, #52]	@ (8000b90 <N2C_Config2+0xec>)
 8000b5a:	797b      	ldrb	r3, [r7, #5]
 8000b5c:	6293      	str	r3, [r2, #40]	@ 0x28

		/* Wait for STOPF */
		while (!(I2C3->ISR & I2C_ISR_STOPF))
 8000b5e:	bf00      	nop
 8000b60:	4b0b      	ldr	r3, [pc, #44]	@ (8000b90 <N2C_Config2+0xec>)
 8000b62:	699b      	ldr	r3, [r3, #24]
 8000b64:	f003 0320 	and.w	r3, r3, #32
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d0f9      	beq.n	8000b60 <N2C_Config2+0xbc>
			;

		/* Increment step (To send 2nd data when byteSender is 0) */
		step++;
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	71fb      	strb	r3, [r7, #7]

		/* Delay for 1ms */
		//HAL_Delay(1);
		vTaskDelay(pdMS_TO_TICKS(10));
 8000b72:	200a      	movs	r0, #10
 8000b74:	f002 fe6c 	bl	8003850 <vTaskDelay>
	for (byteSender = 0; byteSender <= 1; byteSender++) {
 8000b78:	79bb      	ldrb	r3, [r7, #6]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	71bb      	strb	r3, [r7, #6]
 8000b7e:	79bb      	ldrb	r3, [r7, #6]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d99b      	bls.n	8000abc <N2C_Config2+0x18>
	}
}
 8000b84:	bf00      	nop
 8000b86:	bf00      	nop
 8000b88:	3708      	adds	r7, #8
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40005c00 	.word	0x40005c00

08000b94 <N2C_Read2>:

void N2C_Read2(uint8_t *measurments) {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b084      	sub	sp, #16
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
	uint8_t step = 5;
 8000b9c:	2305      	movs	r3, #5
 8000b9e:	73bb      	strb	r3, [r7, #14]
	uint8_t data = 0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	737b      	strb	r3, [r7, #13]

	///// Write Reading Byte /////

	I2C_init2();
 8000ba4:	f7ff fe44 	bl	8000830 <I2C_init2>

	I2C3->CR2 = 0;
 8000ba8:	4b47      	ldr	r3, [pc, #284]	@ (8000cc8 <N2C_Read2+0x134>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	605a      	str	r2, [r3, #4]

	/* Set AUTOEND bit to 1 */
	I2C3->CR2 |= I2C_CR2_AUTOEND;
 8000bae:	4b46      	ldr	r3, [pc, #280]	@ (8000cc8 <N2C_Read2+0x134>)
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	4a45      	ldr	r2, [pc, #276]	@ (8000cc8 <N2C_Read2+0x134>)
 8000bb4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000bb8:	6053      	str	r3, [r2, #4]

	/* NBYTES = (Amount of Data Needed to Be Sent) */
	/* SADD = Slave Address for Nunchuck */
	I2C3->CR2 &= ~((I2C_CR2_NBYTES_Msk) | I2C_CR2_SADD_Msk);
 8000bba:	4b43      	ldr	r3, [pc, #268]	@ (8000cc8 <N2C_Read2+0x134>)
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	4a42      	ldr	r2, [pc, #264]	@ (8000cc8 <N2C_Read2+0x134>)
 8000bc0:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8000bc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000bc8:	6053      	str	r3, [r2, #4]

	/* NBYTES = 1 */
	I2C3->CR2 |= (1 << I2C_CR2_NBYTES_Pos);
 8000bca:	4b3f      	ldr	r3, [pc, #252]	@ (8000cc8 <N2C_Read2+0x134>)
 8000bcc:	685b      	ldr	r3, [r3, #4]
 8000bce:	4a3e      	ldr	r2, [pc, #248]	@ (8000cc8 <N2C_Read2+0x134>)
 8000bd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000bd4:	6053      	str	r3, [r2, #4]

	/* Set RD_WRN bit to write */
	I2C3->CR2 &= ~I2C_CR2_RD_WRN;
 8000bd6:	4b3c      	ldr	r3, [pc, #240]	@ (8000cc8 <N2C_Read2+0x134>)
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	4a3b      	ldr	r2, [pc, #236]	@ (8000cc8 <N2C_Read2+0x134>)
 8000bdc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000be0:	6053      	str	r3, [r2, #4]

	/* Send Address */
	I2C3->CR2 |= (N2C_ADDR << 1);
 8000be2:	4b39      	ldr	r3, [pc, #228]	@ (8000cc8 <N2C_Read2+0x134>)
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	4a38      	ldr	r2, [pc, #224]	@ (8000cc8 <N2C_Read2+0x134>)
 8000be8:	f043 03a4 	orr.w	r3, r3, #164	@ 0xa4
 8000bec:	6053      	str	r3, [r2, #4]

	/* Set START bit to 1 */
	I2C3->CR2 |= I2C_CR2_START;
 8000bee:	4b36      	ldr	r3, [pc, #216]	@ (8000cc8 <N2C_Read2+0x134>)
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	4a35      	ldr	r2, [pc, #212]	@ (8000cc8 <N2C_Read2+0x134>)
 8000bf4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000bf8:	6053      	str	r3, [r2, #4]

	/* Wait for ACK */
	while (!(I2C3->ISR & I2C_ISR_TXIS))
 8000bfa:	bf00      	nop
 8000bfc:	4b32      	ldr	r3, [pc, #200]	@ (8000cc8 <N2C_Read2+0x134>)
 8000bfe:	699b      	ldr	r3, [r3, #24]
 8000c00:	f003 0302 	and.w	r3, r3, #2
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d0f9      	beq.n	8000bfc <N2C_Read2+0x68>
		;

	/* Get Data */
	data = N2C_data(step);
 8000c08:	7bbb      	ldrb	r3, [r7, #14]
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f000 f85e 	bl	8000ccc <N2C_data>
 8000c10:	4603      	mov	r3, r0
 8000c12:	737b      	strb	r3, [r7, #13]

	/* Send Data */
	I2C3->TXDR |= data;
 8000c14:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000c18:	7b7b      	ldrb	r3, [r7, #13]
 8000c1a:	492b      	ldr	r1, [pc, #172]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	628b      	str	r3, [r1, #40]	@ 0x28

	/* Wait for STOPF */
	while (!(I2C3->ISR & I2C_ISR_STOPF))
 8000c20:	bf00      	nop
 8000c22:	4b29      	ldr	r3, [pc, #164]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c24:	699b      	ldr	r3, [r3, #24]
 8000c26:	f003 0320 	and.w	r3, r3, #32
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d0f9      	beq.n	8000c22 <N2C_Read2+0x8e>
		;

	/* Delay for 1ms */
	//HAL_Delay(1);
	vTaskDelay(pdMS_TO_TICKS(10));
 8000c2e:	200a      	movs	r0, #10
 8000c30:	f002 fe0e 	bl	8003850 <vTaskDelay>

	///// Read Measurements /////

	I2C3->CR2 &= ~I2C_CR2_AUTOEND;
 8000c34:	4b24      	ldr	r3, [pc, #144]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	4a23      	ldr	r2, [pc, #140]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c3a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000c3e:	6053      	str	r3, [r2, #4]
	/* Set AUTOEND bit to 1 */
	//I2C3 -> CR2 |= I2C_CR2_AUTOEND;
	/* NBYTES = (Amount of Data Needed to Be Sent) */
	/* SADD = Slave Address for Nunchuck */
	I2C3->CR2 &= ~((I2C_CR2_NBYTES_Msk) | I2C_CR2_SADD_Msk);
 8000c40:	4b21      	ldr	r3, [pc, #132]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	4a20      	ldr	r2, [pc, #128]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c46:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8000c4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000c4e:	6053      	str	r3, [r2, #4]

	/* NBYTES = 6 */
	I2C3->CR2 |= (6 << I2C_CR2_NBYTES_Pos);
 8000c50:	4b1d      	ldr	r3, [pc, #116]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	4a1c      	ldr	r2, [pc, #112]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c56:	f443 23c0 	orr.w	r3, r3, #393216	@ 0x60000
 8000c5a:	6053      	str	r3, [r2, #4]

	/* Set RD_WRN bit to read */
	I2C3->CR2 |= I2C_CR2_RD_WRN;
 8000c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	4a19      	ldr	r2, [pc, #100]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c62:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c66:	6053      	str	r3, [r2, #4]

	/* Send Address */
	I2C3->CR2 |= (N2C_ADDR << 1);
 8000c68:	4b17      	ldr	r3, [pc, #92]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	4a16      	ldr	r2, [pc, #88]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c6e:	f043 03a4 	orr.w	r3, r3, #164	@ 0xa4
 8000c72:	6053      	str	r3, [r2, #4]

	/* Set START bit to 1 */
	I2C3->CR2 |= I2C_CR2_START;
 8000c74:	4b14      	ldr	r3, [pc, #80]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	4a13      	ldr	r2, [pc, #76]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c7a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000c7e:	6053      	str	r3, [r2, #4]

	for (uint8_t i = 0; i < 6; i++) {
 8000c80:	2300      	movs	r3, #0
 8000c82:	73fb      	strb	r3, [r7, #15]
 8000c84:	e010      	b.n	8000ca8 <N2C_Read2+0x114>
		/* Wait until byte is received */
		while (!(I2C3->ISR & I2C_ISR_RXNE))
 8000c86:	bf00      	nop
 8000c88:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c8a:	699b      	ldr	r3, [r3, #24]
 8000c8c:	f003 0304 	and.w	r3, r3, #4
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d0f9      	beq.n	8000c88 <N2C_Read2+0xf4>
			;

		/* Receive byte */
		measurments[i] = I2C3->RXDR;
 8000c94:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc8 <N2C_Read2+0x134>)
 8000c96:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
 8000c9a:	687a      	ldr	r2, [r7, #4]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	b2ca      	uxtb	r2, r1
 8000ca0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 6; i++) {
 8000ca2:	7bfb      	ldrb	r3, [r7, #15]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	73fb      	strb	r3, [r7, #15]
 8000ca8:	7bfb      	ldrb	r3, [r7, #15]
 8000caa:	2b05      	cmp	r3, #5
 8000cac:	d9eb      	bls.n	8000c86 <N2C_Read2+0xf2>
	}

	I2C3->CR2 |= (I2C_CR2_STOP);
 8000cae:	4b06      	ldr	r3, [pc, #24]	@ (8000cc8 <N2C_Read2+0x134>)
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	4a05      	ldr	r2, [pc, #20]	@ (8000cc8 <N2C_Read2+0x134>)
 8000cb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cb8:	6053      	str	r3, [r2, #4]

	//HAL_Delay(1);
	vTaskDelay(pdMS_TO_TICKS(10));
 8000cba:	200a      	movs	r0, #10
 8000cbc:	f002 fdc8 	bl	8003850 <vTaskDelay>
}
 8000cc0:	bf00      	nop
 8000cc2:	3710      	adds	r7, #16
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40005c00 	.word	0x40005c00

08000ccc <N2C_data>:

/* Returns the appropriate byte to be sent over I2C */
uint8_t N2C_data(uint8_t step) {
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	71fb      	strb	r3, [r7, #7]
	uint8_t data;

	switch (step) {
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	3b01      	subs	r3, #1
 8000cda:	2b04      	cmp	r3, #4
 8000cdc:	d818      	bhi.n	8000d10 <N2C_data+0x44>
 8000cde:	a201      	add	r2, pc, #4	@ (adr r2, 8000ce4 <N2C_data+0x18>)
 8000ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ce4:	08000cf9 	.word	0x08000cf9
 8000ce8:	08000cff 	.word	0x08000cff
 8000cec:	08000d05 	.word	0x08000d05
 8000cf0:	08000d0b 	.word	0x08000d0b
 8000cf4:	08000d0b 	.word	0x08000d0b
	case 1:
		data = 0xF0;
 8000cf8:	23f0      	movs	r3, #240	@ 0xf0
 8000cfa:	73fb      	strb	r3, [r7, #15]
		break;
 8000cfc:	e008      	b.n	8000d10 <N2C_data+0x44>
	case 2:
		data = 0x55;
 8000cfe:	2355      	movs	r3, #85	@ 0x55
 8000d00:	73fb      	strb	r3, [r7, #15]
		break;
 8000d02:	e005      	b.n	8000d10 <N2C_data+0x44>
	case 3:
		data = 0xFB;
 8000d04:	23fb      	movs	r3, #251	@ 0xfb
 8000d06:	73fb      	strb	r3, [r7, #15]
		break;
 8000d08:	e002      	b.n	8000d10 <N2C_data+0x44>
	case 4:
	case 5:
		data = 0x00;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	73fb      	strb	r3, [r7, #15]
		break;
 8000d0e:	bf00      	nop
	}

	return data;
 8000d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	3714      	adds	r7, #20
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop

08000d20 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af02      	add	r7, sp, #8
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000d26:	f000 fab2 	bl	800128e <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000d2a:	f000 f887 	bl	8000e3c <SystemClock_Config>

	/* Set up RTOS */

	/* Create the tasks */
	retVal = xTaskCreate(Task1, "Set Up Program", configMINIMAL_STACK_SIZE * 2,
 8000d2e:	4b19      	ldr	r3, [pc, #100]	@ (8000d94 <main+0x74>)
 8000d30:	9301      	str	r3, [sp, #4]
 8000d32:	2328      	movs	r3, #40	@ 0x28
 8000d34:	9300      	str	r3, [sp, #0]
 8000d36:	2300      	movs	r3, #0
 8000d38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d3c:	4916      	ldr	r1, [pc, #88]	@ (8000d98 <main+0x78>)
 8000d3e:	4817      	ldr	r0, [pc, #92]	@ (8000d9c <main+0x7c>)
 8000d40:	f002 fbb4 	bl	80034ac <xTaskCreate>
 8000d44:	4603      	mov	r3, r0
 8000d46:	4a16      	ldr	r2, [pc, #88]	@ (8000da0 <main+0x80>)
 8000d48:	6013      	str	r3, [r2, #0]
	NULL, osPriorityHigh, &task1Handler);
	if (retVal != pdPASS) {
 8000d4a:	4b15      	ldr	r3, [pc, #84]	@ (8000da0 <main+0x80>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	2b01      	cmp	r3, #1
 8000d50:	d001      	beq.n	8000d56 <main+0x36>
		while (1)
 8000d52:	bf00      	nop
 8000d54:	e7fd      	b.n	8000d52 <main+0x32>
			;
	} // check if task creation failed

	sendDataSema = xSemaphoreCreateBinary();
 8000d56:	2203      	movs	r2, #3
 8000d58:	2100      	movs	r1, #0
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	f001 fec5 	bl	8002aea <xQueueGenericCreate>
 8000d60:	4603      	mov	r3, r0
 8000d62:	4a10      	ldr	r2, [pc, #64]	@ (8000da4 <main+0x84>)
 8000d64:	6013      	str	r3, [r2, #0]
	if (sendDataSema == NULL) {
 8000d66:	4b0f      	ldr	r3, [pc, #60]	@ (8000da4 <main+0x84>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d101      	bne.n	8000d72 <main+0x52>
		while (1)
 8000d6e:	bf00      	nop
 8000d70:	e7fd      	b.n	8000d6e <main+0x4e>
			;
	} // check if binary semaphore creation failed

	transmitMutex = xSemaphoreCreateMutex();
 8000d72:	2001      	movs	r0, #1
 8000d74:	f001 ff31 	bl	8002bda <xQueueCreateMutex>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	4a0b      	ldr	r2, [pc, #44]	@ (8000da8 <main+0x88>)
 8000d7c:	6013      	str	r3, [r2, #0]
	if (transmitMutex == NULL) {
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000da8 <main+0x88>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d101      	bne.n	8000d8a <main+0x6a>
		while (1)
 8000d86:	bf00      	nop
 8000d88:	e7fd      	b.n	8000d86 <main+0x66>
			;
	} // check if mutex creation failed

	/* Start scheduler */
	vTaskStartScheduler();
 8000d8a:	f002 fd97 	bl	80038bc <vTaskStartScheduler>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	while (1)
 8000d8e:	bf00      	nop
 8000d90:	e7fd      	b.n	8000d8e <main+0x6e>
 8000d92:	bf00      	nop
 8000d94:	20000170 	.word	0x20000170
 8000d98:	08005d24 	.word	0x08005d24
 8000d9c:	08000dad 	.word	0x08000dad
 8000da0:	20000190 	.word	0x20000190
 8000da4:	20000178 	.word	0x20000178
 8000da8:	2000017c 	.word	0x2000017c

08000dac <Task1>:
}

/* Define Tasks --------------------------------------------------------------*/

/* Configure Device */
void Task1(void *argument) {
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af02      	add	r7, sp, #8
 8000db2:	6078      	str	r0, [r7, #4]
	// Infinite Loop
	for (;;) {
		// Configure Peripherals
		UART_Init();
 8000db4:	f000 f9b0 	bl	8001118 <UART_Init>
		I2C_GPIO_Init1();
 8000db8:	f7ff fc84 	bl	80006c4 <I2C_GPIO_Init1>
		I2C_GPIO_Init2();
 8000dbc:	f7ff fcca 	bl	8000754 <I2C_GPIO_Init2>
		N2C_Config1();
 8000dc0:	f7ff fd5c 	bl	800087c <N2C_Config1>
		N2C_Config2();
 8000dc4:	f7ff fe6e 	bl	8000aa4 <N2C_Config2>

		retVal = xTaskCreate(Task2, "Send Data", configMINIMAL_STACK_SIZE * 2,
 8000dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000df8 <Task1+0x4c>)
 8000dca:	9301      	str	r3, [sp, #4]
 8000dcc:	2318      	movs	r3, #24
 8000dce:	9300      	str	r3, [sp, #0]
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000dd6:	4909      	ldr	r1, [pc, #36]	@ (8000dfc <Task1+0x50>)
 8000dd8:	4809      	ldr	r0, [pc, #36]	@ (8000e00 <Task1+0x54>)
 8000dda:	f002 fb67 	bl	80034ac <xTaskCreate>
 8000dde:	4603      	mov	r3, r0
 8000de0:	4a08      	ldr	r2, [pc, #32]	@ (8000e04 <Task1+0x58>)
 8000de2:	6013      	str	r3, [r2, #0]
		NULL, osPriorityNormal, &task2Handler);
		if (retVal != pdPASS) {
 8000de4:	4b07      	ldr	r3, [pc, #28]	@ (8000e04 <Task1+0x58>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d001      	beq.n	8000df0 <Task1+0x44>
			while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <Task1+0x40>
				;
		} // check if task creation failed

		// Task not needed for rest of program duration, so delete it
		vTaskDelete(NULL);
 8000df0:	2000      	movs	r0, #0
 8000df2:	f002 fcb9 	bl	8003768 <vTaskDelete>
		UART_Init();
 8000df6:	e7dd      	b.n	8000db4 <Task1+0x8>
 8000df8:	20000174 	.word	0x20000174
 8000dfc:	08005d34 	.word	0x08005d34
 8000e00:	08000e09 	.word	0x08000e09
 8000e04:	20000190 	.word	0x20000190

08000e08 <Task2>:
	}
}

/* Send Data */
void Task2(void *argument) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
	// Infinite Loop
	for (;;) {
		// Get measurements for Nunchuck #1
		N2C_Read1(measurments1);
 8000e10:	4808      	ldr	r0, [pc, #32]	@ (8000e34 <Task2+0x2c>)
 8000e12:	f7ff fdab 	bl	800096c <N2C_Read1>

		// Get measurements for Nunchuck #2
		N2C_Read2(measurments2);
 8000e16:	4808      	ldr	r0, [pc, #32]	@ (8000e38 <Task2+0x30>)
 8000e18:	f7ff febc 	bl	8000b94 <N2C_Read2>

		// Decode Raw Bytes Measurement into Global Variables
		split_data(measurments1, measurments2);
 8000e1c:	4906      	ldr	r1, [pc, #24]	@ (8000e38 <Task2+0x30>)
 8000e1e:	4805      	ldr	r0, [pc, #20]	@ (8000e34 <Task2+0x2c>)
 8000e20:	f7ff fa26 	bl	8000270 <split_data>

		// Uploads data to serial port
		print_data();
 8000e24:	f7ff fb5c 	bl	80004e0 <print_data>

		// Wait for 5ms
		vTaskDelay(5 / portTICK_PERIOD_MS);
 8000e28:	2005      	movs	r0, #5
 8000e2a:	f002 fd11 	bl	8003850 <vTaskDelay>
		N2C_Read1(measurments1);
 8000e2e:	bf00      	nop
 8000e30:	e7ee      	b.n	8000e10 <Task2+0x8>
 8000e32:	bf00      	nop
 8000e34:	20000180 	.word	0x20000180
 8000e38:	20000188 	.word	0x20000188

08000e3c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b096      	sub	sp, #88	@ 0x58
 8000e40:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	2244      	movs	r2, #68	@ 0x44
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f004 fa34 	bl	80052b8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000e50:	463b      	mov	r3, r7
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
 8000e5c:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8000e5e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e62:	f000 fb3d 	bl	80014e0 <HAL_PWREx_ControlVoltageScaling>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 8000e6c:	f000 f84a 	bl	8000f04 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e70:	2302      	movs	r3, #2
 8000e72:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e78:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e7a:	2310      	movs	r3, #16
 8000e7c:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e7e:	2302      	movs	r3, #2
 8000e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e82:	2302      	movs	r3, #2
 8000e84:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000e86:	2301      	movs	r3, #1
 8000e88:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 10;
 8000e8a:	230a      	movs	r3, #10
 8000e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000e8e:	2307      	movs	r3, #7
 8000e90:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e92:	2302      	movs	r3, #2
 8000e94:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e96:	2302      	movs	r3, #2
 8000e98:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000e9a:	f107 0314 	add.w	r3, r7, #20
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f000 fb74 	bl	800158c <HAL_RCC_OscConfig>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <SystemClock_Config+0x72>
		Error_Handler();
 8000eaa:	f000 f82b 	bl	8000f04 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000eae:	230f      	movs	r3, #15
 8000eb0:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8000ec2:	463b      	mov	r3, r7
 8000ec4:	2104      	movs	r1, #4
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f000 ff3c 	bl	8001d44 <HAL_RCC_ClockConfig>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <SystemClock_Config+0x9a>
		Error_Handler();
 8000ed2:	f000 f817 	bl	8000f04 <Error_Handler>
	}
}
 8000ed6:	bf00      	nop
 8000ed8:	3758      	adds	r7, #88	@ 0x58
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
	...

08000ee0 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM17) {
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a04      	ldr	r2, [pc, #16]	@ (8000f00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d101      	bne.n	8000ef6 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000ef2:	f000 f9e5 	bl	80012c0 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40014800 	.word	0x40014800

08000f04 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f08:	b672      	cpsid	i
}
 8000f0a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f0c:	bf00      	nop
 8000f0e:	e7fd      	b.n	8000f0c <Error_Handler+0x8>

08000f10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f16:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <HAL_MspInit+0x4c>)
 8000f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f1a:	4a10      	ldr	r2, [pc, #64]	@ (8000f5c <HAL_MspInit+0x4c>)
 8000f1c:	f043 0301 	orr.w	r3, r3, #1
 8000f20:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f22:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <HAL_MspInit+0x4c>)
 8000f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	607b      	str	r3, [r7, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <HAL_MspInit+0x4c>)
 8000f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f32:	4a0a      	ldr	r2, [pc, #40]	@ (8000f5c <HAL_MspInit+0x4c>)
 8000f34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f38:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f3a:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <HAL_MspInit+0x4c>)
 8000f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f42:	603b      	str	r3, [r7, #0]
 8000f44:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f46:	2200      	movs	r2, #0
 8000f48:	210f      	movs	r1, #15
 8000f4a:	f06f 0001 	mvn.w	r0, #1
 8000f4e:	f000 fa8f 	bl	8001470 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40021000 	.word	0x40021000

08000f60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b08c      	sub	sp, #48	@ 0x30
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8000f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8001028 <HAL_InitTick+0xc8>)
 8000f70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f72:	4a2d      	ldr	r2, [pc, #180]	@ (8001028 <HAL_InitTick+0xc8>)
 8000f74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f78:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f7a:	4b2b      	ldr	r3, [pc, #172]	@ (8001028 <HAL_InitTick+0xc8>)
 8000f7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f82:	60bb      	str	r3, [r7, #8]
 8000f84:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f86:	f107 020c 	add.w	r2, r7, #12
 8000f8a:	f107 0310 	add.w	r3, r7, #16
 8000f8e:	4611      	mov	r1, r2
 8000f90:	4618      	mov	r0, r3
 8000f92:	f001 f885 	bl	80020a0 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000f96:	f001 f86d 	bl	8002074 <HAL_RCC_GetPCLK2Freq>
 8000f9a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f9e:	4a23      	ldr	r2, [pc, #140]	@ (800102c <HAL_InitTick+0xcc>)
 8000fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa4:	0c9b      	lsrs	r3, r3, #18
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8000faa:	4b21      	ldr	r3, [pc, #132]	@ (8001030 <HAL_InitTick+0xd0>)
 8000fac:	4a21      	ldr	r2, [pc, #132]	@ (8001034 <HAL_InitTick+0xd4>)
 8000fae:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8000fb0:	4b1f      	ldr	r3, [pc, #124]	@ (8001030 <HAL_InitTick+0xd0>)
 8000fb2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fb6:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8000fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8001030 <HAL_InitTick+0xd0>)
 8000fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fbc:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8000fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001030 <HAL_InitTick+0xd0>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001030 <HAL_InitTick+0xd0>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fca:	4b19      	ldr	r3, [pc, #100]	@ (8001030 <HAL_InitTick+0xd0>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 8000fd0:	4817      	ldr	r0, [pc, #92]	@ (8001030 <HAL_InitTick+0xd0>)
 8000fd2:	f001 f8f7 	bl	80021c4 <HAL_TIM_Base_Init>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000fdc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d11b      	bne.n	800101c <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8000fe4:	4812      	ldr	r0, [pc, #72]	@ (8001030 <HAL_InitTick+0xd0>)
 8000fe6:	f001 f94f 	bl	8002288 <HAL_TIM_Base_Start_IT>
 8000fea:	4603      	mov	r3, r0
 8000fec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000ff0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d111      	bne.n	800101c <HAL_InitTick+0xbc>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000ff8:	201a      	movs	r0, #26
 8000ffa:	f000 fa55 	bl	80014a8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2b0f      	cmp	r3, #15
 8001002:	d808      	bhi.n	8001016 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8001004:	2200      	movs	r2, #0
 8001006:	6879      	ldr	r1, [r7, #4]
 8001008:	201a      	movs	r0, #26
 800100a:	f000 fa31 	bl	8001470 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800100e:	4a0a      	ldr	r2, [pc, #40]	@ (8001038 <HAL_InitTick+0xd8>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6013      	str	r3, [r2, #0]
 8001014:	e002      	b.n	800101c <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800101c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001020:	4618      	mov	r0, r3
 8001022:	3730      	adds	r7, #48	@ 0x30
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	40021000 	.word	0x40021000
 800102c:	431bde83 	.word	0x431bde83
 8001030:	20000194 	.word	0x20000194
 8001034:	40014800 	.word	0x40014800
 8001038:	20000004 	.word	0x20000004

0800103c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001040:	bf00      	nop
 8001042:	e7fd      	b.n	8001040 <NMI_Handler+0x4>

08001044 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <HardFault_Handler+0x4>

0800104c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <MemManage_Handler+0x4>

08001054 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001058:	bf00      	nop
 800105a:	e7fd      	b.n	8001058 <BusFault_Handler+0x4>

0800105c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001060:	bf00      	nop
 8001062:	e7fd      	b.n	8001060 <UsageFault_Handler+0x4>

08001064 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001068:	bf00      	nop
 800106a:	46bd      	mov	sp, r7
 800106c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001070:	4770      	bx	lr
	...

08001074 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001078:	4802      	ldr	r0, [pc, #8]	@ (8001084 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 800107a:	f001 f975 	bl	8002368 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20000194 	.word	0x20000194

08001088 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001090:	4a14      	ldr	r2, [pc, #80]	@ (80010e4 <_sbrk+0x5c>)
 8001092:	4b15      	ldr	r3, [pc, #84]	@ (80010e8 <_sbrk+0x60>)
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800109c:	4b13      	ldr	r3, [pc, #76]	@ (80010ec <_sbrk+0x64>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d102      	bne.n	80010aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a4:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <_sbrk+0x64>)
 80010a6:	4a12      	ldr	r2, [pc, #72]	@ (80010f0 <_sbrk+0x68>)
 80010a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010aa:	4b10      	ldr	r3, [pc, #64]	@ (80010ec <_sbrk+0x64>)
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4413      	add	r3, r2
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d207      	bcs.n	80010c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010b8:	f004 f95c 	bl	8005374 <__errno>
 80010bc:	4603      	mov	r3, r0
 80010be:	220c      	movs	r2, #12
 80010c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295
 80010c6:	e009      	b.n	80010dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010c8:	4b08      	ldr	r3, [pc, #32]	@ (80010ec <_sbrk+0x64>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ce:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <_sbrk+0x64>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	4a05      	ldr	r2, [pc, #20]	@ (80010ec <_sbrk+0x64>)
 80010d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010da:	68fb      	ldr	r3, [r7, #12]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20018000 	.word	0x20018000
 80010e8:	00000f00 	.word	0x00000f00
 80010ec:	200001e0 	.word	0x200001e0
 80010f0:	20001cd0 	.word	0x20001cd0

080010f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80010f8:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <SystemInit+0x20>)
 80010fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010fe:	4a05      	ldr	r2, [pc, #20]	@ (8001114 <SystemInit+0x20>)
 8001100:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001104:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <UART_Init>:
 */

#include "main.h"
#include "uart.h"

void UART_Init(void) {
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
	// Configure GPIOA for USART2
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN);
 800111c:	4b24      	ldr	r3, [pc, #144]	@ (80011b0 <UART_Init+0x98>)
 800111e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001120:	4a23      	ldr	r2, [pc, #140]	@ (80011b0 <UART_Init+0x98>)
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	64d3      	str	r3, [r2, #76]	@ 0x4c
	RCC->APB1ENR1 |= (RCC_APB1ENR1_USART2EN);
 8001128:	4b21      	ldr	r3, [pc, #132]	@ (80011b0 <UART_Init+0x98>)
 800112a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800112c:	4a20      	ldr	r2, [pc, #128]	@ (80011b0 <UART_Init+0x98>)
 800112e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001132:	6593      	str	r3, [r2, #88]	@ 0x58

	// Set Pins 2 and 3 to AF mode
	GPIOA->MODER &= ~(GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 8001134:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800113e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001142:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (GPIO_MODER_MODE2_1 | GPIO_MODER_MODE3_1);
 8001144:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800114e:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8001152:	6013      	str	r3, [r2, #0]
	GPIOA->AFR[0] &= ~((7 << GPIO_AFRL_AFSEL2_Pos) | 7 << GPIO_AFRL_AFSEL3_Pos);
 8001154:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001158:	6a1b      	ldr	r3, [r3, #32]
 800115a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800115e:	f423 43ee 	bic.w	r3, r3, #30464	@ 0x7700
 8001162:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= ((7 << GPIO_AFRL_AFSEL2_Pos) | 7 << GPIO_AFRL_AFSEL3_Pos);
 8001164:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001168:	6a1b      	ldr	r3, [r3, #32]
 800116a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800116e:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8001172:	6213      	str	r3, [r2, #32]
	 * TE		1
	 * RE		1
	 * USEM		0
	 * UE		1
	 */
	USART2->CR1 |= (0b000100000);
 8001174:	4b0f      	ldr	r3, [pc, #60]	@ (80011b4 <UART_Init+0x9c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a0e      	ldr	r2, [pc, #56]	@ (80011b4 <UART_Init+0x9c>)
 800117a:	f043 0320 	orr.w	r3, r3, #32
 800117e:	6013      	str	r3, [r2, #0]

	// Configure BR
	USART2->BRR = (694);
 8001180:	4b0c      	ldr	r3, [pc, #48]	@ (80011b4 <UART_Init+0x9c>)
 8001182:	f240 22b6 	movw	r2, #694	@ 0x2b6
 8001186:	60da      	str	r2, [r3, #12]

	// Enable  bits
	USART2->CR1 |= (0b1101);
 8001188:	4b0a      	ldr	r3, [pc, #40]	@ (80011b4 <UART_Init+0x9c>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a09      	ldr	r2, [pc, #36]	@ (80011b4 <UART_Init+0x9c>)
 800118e:	f043 030d 	orr.w	r3, r3, #13
 8001192:	6013      	str	r3, [r2, #0]

	// Enable interupts
	NVIC->ISER[1] |= (1 << (USART2_IRQn & 0X1F));
 8001194:	4b08      	ldr	r3, [pc, #32]	@ (80011b8 <UART_Init+0xa0>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	4a07      	ldr	r2, [pc, #28]	@ (80011b8 <UART_Init+0xa0>)
 800119a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800119e:	6053      	str	r3, [r2, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 80011a0:	b662      	cpsie	i
}
 80011a2:	bf00      	nop
	__enable_irq();

}
 80011a4:	bf00      	nop
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	40021000 	.word	0x40021000
 80011b4:	40004400 	.word	0x40004400
 80011b8:	e000e100 	.word	0xe000e100

080011bc <UART_Print_Char>:

// Prints a character to the UART serial connection
void UART_Print_Char(char character) {
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	4603      	mov	r3, r0
 80011c4:	71fb      	strb	r3, [r7, #7]
	while (!(USART2->ISR & 1 << 7)) {
 80011c6:	bf00      	nop
 80011c8:	4b07      	ldr	r3, [pc, #28]	@ (80011e8 <UART_Print_Char+0x2c>)
 80011ca:	69db      	ldr	r3, [r3, #28]
 80011cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0f9      	beq.n	80011c8 <UART_Print_Char+0xc>
	};
	USART2->TDR = character;
 80011d4:	4b04      	ldr	r3, [pc, #16]	@ (80011e8 <UART_Print_Char+0x2c>)
 80011d6:	79fa      	ldrb	r2, [r7, #7]
 80011d8:	b292      	uxth	r2, r2
 80011da:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 80011dc:	bf00      	nop
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	40004400 	.word	0x40004400

080011ec <UART_PrintLn>:

// Prints a character to the UART serial connection and appends a NEWLINE char
void UART_PrintLn(char *output) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	73fb      	strb	r3, [r7, #15]
	while (output[i] != '\0') {
 80011f8:	e009      	b.n	800120e <UART_PrintLn+0x22>
		UART_Print_Char(output[i]);
 80011fa:	7bfb      	ldrb	r3, [r7, #15]
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	4413      	add	r3, r2
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff ffda 	bl	80011bc <UART_Print_Char>
		i++;
 8001208:	7bfb      	ldrb	r3, [r7, #15]
 800120a:	3301      	adds	r3, #1
 800120c:	73fb      	strb	r3, [r7, #15]
	while (output[i] != '\0') {
 800120e:	7bfb      	ldrb	r3, [r7, #15]
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	4413      	add	r3, r2
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1ef      	bne.n	80011fa <UART_PrintLn+0xe>
	}
	// Finish with new line and return cairage chars
	while (!(USART2->ISR & 1 << 7)) {
 800121a:	bf00      	nop
 800121c:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <UART_PrintLn+0x4c>)
 800121e:	69db      	ldr	r3, [r3, #28]
 8001220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001224:	2b00      	cmp	r3, #0
 8001226:	d0f9      	beq.n	800121c <UART_PrintLn+0x30>
	};
	USART2->TDR = '\n';
 8001228:	4b03      	ldr	r3, [pc, #12]	@ (8001238 <UART_PrintLn+0x4c>)
 800122a:	220a      	movs	r2, #10
 800122c:	851a      	strh	r2, [r3, #40]	@ 0x28
	//while(!(USART2 -> ISR & 1 << 7)){};
	//USART2 -> TDR = '\r';
}
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40004400 	.word	0x40004400

0800123c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800123c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001274 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001240:	f7ff ff58 	bl	80010f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001244:	480c      	ldr	r0, [pc, #48]	@ (8001278 <LoopForever+0x6>)
  ldr r1, =_edata
 8001246:	490d      	ldr	r1, [pc, #52]	@ (800127c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001248:	4a0d      	ldr	r2, [pc, #52]	@ (8001280 <LoopForever+0xe>)
  movs r3, #0
 800124a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800124c:	e002      	b.n	8001254 <LoopCopyDataInit>

0800124e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001252:	3304      	adds	r3, #4

08001254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001258:	d3f9      	bcc.n	800124e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800125a:	4a0a      	ldr	r2, [pc, #40]	@ (8001284 <LoopForever+0x12>)
  ldr r4, =_ebss
 800125c:	4c0a      	ldr	r4, [pc, #40]	@ (8001288 <LoopForever+0x16>)
  movs r3, #0
 800125e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001260:	e001      	b.n	8001266 <LoopFillZerobss>

08001262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001264:	3204      	adds	r2, #4

08001266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001268:	d3fb      	bcc.n	8001262 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800126a:	f004 f889 	bl	8005380 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800126e:	f7ff fd57 	bl	8000d20 <main>

08001272 <LoopForever>:

LoopForever:
    b LoopForever
 8001272:	e7fe      	b.n	8001272 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001274:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001278:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800127c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001280:	08005de4 	.word	0x08005de4
  ldr r2, =_sbss
 8001284:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001288:	20001ccc 	.word	0x20001ccc

0800128c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800128c:	e7fe      	b.n	800128c <ADC1_2_IRQHandler>

0800128e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	b082      	sub	sp, #8
 8001292:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001294:	2300      	movs	r3, #0
 8001296:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001298:	2003      	movs	r0, #3
 800129a:	f000 f8de 	bl	800145a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800129e:	200f      	movs	r0, #15
 80012a0:	f7ff fe5e 	bl	8000f60 <HAL_InitTick>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d002      	beq.n	80012b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	e001      	b.n	80012b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012b0:	f7ff fe2e 	bl	8000f10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012b4:	79fb      	ldrb	r3, [r7, #7]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
	...

080012c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <HAL_IncTick+0x20>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <HAL_IncTick+0x24>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	4a04      	ldr	r2, [pc, #16]	@ (80012e4 <HAL_IncTick+0x24>)
 80012d2:	6013      	str	r3, [r2, #0]
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	20000008 	.word	0x20000008
 80012e4:	200001e4 	.word	0x200001e4

080012e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  return uwTick;
 80012ec:	4b03      	ldr	r3, [pc, #12]	@ (80012fc <HAL_GetTick+0x14>)
 80012ee:	681b      	ldr	r3, [r3, #0]
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	200001e4 	.word	0x200001e4

08001300 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f003 0307 	and.w	r3, r3, #7
 800130e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001310:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <__NVIC_SetPriorityGrouping+0x44>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001316:	68ba      	ldr	r2, [r7, #8]
 8001318:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800131c:	4013      	ands	r3, r2
 800131e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001328:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800132c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001330:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001332:	4a04      	ldr	r2, [pc, #16]	@ (8001344 <__NVIC_SetPriorityGrouping+0x44>)
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	60d3      	str	r3, [r2, #12]
}
 8001338:	bf00      	nop
 800133a:	3714      	adds	r7, #20
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr
 8001344:	e000ed00 	.word	0xe000ed00

08001348 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800134c:	4b04      	ldr	r3, [pc, #16]	@ (8001360 <__NVIC_GetPriorityGrouping+0x18>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	0a1b      	lsrs	r3, r3, #8
 8001352:	f003 0307 	and.w	r3, r3, #7
}
 8001356:	4618      	mov	r0, r3
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	e000ed00 	.word	0xe000ed00

08001364 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800136e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001372:	2b00      	cmp	r3, #0
 8001374:	db0b      	blt.n	800138e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	f003 021f 	and.w	r2, r3, #31
 800137c:	4907      	ldr	r1, [pc, #28]	@ (800139c <__NVIC_EnableIRQ+0x38>)
 800137e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001382:	095b      	lsrs	r3, r3, #5
 8001384:	2001      	movs	r0, #1
 8001386:	fa00 f202 	lsl.w	r2, r0, r2
 800138a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800138e:	bf00      	nop
 8001390:	370c      	adds	r7, #12
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	e000e100 	.word	0xe000e100

080013a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	6039      	str	r1, [r7, #0]
 80013aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	db0a      	blt.n	80013ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	490c      	ldr	r1, [pc, #48]	@ (80013ec <__NVIC_SetPriority+0x4c>)
 80013ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013be:	0112      	lsls	r2, r2, #4
 80013c0:	b2d2      	uxtb	r2, r2
 80013c2:	440b      	add	r3, r1
 80013c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013c8:	e00a      	b.n	80013e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	b2da      	uxtb	r2, r3
 80013ce:	4908      	ldr	r1, [pc, #32]	@ (80013f0 <__NVIC_SetPriority+0x50>)
 80013d0:	79fb      	ldrb	r3, [r7, #7]
 80013d2:	f003 030f 	and.w	r3, r3, #15
 80013d6:	3b04      	subs	r3, #4
 80013d8:	0112      	lsls	r2, r2, #4
 80013da:	b2d2      	uxtb	r2, r2
 80013dc:	440b      	add	r3, r1
 80013de:	761a      	strb	r2, [r3, #24]
}
 80013e0:	bf00      	nop
 80013e2:	370c      	adds	r7, #12
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	e000e100 	.word	0xe000e100
 80013f0:	e000ed00 	.word	0xe000ed00

080013f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b089      	sub	sp, #36	@ 0x24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f003 0307 	and.w	r3, r3, #7
 8001406:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	f1c3 0307 	rsb	r3, r3, #7
 800140e:	2b04      	cmp	r3, #4
 8001410:	bf28      	it	cs
 8001412:	2304      	movcs	r3, #4
 8001414:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	3304      	adds	r3, #4
 800141a:	2b06      	cmp	r3, #6
 800141c:	d902      	bls.n	8001424 <NVIC_EncodePriority+0x30>
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	3b03      	subs	r3, #3
 8001422:	e000      	b.n	8001426 <NVIC_EncodePriority+0x32>
 8001424:	2300      	movs	r3, #0
 8001426:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001428:	f04f 32ff 	mov.w	r2, #4294967295
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	fa02 f303 	lsl.w	r3, r2, r3
 8001432:	43da      	mvns	r2, r3
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	401a      	ands	r2, r3
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800143c:	f04f 31ff 	mov.w	r1, #4294967295
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	fa01 f303 	lsl.w	r3, r1, r3
 8001446:	43d9      	mvns	r1, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800144c:	4313      	orrs	r3, r2
         );
}
 800144e:	4618      	mov	r0, r3
 8001450:	3724      	adds	r7, #36	@ 0x24
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr

0800145a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff ff4c 	bl	8001300 <__NVIC_SetPriorityGrouping>
}
 8001468:	bf00      	nop
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
 800147c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001482:	f7ff ff61 	bl	8001348 <__NVIC_GetPriorityGrouping>
 8001486:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	68b9      	ldr	r1, [r7, #8]
 800148c:	6978      	ldr	r0, [r7, #20]
 800148e:	f7ff ffb1 	bl	80013f4 <NVIC_EncodePriority>
 8001492:	4602      	mov	r2, r0
 8001494:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001498:	4611      	mov	r1, r2
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff ff80 	bl	80013a0 <__NVIC_SetPriority>
}
 80014a0:	bf00      	nop
 80014a2:	3718      	adds	r7, #24
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff ff54 	bl	8001364 <__NVIC_EnableIRQ>
}
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80014c8:	4b04      	ldr	r3, [pc, #16]	@ (80014dc <HAL_PWREx_GetVoltageRange+0x18>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	40007000 	.word	0x40007000

080014e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b085      	sub	sp, #20
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014ee:	d130      	bne.n	8001552 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80014f0:	4b23      	ldr	r3, [pc, #140]	@ (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80014f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80014fc:	d038      	beq.n	8001570 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014fe:	4b20      	ldr	r3, [pc, #128]	@ (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001506:	4a1e      	ldr	r2, [pc, #120]	@ (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001508:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800150c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800150e:	4b1d      	ldr	r3, [pc, #116]	@ (8001584 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2232      	movs	r2, #50	@ 0x32
 8001514:	fb02 f303 	mul.w	r3, r2, r3
 8001518:	4a1b      	ldr	r2, [pc, #108]	@ (8001588 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800151a:	fba2 2303 	umull	r2, r3, r2, r3
 800151e:	0c9b      	lsrs	r3, r3, #18
 8001520:	3301      	adds	r3, #1
 8001522:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001524:	e002      	b.n	800152c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	3b01      	subs	r3, #1
 800152a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800152c:	4b14      	ldr	r3, [pc, #80]	@ (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800152e:	695b      	ldr	r3, [r3, #20]
 8001530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001538:	d102      	bne.n	8001540 <HAL_PWREx_ControlVoltageScaling+0x60>
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d1f2      	bne.n	8001526 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001540:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001542:	695b      	ldr	r3, [r3, #20]
 8001544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001548:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800154c:	d110      	bne.n	8001570 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800154e:	2303      	movs	r3, #3
 8001550:	e00f      	b.n	8001572 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001552:	4b0b      	ldr	r3, [pc, #44]	@ (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800155a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800155e:	d007      	beq.n	8001570 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001560:	4b07      	ldr	r3, [pc, #28]	@ (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001568:	4a05      	ldr	r2, [pc, #20]	@ (8001580 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800156a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800156e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	40007000 	.word	0x40007000
 8001584:	20000000 	.word	0x20000000
 8001588:	431bde83 	.word	0x431bde83

0800158c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b088      	sub	sp, #32
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d101      	bne.n	800159e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e3ca      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800159e:	4b97      	ldr	r3, [pc, #604]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	f003 030c 	and.w	r3, r3, #12
 80015a6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015a8:	4b94      	ldr	r3, [pc, #592]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	f003 0303 	and.w	r3, r3, #3
 80015b0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0310 	and.w	r3, r3, #16
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	f000 80e4 	beq.w	8001788 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d007      	beq.n	80015d6 <HAL_RCC_OscConfig+0x4a>
 80015c6:	69bb      	ldr	r3, [r7, #24]
 80015c8:	2b0c      	cmp	r3, #12
 80015ca:	f040 808b 	bne.w	80016e4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	f040 8087 	bne.w	80016e4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80015d6:	4b89      	ldr	r3, [pc, #548]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d005      	beq.n	80015ee <HAL_RCC_OscConfig+0x62>
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	699b      	ldr	r3, [r3, #24]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d101      	bne.n	80015ee <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e3a2      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a1a      	ldr	r2, [r3, #32]
 80015f2:	4b82      	ldr	r3, [pc, #520]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0308 	and.w	r3, r3, #8
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d004      	beq.n	8001608 <HAL_RCC_OscConfig+0x7c>
 80015fe:	4b7f      	ldr	r3, [pc, #508]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001606:	e005      	b.n	8001614 <HAL_RCC_OscConfig+0x88>
 8001608:	4b7c      	ldr	r3, [pc, #496]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800160a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800160e:	091b      	lsrs	r3, r3, #4
 8001610:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001614:	4293      	cmp	r3, r2
 8001616:	d223      	bcs.n	8001660 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6a1b      	ldr	r3, [r3, #32]
 800161c:	4618      	mov	r0, r3
 800161e:	f000 fd71 	bl	8002104 <RCC_SetFlashLatencyFromMSIRange>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e383      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800162c:	4b73      	ldr	r3, [pc, #460]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a72      	ldr	r2, [pc, #456]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001632:	f043 0308 	orr.w	r3, r3, #8
 8001636:	6013      	str	r3, [r2, #0]
 8001638:	4b70      	ldr	r3, [pc, #448]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a1b      	ldr	r3, [r3, #32]
 8001644:	496d      	ldr	r1, [pc, #436]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001646:	4313      	orrs	r3, r2
 8001648:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800164a:	4b6c      	ldr	r3, [pc, #432]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	021b      	lsls	r3, r3, #8
 8001658:	4968      	ldr	r1, [pc, #416]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800165a:	4313      	orrs	r3, r2
 800165c:	604b      	str	r3, [r1, #4]
 800165e:	e025      	b.n	80016ac <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001660:	4b66      	ldr	r3, [pc, #408]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a65      	ldr	r2, [pc, #404]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001666:	f043 0308 	orr.w	r3, r3, #8
 800166a:	6013      	str	r3, [r2, #0]
 800166c:	4b63      	ldr	r3, [pc, #396]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	4960      	ldr	r1, [pc, #384]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800167a:	4313      	orrs	r3, r2
 800167c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800167e:	4b5f      	ldr	r3, [pc, #380]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	021b      	lsls	r3, r3, #8
 800168c:	495b      	ldr	r1, [pc, #364]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800168e:	4313      	orrs	r3, r2
 8001690:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d109      	bne.n	80016ac <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a1b      	ldr	r3, [r3, #32]
 800169c:	4618      	mov	r0, r3
 800169e:	f000 fd31 	bl	8002104 <RCC_SetFlashLatencyFromMSIRange>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e343      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80016ac:	f000 fc4a 	bl	8001f44 <HAL_RCC_GetSysClockFreq>
 80016b0:	4602      	mov	r2, r0
 80016b2:	4b52      	ldr	r3, [pc, #328]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	091b      	lsrs	r3, r3, #4
 80016b8:	f003 030f 	and.w	r3, r3, #15
 80016bc:	4950      	ldr	r1, [pc, #320]	@ (8001800 <HAL_RCC_OscConfig+0x274>)
 80016be:	5ccb      	ldrb	r3, [r1, r3]
 80016c0:	f003 031f 	and.w	r3, r3, #31
 80016c4:	fa22 f303 	lsr.w	r3, r2, r3
 80016c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001804 <HAL_RCC_OscConfig+0x278>)
 80016ca:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80016cc:	4b4e      	ldr	r3, [pc, #312]	@ (8001808 <HAL_RCC_OscConfig+0x27c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff fc45 	bl	8000f60 <HAL_InitTick>
 80016d6:	4603      	mov	r3, r0
 80016d8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80016da:	7bfb      	ldrb	r3, [r7, #15]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d052      	beq.n	8001786 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80016e0:	7bfb      	ldrb	r3, [r7, #15]
 80016e2:	e327      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d032      	beq.n	8001752 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016ec:	4b43      	ldr	r3, [pc, #268]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a42      	ldr	r2, [pc, #264]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80016f2:	f043 0301 	orr.w	r3, r3, #1
 80016f6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016f8:	f7ff fdf6 	bl	80012e8 <HAL_GetTick>
 80016fc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016fe:	e008      	b.n	8001712 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001700:	f7ff fdf2 	bl	80012e8 <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b02      	cmp	r3, #2
 800170c:	d901      	bls.n	8001712 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800170e:	2303      	movs	r3, #3
 8001710:	e310      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001712:	4b3a      	ldr	r3, [pc, #232]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0f0      	beq.n	8001700 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800171e:	4b37      	ldr	r3, [pc, #220]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a36      	ldr	r2, [pc, #216]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001724:	f043 0308 	orr.w	r3, r3, #8
 8001728:	6013      	str	r3, [r2, #0]
 800172a:	4b34      	ldr	r3, [pc, #208]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6a1b      	ldr	r3, [r3, #32]
 8001736:	4931      	ldr	r1, [pc, #196]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001738:	4313      	orrs	r3, r2
 800173a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800173c:	4b2f      	ldr	r3, [pc, #188]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	69db      	ldr	r3, [r3, #28]
 8001748:	021b      	lsls	r3, r3, #8
 800174a:	492c      	ldr	r1, [pc, #176]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800174c:	4313      	orrs	r3, r2
 800174e:	604b      	str	r3, [r1, #4]
 8001750:	e01a      	b.n	8001788 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001752:	4b2a      	ldr	r3, [pc, #168]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a29      	ldr	r2, [pc, #164]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 8001758:	f023 0301 	bic.w	r3, r3, #1
 800175c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800175e:	f7ff fdc3 	bl	80012e8 <HAL_GetTick>
 8001762:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001766:	f7ff fdbf 	bl	80012e8 <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e2dd      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001778:	4b20      	ldr	r3, [pc, #128]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0302 	and.w	r3, r3, #2
 8001780:	2b00      	cmp	r3, #0
 8001782:	d1f0      	bne.n	8001766 <HAL_RCC_OscConfig+0x1da>
 8001784:	e000      	b.n	8001788 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001786:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	2b00      	cmp	r3, #0
 8001792:	d074      	beq.n	800187e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	2b08      	cmp	r3, #8
 8001798:	d005      	beq.n	80017a6 <HAL_RCC_OscConfig+0x21a>
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	2b0c      	cmp	r3, #12
 800179e:	d10e      	bne.n	80017be <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	2b03      	cmp	r3, #3
 80017a4:	d10b      	bne.n	80017be <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a6:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d064      	beq.n	800187c <HAL_RCC_OscConfig+0x2f0>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d160      	bne.n	800187c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e2ba      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017c6:	d106      	bne.n	80017d6 <HAL_RCC_OscConfig+0x24a>
 80017c8:	4b0c      	ldr	r3, [pc, #48]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a0b      	ldr	r2, [pc, #44]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80017ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d2:	6013      	str	r3, [r2, #0]
 80017d4:	e026      	b.n	8001824 <HAL_RCC_OscConfig+0x298>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017de:	d115      	bne.n	800180c <HAL_RCC_OscConfig+0x280>
 80017e0:	4b06      	ldr	r3, [pc, #24]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a05      	ldr	r2, [pc, #20]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80017e6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017ea:	6013      	str	r3, [r2, #0]
 80017ec:	4b03      	ldr	r3, [pc, #12]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a02      	ldr	r2, [pc, #8]	@ (80017fc <HAL_RCC_OscConfig+0x270>)
 80017f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017f6:	6013      	str	r3, [r2, #0]
 80017f8:	e014      	b.n	8001824 <HAL_RCC_OscConfig+0x298>
 80017fa:	bf00      	nop
 80017fc:	40021000 	.word	0x40021000
 8001800:	08005d58 	.word	0x08005d58
 8001804:	20000000 	.word	0x20000000
 8001808:	20000004 	.word	0x20000004
 800180c:	4ba0      	ldr	r3, [pc, #640]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a9f      	ldr	r2, [pc, #636]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001812:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001816:	6013      	str	r3, [r2, #0]
 8001818:	4b9d      	ldr	r3, [pc, #628]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a9c      	ldr	r2, [pc, #624]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 800181e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001822:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d013      	beq.n	8001854 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800182c:	f7ff fd5c 	bl	80012e8 <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001832:	e008      	b.n	8001846 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001834:	f7ff fd58 	bl	80012e8 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b64      	cmp	r3, #100	@ 0x64
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e276      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001846:	4b92      	ldr	r3, [pc, #584]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d0f0      	beq.n	8001834 <HAL_RCC_OscConfig+0x2a8>
 8001852:	e014      	b.n	800187e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001854:	f7ff fd48 	bl	80012e8 <HAL_GetTick>
 8001858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800185a:	e008      	b.n	800186e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800185c:	f7ff fd44 	bl	80012e8 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b64      	cmp	r3, #100	@ 0x64
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e262      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800186e:	4b88      	ldr	r3, [pc, #544]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1f0      	bne.n	800185c <HAL_RCC_OscConfig+0x2d0>
 800187a:	e000      	b.n	800187e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800187c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d060      	beq.n	800194c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	2b04      	cmp	r3, #4
 800188e:	d005      	beq.n	800189c <HAL_RCC_OscConfig+0x310>
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	2b0c      	cmp	r3, #12
 8001894:	d119      	bne.n	80018ca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	2b02      	cmp	r3, #2
 800189a:	d116      	bne.n	80018ca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800189c:	4b7c      	ldr	r3, [pc, #496]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d005      	beq.n	80018b4 <HAL_RCC_OscConfig+0x328>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d101      	bne.n	80018b4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e23f      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b4:	4b76      	ldr	r3, [pc, #472]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	691b      	ldr	r3, [r3, #16]
 80018c0:	061b      	lsls	r3, r3, #24
 80018c2:	4973      	ldr	r1, [pc, #460]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 80018c4:	4313      	orrs	r3, r2
 80018c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018c8:	e040      	b.n	800194c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	68db      	ldr	r3, [r3, #12]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d023      	beq.n	800191a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018d2:	4b6f      	ldr	r3, [pc, #444]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a6e      	ldr	r2, [pc, #440]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 80018d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018de:	f7ff fd03 	bl	80012e8 <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018e4:	e008      	b.n	80018f8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018e6:	f7ff fcff 	bl	80012e8 <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e21d      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018f8:	4b65      	ldr	r3, [pc, #404]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001900:	2b00      	cmp	r3, #0
 8001902:	d0f0      	beq.n	80018e6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001904:	4b62      	ldr	r3, [pc, #392]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	691b      	ldr	r3, [r3, #16]
 8001910:	061b      	lsls	r3, r3, #24
 8001912:	495f      	ldr	r1, [pc, #380]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001914:	4313      	orrs	r3, r2
 8001916:	604b      	str	r3, [r1, #4]
 8001918:	e018      	b.n	800194c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800191a:	4b5d      	ldr	r3, [pc, #372]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a5c      	ldr	r2, [pc, #368]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001920:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001924:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001926:	f7ff fcdf 	bl	80012e8 <HAL_GetTick>
 800192a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800192c:	e008      	b.n	8001940 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800192e:	f7ff fcdb 	bl	80012e8 <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	2b02      	cmp	r3, #2
 800193a:	d901      	bls.n	8001940 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e1f9      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001940:	4b53      	ldr	r3, [pc, #332]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001948:	2b00      	cmp	r3, #0
 800194a:	d1f0      	bne.n	800192e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0308 	and.w	r3, r3, #8
 8001954:	2b00      	cmp	r3, #0
 8001956:	d03c      	beq.n	80019d2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	695b      	ldr	r3, [r3, #20]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d01c      	beq.n	800199a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001960:	4b4b      	ldr	r3, [pc, #300]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001962:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001966:	4a4a      	ldr	r2, [pc, #296]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001970:	f7ff fcba 	bl	80012e8 <HAL_GetTick>
 8001974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001976:	e008      	b.n	800198a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001978:	f7ff fcb6 	bl	80012e8 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b02      	cmp	r3, #2
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e1d4      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800198a:	4b41      	ldr	r3, [pc, #260]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 800198c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001990:	f003 0302 	and.w	r3, r3, #2
 8001994:	2b00      	cmp	r3, #0
 8001996:	d0ef      	beq.n	8001978 <HAL_RCC_OscConfig+0x3ec>
 8001998:	e01b      	b.n	80019d2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800199a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 800199c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019a0:	4a3b      	ldr	r2, [pc, #236]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019a2:	f023 0301 	bic.w	r3, r3, #1
 80019a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019aa:	f7ff fc9d 	bl	80012e8 <HAL_GetTick>
 80019ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019b0:	e008      	b.n	80019c4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019b2:	f7ff fc99 	bl	80012e8 <HAL_GetTick>
 80019b6:	4602      	mov	r2, r0
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e1b7      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019c4:	4b32      	ldr	r3, [pc, #200]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019ca:	f003 0302 	and.w	r3, r3, #2
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d1ef      	bne.n	80019b2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0304 	and.w	r3, r3, #4
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 80a6 	beq.w	8001b2c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019e0:	2300      	movs	r3, #0
 80019e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80019e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d10d      	bne.n	8001a0c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019f0:	4b27      	ldr	r3, [pc, #156]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f4:	4a26      	ldr	r2, [pc, #152]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80019fc:	4b24      	ldr	r3, [pc, #144]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 80019fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a04:	60bb      	str	r3, [r7, #8]
 8001a06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a0c:	4b21      	ldr	r3, [pc, #132]	@ (8001a94 <HAL_RCC_OscConfig+0x508>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d118      	bne.n	8001a4a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a18:	4b1e      	ldr	r3, [pc, #120]	@ (8001a94 <HAL_RCC_OscConfig+0x508>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001a94 <HAL_RCC_OscConfig+0x508>)
 8001a1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a22:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a24:	f7ff fc60 	bl	80012e8 <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a2c:	f7ff fc5c 	bl	80012e8 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e17a      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a3e:	4b15      	ldr	r3, [pc, #84]	@ (8001a94 <HAL_RCC_OscConfig+0x508>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0f0      	beq.n	8001a2c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d108      	bne.n	8001a64 <HAL_RCC_OscConfig+0x4d8>
 8001a52:	4b0f      	ldr	r3, [pc, #60]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a58:	4a0d      	ldr	r2, [pc, #52]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a5a:	f043 0301 	orr.w	r3, r3, #1
 8001a5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a62:	e029      	b.n	8001ab8 <HAL_RCC_OscConfig+0x52c>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	2b05      	cmp	r3, #5
 8001a6a:	d115      	bne.n	8001a98 <HAL_RCC_OscConfig+0x50c>
 8001a6c:	4b08      	ldr	r3, [pc, #32]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a72:	4a07      	ldr	r2, [pc, #28]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a74:	f043 0304 	orr.w	r3, r3, #4
 8001a78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a7c:	4b04      	ldr	r3, [pc, #16]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a82:	4a03      	ldr	r2, [pc, #12]	@ (8001a90 <HAL_RCC_OscConfig+0x504>)
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a8c:	e014      	b.n	8001ab8 <HAL_RCC_OscConfig+0x52c>
 8001a8e:	bf00      	nop
 8001a90:	40021000 	.word	0x40021000
 8001a94:	40007000 	.word	0x40007000
 8001a98:	4b9c      	ldr	r3, [pc, #624]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a9e:	4a9b      	ldr	r2, [pc, #620]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001aa0:	f023 0301 	bic.w	r3, r3, #1
 8001aa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001aa8:	4b98      	ldr	r3, [pc, #608]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aae:	4a97      	ldr	r2, [pc, #604]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001ab0:	f023 0304 	bic.w	r3, r3, #4
 8001ab4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d016      	beq.n	8001aee <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac0:	f7ff fc12 	bl	80012e8 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ac6:	e00a      	b.n	8001ade <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac8:	f7ff fc0e 	bl	80012e8 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e12a      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ade:	4b8b      	ldr	r3, [pc, #556]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d0ed      	beq.n	8001ac8 <HAL_RCC_OscConfig+0x53c>
 8001aec:	e015      	b.n	8001b1a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aee:	f7ff fbfb 	bl	80012e8 <HAL_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001af4:	e00a      	b.n	8001b0c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001af6:	f7ff fbf7 	bl	80012e8 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d901      	bls.n	8001b0c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001b08:	2303      	movs	r3, #3
 8001b0a:	e113      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b0c:	4b7f      	ldr	r3, [pc, #508]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b12:	f003 0302 	and.w	r3, r3, #2
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1ed      	bne.n	8001af6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b1a:	7ffb      	ldrb	r3, [r7, #31]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d105      	bne.n	8001b2c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b20:	4b7a      	ldr	r3, [pc, #488]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b24:	4a79      	ldr	r2, [pc, #484]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001b26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b2a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	f000 80fe 	beq.w	8001d32 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	f040 80d0 	bne.w	8001ce0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001b40:	4b72      	ldr	r3, [pc, #456]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	f003 0203 	and.w	r2, r3, #3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d130      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d127      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b70:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d11f      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001b80:	2a07      	cmp	r2, #7
 8001b82:	bf14      	ite	ne
 8001b84:	2201      	movne	r2, #1
 8001b86:	2200      	moveq	r2, #0
 8001b88:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d113      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b98:	085b      	lsrs	r3, r3, #1
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d109      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bac:	085b      	lsrs	r3, r3, #1
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d06e      	beq.n	8001c94 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	2b0c      	cmp	r3, #12
 8001bba:	d069      	beq.n	8001c90 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001bbc:	4b53      	ldr	r3, [pc, #332]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d105      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001bc8:	4b50      	ldr	r3, [pc, #320]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e0ad      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001bd8:	4b4c      	ldr	r3, [pc, #304]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a4b      	ldr	r2, [pc, #300]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001bde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001be2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001be4:	f7ff fb80 	bl	80012e8 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bec:	f7ff fb7c 	bl	80012e8 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e09a      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bfe:	4b43      	ldr	r3, [pc, #268]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1f0      	bne.n	8001bec <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c0a:	4b40      	ldr	r3, [pc, #256]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c0c:	68da      	ldr	r2, [r3, #12]
 8001c0e:	4b40      	ldr	r3, [pc, #256]	@ (8001d10 <HAL_RCC_OscConfig+0x784>)
 8001c10:	4013      	ands	r3, r2
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c1a:	3a01      	subs	r2, #1
 8001c1c:	0112      	lsls	r2, r2, #4
 8001c1e:	4311      	orrs	r1, r2
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c24:	0212      	lsls	r2, r2, #8
 8001c26:	4311      	orrs	r1, r2
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001c2c:	0852      	lsrs	r2, r2, #1
 8001c2e:	3a01      	subs	r2, #1
 8001c30:	0552      	lsls	r2, r2, #21
 8001c32:	4311      	orrs	r1, r2
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001c38:	0852      	lsrs	r2, r2, #1
 8001c3a:	3a01      	subs	r2, #1
 8001c3c:	0652      	lsls	r2, r2, #25
 8001c3e:	4311      	orrs	r1, r2
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001c44:	0912      	lsrs	r2, r2, #4
 8001c46:	0452      	lsls	r2, r2, #17
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	4930      	ldr	r1, [pc, #192]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001c50:	4b2e      	ldr	r3, [pc, #184]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a2d      	ldr	r2, [pc, #180]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c5a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c5c:	4b2b      	ldr	r3, [pc, #172]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	4a2a      	ldr	r2, [pc, #168]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c66:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c68:	f7ff fb3e 	bl	80012e8 <HAL_GetTick>
 8001c6c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c6e:	e008      	b.n	8001c82 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c70:	f7ff fb3a 	bl	80012e8 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e058      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c82:	4b22      	ldr	r3, [pc, #136]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d0f0      	beq.n	8001c70 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c8e:	e050      	b.n	8001d32 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001c90:	2301      	movs	r3, #1
 8001c92:	e04f      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c94:	4b1d      	ldr	r3, [pc, #116]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d148      	bne.n	8001d32 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a19      	ldr	r2, [pc, #100]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001ca6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001caa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cac:	4b17      	ldr	r3, [pc, #92]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	4a16      	ldr	r2, [pc, #88]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001cb2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001cb6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001cb8:	f7ff fb16 	bl	80012e8 <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc0:	f7ff fb12 	bl	80012e8 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e030      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d0f0      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x734>
 8001cde:	e028      	b.n	8001d32 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	2b0c      	cmp	r3, #12
 8001ce4:	d023      	beq.n	8001d2e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce6:	4b09      	ldr	r3, [pc, #36]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a08      	ldr	r2, [pc, #32]	@ (8001d0c <HAL_RCC_OscConfig+0x780>)
 8001cec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001cf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf2:	f7ff faf9 	bl	80012e8 <HAL_GetTick>
 8001cf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cf8:	e00c      	b.n	8001d14 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cfa:	f7ff faf5 	bl	80012e8 <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d905      	bls.n	8001d14 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e013      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d14:	4b09      	ldr	r3, [pc, #36]	@ (8001d3c <HAL_RCC_OscConfig+0x7b0>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1ec      	bne.n	8001cfa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <HAL_RCC_OscConfig+0x7b0>)
 8001d22:	68da      	ldr	r2, [r3, #12]
 8001d24:	4905      	ldr	r1, [pc, #20]	@ (8001d3c <HAL_RCC_OscConfig+0x7b0>)
 8001d26:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <HAL_RCC_OscConfig+0x7b4>)
 8001d28:	4013      	ands	r3, r2
 8001d2a:	60cb      	str	r3, [r1, #12]
 8001d2c:	e001      	b.n	8001d32 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e000      	b.n	8001d34 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3720      	adds	r7, #32
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	feeefffc 	.word	0xfeeefffc

08001d44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b084      	sub	sp, #16
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d101      	bne.n	8001d58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e0e7      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d58:	4b75      	ldr	r3, [pc, #468]	@ (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0307 	and.w	r3, r3, #7
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d910      	bls.n	8001d88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d66:	4b72      	ldr	r3, [pc, #456]	@ (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f023 0207 	bic.w	r2, r3, #7
 8001d6e:	4970      	ldr	r1, [pc, #448]	@ (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d76:	4b6e      	ldr	r3, [pc, #440]	@ (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0307 	and.w	r3, r3, #7
 8001d7e:	683a      	ldr	r2, [r7, #0]
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d001      	beq.n	8001d88 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e0cf      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0302 	and.w	r3, r3, #2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d010      	beq.n	8001db6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	689a      	ldr	r2, [r3, #8]
 8001d98:	4b66      	ldr	r3, [pc, #408]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d908      	bls.n	8001db6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001da4:	4b63      	ldr	r3, [pc, #396]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	4960      	ldr	r1, [pc, #384]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001db2:	4313      	orrs	r3, r2
 8001db4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d04c      	beq.n	8001e5c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	d107      	bne.n	8001dda <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dca:	4b5a      	ldr	r3, [pc, #360]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d121      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e0a6      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	2b02      	cmp	r3, #2
 8001de0:	d107      	bne.n	8001df2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001de2:	4b54      	ldr	r3, [pc, #336]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d115      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e09a      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d107      	bne.n	8001e0a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001dfa:	4b4e      	ldr	r3, [pc, #312]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0302 	and.w	r3, r3, #2
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d109      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e08e      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e0a:	4b4a      	ldr	r3, [pc, #296]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d101      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e086      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e1a:	4b46      	ldr	r3, [pc, #280]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f023 0203 	bic.w	r2, r3, #3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	4943      	ldr	r1, [pc, #268]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e2c:	f7ff fa5c 	bl	80012e8 <HAL_GetTick>
 8001e30:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e32:	e00a      	b.n	8001e4a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e34:	f7ff fa58 	bl	80012e8 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e06e      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f003 020c 	and.w	r2, r3, #12
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d1eb      	bne.n	8001e34 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0302 	and.w	r3, r3, #2
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d010      	beq.n	8001e8a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	689a      	ldr	r2, [r3, #8]
 8001e6c:	4b31      	ldr	r3, [pc, #196]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d208      	bcs.n	8001e8a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e78:	4b2e      	ldr	r3, [pc, #184]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	492b      	ldr	r1, [pc, #172]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001e86:	4313      	orrs	r3, r2
 8001e88:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e8a:	4b29      	ldr	r3, [pc, #164]	@ (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d210      	bcs.n	8001eba <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e98:	4b25      	ldr	r3, [pc, #148]	@ (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f023 0207 	bic.w	r2, r3, #7
 8001ea0:	4923      	ldr	r1, [pc, #140]	@ (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea8:	4b21      	ldr	r3, [pc, #132]	@ (8001f30 <HAL_RCC_ClockConfig+0x1ec>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0307 	and.w	r3, r3, #7
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d001      	beq.n	8001eba <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e036      	b.n	8001f28 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f003 0304 	and.w	r3, r3, #4
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d008      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	4918      	ldr	r1, [pc, #96]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0308 	and.w	r3, r3, #8
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d009      	beq.n	8001ef8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ee4:	4b13      	ldr	r3, [pc, #76]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	00db      	lsls	r3, r3, #3
 8001ef2:	4910      	ldr	r1, [pc, #64]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ef8:	f000 f824 	bl	8001f44 <HAL_RCC_GetSysClockFreq>
 8001efc:	4602      	mov	r2, r0
 8001efe:	4b0d      	ldr	r3, [pc, #52]	@ (8001f34 <HAL_RCC_ClockConfig+0x1f0>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	091b      	lsrs	r3, r3, #4
 8001f04:	f003 030f 	and.w	r3, r3, #15
 8001f08:	490b      	ldr	r1, [pc, #44]	@ (8001f38 <HAL_RCC_ClockConfig+0x1f4>)
 8001f0a:	5ccb      	ldrb	r3, [r1, r3]
 8001f0c:	f003 031f 	and.w	r3, r3, #31
 8001f10:	fa22 f303 	lsr.w	r3, r2, r3
 8001f14:	4a09      	ldr	r2, [pc, #36]	@ (8001f3c <HAL_RCC_ClockConfig+0x1f8>)
 8001f16:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f18:	4b09      	ldr	r3, [pc, #36]	@ (8001f40 <HAL_RCC_ClockConfig+0x1fc>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f7ff f81f 	bl	8000f60 <HAL_InitTick>
 8001f22:	4603      	mov	r3, r0
 8001f24:	72fb      	strb	r3, [r7, #11]

  return status;
 8001f26:	7afb      	ldrb	r3, [r7, #11]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40022000 	.word	0x40022000
 8001f34:	40021000 	.word	0x40021000
 8001f38:	08005d58 	.word	0x08005d58
 8001f3c:	20000000 	.word	0x20000000
 8001f40:	20000004 	.word	0x20000004

08001f44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b089      	sub	sp, #36	@ 0x24
 8001f48:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	61fb      	str	r3, [r7, #28]
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f52:	4b3e      	ldr	r3, [pc, #248]	@ (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 030c 	and.w	r3, r3, #12
 8001f5a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f5c:	4b3b      	ldr	r3, [pc, #236]	@ (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	f003 0303 	and.w	r3, r3, #3
 8001f64:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d005      	beq.n	8001f78 <HAL_RCC_GetSysClockFreq+0x34>
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	2b0c      	cmp	r3, #12
 8001f70:	d121      	bne.n	8001fb6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d11e      	bne.n	8001fb6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f78:	4b34      	ldr	r3, [pc, #208]	@ (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d107      	bne.n	8001f94 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f84:	4b31      	ldr	r3, [pc, #196]	@ (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001f8a:	0a1b      	lsrs	r3, r3, #8
 8001f8c:	f003 030f 	and.w	r3, r3, #15
 8001f90:	61fb      	str	r3, [r7, #28]
 8001f92:	e005      	b.n	8001fa0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f94:	4b2d      	ldr	r3, [pc, #180]	@ (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	091b      	lsrs	r3, r3, #4
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001fa0:	4a2b      	ldr	r2, [pc, #172]	@ (8002050 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fa8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d10d      	bne.n	8001fcc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fb4:	e00a      	b.n	8001fcc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	2b04      	cmp	r3, #4
 8001fba:	d102      	bne.n	8001fc2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001fbc:	4b25      	ldr	r3, [pc, #148]	@ (8002054 <HAL_RCC_GetSysClockFreq+0x110>)
 8001fbe:	61bb      	str	r3, [r7, #24]
 8001fc0:	e004      	b.n	8001fcc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	2b08      	cmp	r3, #8
 8001fc6:	d101      	bne.n	8001fcc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001fc8:	4b23      	ldr	r3, [pc, #140]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x114>)
 8001fca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	2b0c      	cmp	r3, #12
 8001fd0:	d134      	bne.n	800203c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001fd2:	4b1e      	ldr	r3, [pc, #120]	@ (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	f003 0303 	and.w	r3, r3, #3
 8001fda:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d003      	beq.n	8001fea <HAL_RCC_GetSysClockFreq+0xa6>
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	2b03      	cmp	r3, #3
 8001fe6:	d003      	beq.n	8001ff0 <HAL_RCC_GetSysClockFreq+0xac>
 8001fe8:	e005      	b.n	8001ff6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001fea:	4b1a      	ldr	r3, [pc, #104]	@ (8002054 <HAL_RCC_GetSysClockFreq+0x110>)
 8001fec:	617b      	str	r3, [r7, #20]
      break;
 8001fee:	e005      	b.n	8001ffc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001ff0:	4b19      	ldr	r3, [pc, #100]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x114>)
 8001ff2:	617b      	str	r3, [r7, #20]
      break;
 8001ff4:	e002      	b.n	8001ffc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	617b      	str	r3, [r7, #20]
      break;
 8001ffa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ffc:	4b13      	ldr	r3, [pc, #76]	@ (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	091b      	lsrs	r3, r3, #4
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	3301      	adds	r3, #1
 8002008:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800200a:	4b10      	ldr	r3, [pc, #64]	@ (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	0a1b      	lsrs	r3, r3, #8
 8002010:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002014:	697a      	ldr	r2, [r7, #20]
 8002016:	fb03 f202 	mul.w	r2, r3, r2
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002020:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002022:	4b0a      	ldr	r3, [pc, #40]	@ (800204c <HAL_RCC_GetSysClockFreq+0x108>)
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	0e5b      	lsrs	r3, r3, #25
 8002028:	f003 0303 	and.w	r3, r3, #3
 800202c:	3301      	adds	r3, #1
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	fbb2 f3f3 	udiv	r3, r2, r3
 800203a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800203c:	69bb      	ldr	r3, [r7, #24]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3724      	adds	r7, #36	@ 0x24
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	40021000 	.word	0x40021000
 8002050:	08005d70 	.word	0x08005d70
 8002054:	00f42400 	.word	0x00f42400
 8002058:	007a1200 	.word	0x007a1200

0800205c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002060:	4b03      	ldr	r3, [pc, #12]	@ (8002070 <HAL_RCC_GetHCLKFreq+0x14>)
 8002062:	681b      	ldr	r3, [r3, #0]
}
 8002064:	4618      	mov	r0, r3
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	20000000 	.word	0x20000000

08002074 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002078:	f7ff fff0 	bl	800205c <HAL_RCC_GetHCLKFreq>
 800207c:	4602      	mov	r2, r0
 800207e:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	0adb      	lsrs	r3, r3, #11
 8002084:	f003 0307 	and.w	r3, r3, #7
 8002088:	4904      	ldr	r1, [pc, #16]	@ (800209c <HAL_RCC_GetPCLK2Freq+0x28>)
 800208a:	5ccb      	ldrb	r3, [r1, r3]
 800208c:	f003 031f 	and.w	r3, r3, #31
 8002090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002094:	4618      	mov	r0, r3
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40021000 	.word	0x40021000
 800209c:	08005d68 	.word	0x08005d68

080020a0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	220f      	movs	r2, #15
 80020ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80020b0:	4b12      	ldr	r3, [pc, #72]	@ (80020fc <HAL_RCC_GetClockConfig+0x5c>)
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f003 0203 	and.w	r2, r3, #3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80020bc:	4b0f      	ldr	r3, [pc, #60]	@ (80020fc <HAL_RCC_GetClockConfig+0x5c>)
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80020c8:	4b0c      	ldr	r3, [pc, #48]	@ (80020fc <HAL_RCC_GetClockConfig+0x5c>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80020d4:	4b09      	ldr	r3, [pc, #36]	@ (80020fc <HAL_RCC_GetClockConfig+0x5c>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	08db      	lsrs	r3, r3, #3
 80020da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80020e2:	4b07      	ldr	r3, [pc, #28]	@ (8002100 <HAL_RCC_GetClockConfig+0x60>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f003 0207 	and.w	r2, r3, #7
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	601a      	str	r2, [r3, #0]
}
 80020ee:	bf00      	nop
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	40021000 	.word	0x40021000
 8002100:	40022000 	.word	0x40022000

08002104 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b086      	sub	sp, #24
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800210c:	2300      	movs	r3, #0
 800210e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002110:	4b2a      	ldr	r3, [pc, #168]	@ (80021bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002114:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d003      	beq.n	8002124 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800211c:	f7ff f9d2 	bl	80014c4 <HAL_PWREx_GetVoltageRange>
 8002120:	6178      	str	r0, [r7, #20]
 8002122:	e014      	b.n	800214e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002124:	4b25      	ldr	r3, [pc, #148]	@ (80021bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002128:	4a24      	ldr	r2, [pc, #144]	@ (80021bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800212a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800212e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002130:	4b22      	ldr	r3, [pc, #136]	@ (80021bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002134:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002138:	60fb      	str	r3, [r7, #12]
 800213a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800213c:	f7ff f9c2 	bl	80014c4 <HAL_PWREx_GetVoltageRange>
 8002140:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002142:	4b1e      	ldr	r3, [pc, #120]	@ (80021bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002146:	4a1d      	ldr	r2, [pc, #116]	@ (80021bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002148:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800214c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002154:	d10b      	bne.n	800216e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b80      	cmp	r3, #128	@ 0x80
 800215a:	d919      	bls.n	8002190 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002160:	d902      	bls.n	8002168 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002162:	2302      	movs	r3, #2
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	e013      	b.n	8002190 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002168:	2301      	movs	r3, #1
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	e010      	b.n	8002190 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2b80      	cmp	r3, #128	@ 0x80
 8002172:	d902      	bls.n	800217a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002174:	2303      	movs	r3, #3
 8002176:	613b      	str	r3, [r7, #16]
 8002178:	e00a      	b.n	8002190 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2b80      	cmp	r3, #128	@ 0x80
 800217e:	d102      	bne.n	8002186 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002180:	2302      	movs	r3, #2
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	e004      	b.n	8002190 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2b70      	cmp	r3, #112	@ 0x70
 800218a:	d101      	bne.n	8002190 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800218c:	2301      	movs	r3, #1
 800218e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002190:	4b0b      	ldr	r3, [pc, #44]	@ (80021c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f023 0207 	bic.w	r2, r3, #7
 8002198:	4909      	ldr	r1, [pc, #36]	@ (80021c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	4313      	orrs	r3, r2
 800219e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80021a0:	4b07      	ldr	r3, [pc, #28]	@ (80021c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0307 	and.w	r3, r3, #7
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d001      	beq.n	80021b2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e000      	b.n	80021b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80021b2:	2300      	movs	r3, #0
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3718      	adds	r7, #24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	40021000 	.word	0x40021000
 80021c0:	40022000 	.word	0x40022000

080021c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e049      	b.n	800226a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d106      	bne.n	80021f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 f841 	bl	8002272 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2202      	movs	r2, #2
 80021f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3304      	adds	r3, #4
 8002200:	4619      	mov	r1, r3
 8002202:	4610      	mov	r0, r2
 8002204:	f000 f9da 	bl	80025bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2201      	movs	r2, #1
 8002214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2201      	movs	r2, #1
 8002224:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002272:	b480      	push	{r7}
 8002274:	b083      	sub	sp, #12
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800227a:	bf00      	nop
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
	...

08002288 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002288:	b480      	push	{r7}
 800228a:	b085      	sub	sp, #20
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002296:	b2db      	uxtb	r3, r3
 8002298:	2b01      	cmp	r3, #1
 800229a:	d001      	beq.n	80022a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e04f      	b.n	8002340 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2202      	movs	r2, #2
 80022a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	68da      	ldr	r2, [r3, #12]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f042 0201 	orr.w	r2, r2, #1
 80022b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a23      	ldr	r2, [pc, #140]	@ (800234c <HAL_TIM_Base_Start_IT+0xc4>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d01d      	beq.n	80022fe <HAL_TIM_Base_Start_IT+0x76>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022ca:	d018      	beq.n	80022fe <HAL_TIM_Base_Start_IT+0x76>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a1f      	ldr	r2, [pc, #124]	@ (8002350 <HAL_TIM_Base_Start_IT+0xc8>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d013      	beq.n	80022fe <HAL_TIM_Base_Start_IT+0x76>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a1e      	ldr	r2, [pc, #120]	@ (8002354 <HAL_TIM_Base_Start_IT+0xcc>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d00e      	beq.n	80022fe <HAL_TIM_Base_Start_IT+0x76>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a1c      	ldr	r2, [pc, #112]	@ (8002358 <HAL_TIM_Base_Start_IT+0xd0>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d009      	beq.n	80022fe <HAL_TIM_Base_Start_IT+0x76>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a1b      	ldr	r2, [pc, #108]	@ (800235c <HAL_TIM_Base_Start_IT+0xd4>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d004      	beq.n	80022fe <HAL_TIM_Base_Start_IT+0x76>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a19      	ldr	r2, [pc, #100]	@ (8002360 <HAL_TIM_Base_Start_IT+0xd8>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d115      	bne.n	800232a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	4b17      	ldr	r3, [pc, #92]	@ (8002364 <HAL_TIM_Base_Start_IT+0xdc>)
 8002306:	4013      	ands	r3, r2
 8002308:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2b06      	cmp	r3, #6
 800230e:	d015      	beq.n	800233c <HAL_TIM_Base_Start_IT+0xb4>
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002316:	d011      	beq.n	800233c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f042 0201 	orr.w	r2, r2, #1
 8002326:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002328:	e008      	b.n	800233c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f042 0201 	orr.w	r2, r2, #1
 8002338:	601a      	str	r2, [r3, #0]
 800233a:	e000      	b.n	800233e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800233c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	40012c00 	.word	0x40012c00
 8002350:	40000400 	.word	0x40000400
 8002354:	40000800 	.word	0x40000800
 8002358:	40000c00 	.word	0x40000c00
 800235c:	40013400 	.word	0x40013400
 8002360:	40014000 	.word	0x40014000
 8002364:	00010007 	.word	0x00010007

08002368 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d020      	beq.n	80023cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	2b00      	cmp	r3, #0
 8002392:	d01b      	beq.n	80023cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f06f 0202 	mvn.w	r2, #2
 800239c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2201      	movs	r2, #1
 80023a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 f8e4 	bl	8002580 <HAL_TIM_IC_CaptureCallback>
 80023b8:	e005      	b.n	80023c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f000 f8d6 	bl	800256c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 f8e7 	bl	8002594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	f003 0304 	and.w	r3, r3, #4
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d020      	beq.n	8002418 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d01b      	beq.n	8002418 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f06f 0204 	mvn.w	r2, #4
 80023e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2202      	movs	r2, #2
 80023ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d003      	beq.n	8002406 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f000 f8be 	bl	8002580 <HAL_TIM_IC_CaptureCallback>
 8002404:	e005      	b.n	8002412 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f000 f8b0 	bl	800256c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f000 f8c1 	bl	8002594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	f003 0308 	and.w	r3, r3, #8
 800241e:	2b00      	cmp	r3, #0
 8002420:	d020      	beq.n	8002464 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f003 0308 	and.w	r3, r3, #8
 8002428:	2b00      	cmp	r3, #0
 800242a:	d01b      	beq.n	8002464 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f06f 0208 	mvn.w	r2, #8
 8002434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2204      	movs	r2, #4
 800243a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	f003 0303 	and.w	r3, r3, #3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f000 f898 	bl	8002580 <HAL_TIM_IC_CaptureCallback>
 8002450:	e005      	b.n	800245e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 f88a 	bl	800256c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 f89b 	bl	8002594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	f003 0310 	and.w	r3, r3, #16
 800246a:	2b00      	cmp	r3, #0
 800246c:	d020      	beq.n	80024b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f003 0310 	and.w	r3, r3, #16
 8002474:	2b00      	cmp	r3, #0
 8002476:	d01b      	beq.n	80024b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f06f 0210 	mvn.w	r2, #16
 8002480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2208      	movs	r2, #8
 8002486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	69db      	ldr	r3, [r3, #28]
 800248e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 f872 	bl	8002580 <HAL_TIM_IC_CaptureCallback>
 800249c:	e005      	b.n	80024aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800249e:	6878      	ldr	r0, [r7, #4]
 80024a0:	f000 f864 	bl	800256c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f000 f875 	bl	8002594 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d00c      	beq.n	80024d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	f003 0301 	and.w	r3, r3, #1
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d007      	beq.n	80024d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f06f 0201 	mvn.w	r2, #1
 80024cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f7fe fd06 	bl	8000ee0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00c      	beq.n	80024f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d007      	beq.n	80024f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80024f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 f906 	bl	8002704 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d00c      	beq.n	800251c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002508:	2b00      	cmp	r3, #0
 800250a:	d007      	beq.n	800251c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f8fe 	bl	8002718 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00c      	beq.n	8002540 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800252c:	2b00      	cmp	r3, #0
 800252e:	d007      	beq.n	8002540 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 f834 	bl	80025a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	f003 0320 	and.w	r3, r3, #32
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00c      	beq.n	8002564 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f003 0320 	and.w	r3, r3, #32
 8002550:	2b00      	cmp	r3, #0
 8002552:	d007      	beq.n	8002564 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f06f 0220 	mvn.w	r2, #32
 800255c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 f8c6 	bl	80026f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002564:	bf00      	nop
 8002566:	3710      	adds	r7, #16
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4a40      	ldr	r2, [pc, #256]	@ (80026d0 <TIM_Base_SetConfig+0x114>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d013      	beq.n	80025fc <TIM_Base_SetConfig+0x40>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025da:	d00f      	beq.n	80025fc <TIM_Base_SetConfig+0x40>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a3d      	ldr	r2, [pc, #244]	@ (80026d4 <TIM_Base_SetConfig+0x118>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d00b      	beq.n	80025fc <TIM_Base_SetConfig+0x40>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a3c      	ldr	r2, [pc, #240]	@ (80026d8 <TIM_Base_SetConfig+0x11c>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d007      	beq.n	80025fc <TIM_Base_SetConfig+0x40>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a3b      	ldr	r2, [pc, #236]	@ (80026dc <TIM_Base_SetConfig+0x120>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d003      	beq.n	80025fc <TIM_Base_SetConfig+0x40>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a3a      	ldr	r2, [pc, #232]	@ (80026e0 <TIM_Base_SetConfig+0x124>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d108      	bne.n	800260e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002602:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	68fa      	ldr	r2, [r7, #12]
 800260a:	4313      	orrs	r3, r2
 800260c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a2f      	ldr	r2, [pc, #188]	@ (80026d0 <TIM_Base_SetConfig+0x114>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d01f      	beq.n	8002656 <TIM_Base_SetConfig+0x9a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800261c:	d01b      	beq.n	8002656 <TIM_Base_SetConfig+0x9a>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a2c      	ldr	r2, [pc, #176]	@ (80026d4 <TIM_Base_SetConfig+0x118>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d017      	beq.n	8002656 <TIM_Base_SetConfig+0x9a>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a2b      	ldr	r2, [pc, #172]	@ (80026d8 <TIM_Base_SetConfig+0x11c>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d013      	beq.n	8002656 <TIM_Base_SetConfig+0x9a>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a2a      	ldr	r2, [pc, #168]	@ (80026dc <TIM_Base_SetConfig+0x120>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d00f      	beq.n	8002656 <TIM_Base_SetConfig+0x9a>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a29      	ldr	r2, [pc, #164]	@ (80026e0 <TIM_Base_SetConfig+0x124>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d00b      	beq.n	8002656 <TIM_Base_SetConfig+0x9a>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a28      	ldr	r2, [pc, #160]	@ (80026e4 <TIM_Base_SetConfig+0x128>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d007      	beq.n	8002656 <TIM_Base_SetConfig+0x9a>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a27      	ldr	r2, [pc, #156]	@ (80026e8 <TIM_Base_SetConfig+0x12c>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d003      	beq.n	8002656 <TIM_Base_SetConfig+0x9a>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a26      	ldr	r2, [pc, #152]	@ (80026ec <TIM_Base_SetConfig+0x130>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d108      	bne.n	8002668 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800265c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	68fa      	ldr	r2, [r7, #12]
 8002664:	4313      	orrs	r3, r2
 8002666:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	695b      	ldr	r3, [r3, #20]
 8002672:	4313      	orrs	r3, r2
 8002674:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68fa      	ldr	r2, [r7, #12]
 800267a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	4a10      	ldr	r2, [pc, #64]	@ (80026d0 <TIM_Base_SetConfig+0x114>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d00f      	beq.n	80026b4 <TIM_Base_SetConfig+0xf8>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4a12      	ldr	r2, [pc, #72]	@ (80026e0 <TIM_Base_SetConfig+0x124>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d00b      	beq.n	80026b4 <TIM_Base_SetConfig+0xf8>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	4a11      	ldr	r2, [pc, #68]	@ (80026e4 <TIM_Base_SetConfig+0x128>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d007      	beq.n	80026b4 <TIM_Base_SetConfig+0xf8>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	4a10      	ldr	r2, [pc, #64]	@ (80026e8 <TIM_Base_SetConfig+0x12c>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d003      	beq.n	80026b4 <TIM_Base_SetConfig+0xf8>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	4a0f      	ldr	r2, [pc, #60]	@ (80026ec <TIM_Base_SetConfig+0x130>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d103      	bne.n	80026bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	691a      	ldr	r2, [r3, #16]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	615a      	str	r2, [r3, #20]
}
 80026c2:	bf00      	nop
 80026c4:	3714      	adds	r7, #20
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	40012c00 	.word	0x40012c00
 80026d4:	40000400 	.word	0x40000400
 80026d8:	40000800 	.word	0x40000800
 80026dc:	40000c00 	.word	0x40000c00
 80026e0:	40013400 	.word	0x40013400
 80026e4:	40014000 	.word	0x40014000
 80026e8:	40014400 	.word	0x40014400
 80026ec:	40014800 	.word	0x40014800

080026f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr

08002704 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002720:	bf00      	nop
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002730:	4b05      	ldr	r3, [pc, #20]	@ (8002748 <SysTick_Handler+0x1c>)
 8002732:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002734:	f001 fd26 	bl	8004184 <xTaskGetSchedulerState>
 8002738:	4603      	mov	r3, r0
 800273a:	2b01      	cmp	r3, #1
 800273c:	d001      	beq.n	8002742 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800273e:	f002 fb1b 	bl	8004d78 <xPortSysTickHandler>
  }
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	e000e010 	.word	0xe000e010

0800274c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	4a07      	ldr	r2, [pc, #28]	@ (8002778 <vApplicationGetIdleTaskMemory+0x2c>)
 800275c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	4a06      	ldr	r2, [pc, #24]	@ (800277c <vApplicationGetIdleTaskMemory+0x30>)
 8002762:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2280      	movs	r2, #128	@ 0x80
 8002768:	601a      	str	r2, [r3, #0]
}
 800276a:	bf00      	nop
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	200001e8 	.word	0x200001e8
 800277c:	20000290 	.word	0x20000290

08002780 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4a07      	ldr	r2, [pc, #28]	@ (80027ac <vApplicationGetTimerTaskMemory+0x2c>)
 8002790:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	4a06      	ldr	r2, [pc, #24]	@ (80027b0 <vApplicationGetTimerTaskMemory+0x30>)
 8002796:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800279e:	601a      	str	r2, [r3, #0]
}
 80027a0:	bf00      	nop
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	20000490 	.word	0x20000490
 80027b0:	20000538 	.word	0x20000538

080027b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f103 0208 	add.w	r2, r3, #8
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f04f 32ff 	mov.w	r2, #4294967295
 80027cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f103 0208 	add.w	r2, r3, #8
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f103 0208 	add.w	r2, r3, #8
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80027e8:	bf00      	nop
 80027ea:	370c      	adds	r7, #12
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2200      	movs	r2, #0
 8002800:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002802:	bf00      	nop
 8002804:	370c      	adds	r7, #12
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800280e:	b480      	push	{r7}
 8002810:	b085      	sub	sp, #20
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
 8002816:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	68fa      	ldr	r2, [r7, #12]
 8002822:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	689a      	ldr	r2, [r3, #8]
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	1c5a      	adds	r2, r3, #1
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	601a      	str	r2, [r3, #0]
}
 800284a:	bf00      	nop
 800284c:	3714      	adds	r7, #20
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002856:	b480      	push	{r7}
 8002858:	b085      	sub	sp, #20
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
 800285e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286c:	d103      	bne.n	8002876 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	60fb      	str	r3, [r7, #12]
 8002874:	e00c      	b.n	8002890 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	3308      	adds	r3, #8
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	e002      	b.n	8002884 <vListInsert+0x2e>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68ba      	ldr	r2, [r7, #8]
 800288c:	429a      	cmp	r2, r3
 800288e:	d2f6      	bcs.n	800287e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	1c5a      	adds	r2, r3, #1
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	601a      	str	r2, [r3, #0]
}
 80028bc:	bf00      	nop
 80028be:	3714      	adds	r7, #20
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	6892      	ldr	r2, [r2, #8]
 80028de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	6852      	ldr	r2, [r2, #4]
 80028e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d103      	bne.n	80028fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	1e5a      	subs	r2, r3, #1
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
}
 8002910:	4618      	mov	r0, r3
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d10b      	bne.n	8002948 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002934:	f383 8811 	msr	BASEPRI, r3
 8002938:	f3bf 8f6f 	isb	sy
 800293c:	f3bf 8f4f 	dsb	sy
 8002940:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002942:	bf00      	nop
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002948:	f002 f986 	bl	8004c58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002954:	68f9      	ldr	r1, [r7, #12]
 8002956:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002958:	fb01 f303 	mul.w	r3, r1, r3
 800295c:	441a      	add	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002978:	3b01      	subs	r3, #1
 800297a:	68f9      	ldr	r1, [r7, #12]
 800297c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800297e:	fb01 f303 	mul.w	r3, r1, r3
 8002982:	441a      	add	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	22ff      	movs	r2, #255	@ 0xff
 800298c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	22ff      	movs	r2, #255	@ 0xff
 8002994:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d114      	bne.n	80029c8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d01a      	beq.n	80029dc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	3310      	adds	r3, #16
 80029aa:	4618      	mov	r0, r3
 80029ac:	f001 fa24 	bl	8003df8 <xTaskRemoveFromEventList>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d012      	beq.n	80029dc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80029b6:	4b0d      	ldr	r3, [pc, #52]	@ (80029ec <xQueueGenericReset+0xd0>)
 80029b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	f3bf 8f4f 	dsb	sy
 80029c2:	f3bf 8f6f 	isb	sy
 80029c6:	e009      	b.n	80029dc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	3310      	adds	r3, #16
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff fef1 	bl	80027b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	3324      	adds	r3, #36	@ 0x24
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff feec 	bl	80027b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80029dc:	f002 f96e 	bl	8004cbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80029e0:	2301      	movs	r3, #1
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	e000ed04 	.word	0xe000ed04

080029f0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08e      	sub	sp, #56	@ 0x38
 80029f4:	af02      	add	r7, sp, #8
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	607a      	str	r2, [r7, #4]
 80029fc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d10b      	bne.n	8002a1c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a08:	f383 8811 	msr	BASEPRI, r3
 8002a0c:	f3bf 8f6f 	isb	sy
 8002a10:	f3bf 8f4f 	dsb	sy
 8002a14:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002a16:	bf00      	nop
 8002a18:	bf00      	nop
 8002a1a:	e7fd      	b.n	8002a18 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10b      	bne.n	8002a3a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a26:	f383 8811 	msr	BASEPRI, r3
 8002a2a:	f3bf 8f6f 	isb	sy
 8002a2e:	f3bf 8f4f 	dsb	sy
 8002a32:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002a34:	bf00      	nop
 8002a36:	bf00      	nop
 8002a38:	e7fd      	b.n	8002a36 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d002      	beq.n	8002a46 <xQueueGenericCreateStatic+0x56>
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <xQueueGenericCreateStatic+0x5a>
 8002a46:	2301      	movs	r3, #1
 8002a48:	e000      	b.n	8002a4c <xQueueGenericCreateStatic+0x5c>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d10b      	bne.n	8002a68 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a54:	f383 8811 	msr	BASEPRI, r3
 8002a58:	f3bf 8f6f 	isb	sy
 8002a5c:	f3bf 8f4f 	dsb	sy
 8002a60:	623b      	str	r3, [r7, #32]
}
 8002a62:	bf00      	nop
 8002a64:	bf00      	nop
 8002a66:	e7fd      	b.n	8002a64 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d102      	bne.n	8002a74 <xQueueGenericCreateStatic+0x84>
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <xQueueGenericCreateStatic+0x88>
 8002a74:	2301      	movs	r3, #1
 8002a76:	e000      	b.n	8002a7a <xQueueGenericCreateStatic+0x8a>
 8002a78:	2300      	movs	r3, #0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d10b      	bne.n	8002a96 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a82:	f383 8811 	msr	BASEPRI, r3
 8002a86:	f3bf 8f6f 	isb	sy
 8002a8a:	f3bf 8f4f 	dsb	sy
 8002a8e:	61fb      	str	r3, [r7, #28]
}
 8002a90:	bf00      	nop
 8002a92:	bf00      	nop
 8002a94:	e7fd      	b.n	8002a92 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002a96:	2350      	movs	r3, #80	@ 0x50
 8002a98:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	2b50      	cmp	r3, #80	@ 0x50
 8002a9e:	d00b      	beq.n	8002ab8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002aa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002aa4:	f383 8811 	msr	BASEPRI, r3
 8002aa8:	f3bf 8f6f 	isb	sy
 8002aac:	f3bf 8f4f 	dsb	sy
 8002ab0:	61bb      	str	r3, [r7, #24]
}
 8002ab2:	bf00      	nop
 8002ab4:	bf00      	nop
 8002ab6:	e7fd      	b.n	8002ab4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002ab8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002abe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d00d      	beq.n	8002ae0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002ac4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002acc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002ad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ad2:	9300      	str	r3, [sp, #0]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	68b9      	ldr	r1, [r7, #8]
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f000 f840 	bl	8002b60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3730      	adds	r7, #48	@ 0x30
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b08a      	sub	sp, #40	@ 0x28
 8002aee:	af02      	add	r7, sp, #8
 8002af0:	60f8      	str	r0, [r7, #12]
 8002af2:	60b9      	str	r1, [r7, #8]
 8002af4:	4613      	mov	r3, r2
 8002af6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d10b      	bne.n	8002b16 <xQueueGenericCreate+0x2c>
	__asm volatile
 8002afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b02:	f383 8811 	msr	BASEPRI, r3
 8002b06:	f3bf 8f6f 	isb	sy
 8002b0a:	f3bf 8f4f 	dsb	sy
 8002b0e:	613b      	str	r3, [r7, #16]
}
 8002b10:	bf00      	nop
 8002b12:	bf00      	nop
 8002b14:	e7fd      	b.n	8002b12 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	68ba      	ldr	r2, [r7, #8]
 8002b1a:	fb02 f303 	mul.w	r3, r2, r3
 8002b1e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002b20:	69fb      	ldr	r3, [r7, #28]
 8002b22:	3350      	adds	r3, #80	@ 0x50
 8002b24:	4618      	mov	r0, r3
 8002b26:	f002 f9b9 	bl	8004e9c <pvPortMalloc>
 8002b2a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d011      	beq.n	8002b56 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	3350      	adds	r3, #80	@ 0x50
 8002b3a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002b44:	79fa      	ldrb	r2, [r7, #7]
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	697a      	ldr	r2, [r7, #20]
 8002b4e:	68b9      	ldr	r1, [r7, #8]
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	f000 f805 	bl	8002b60 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002b56:	69bb      	ldr	r3, [r7, #24]
	}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3720      	adds	r7, #32
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	607a      	str	r2, [r7, #4]
 8002b6c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d103      	bne.n	8002b7c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002b74:	69bb      	ldr	r3, [r7, #24]
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	e002      	b.n	8002b82 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002b82:	69bb      	ldr	r3, [r7, #24]
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	68ba      	ldr	r2, [r7, #8]
 8002b8c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002b8e:	2101      	movs	r1, #1
 8002b90:	69b8      	ldr	r0, [r7, #24]
 8002b92:	f7ff fec3 	bl	800291c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002b96:	69bb      	ldr	r3, [r7, #24]
 8002b98:	78fa      	ldrb	r2, [r7, #3]
 8002b9a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002b9e:	bf00      	nop
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8002ba6:	b580      	push	{r7, lr}
 8002ba8:	b082      	sub	sp, #8
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00e      	beq.n	8002bd2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	2200      	movs	r2, #0
 8002bca:	2100      	movs	r1, #0
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f000 f81d 	bl	8002c0c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8002bd2:	bf00      	nop
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b086      	sub	sp, #24
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	4603      	mov	r3, r0
 8002be2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8002be4:	2301      	movs	r3, #1
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	2300      	movs	r3, #0
 8002bea:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8002bec:	79fb      	ldrb	r3, [r7, #7]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	6939      	ldr	r1, [r7, #16]
 8002bf2:	6978      	ldr	r0, [r7, #20]
 8002bf4:	f7ff ff79 	bl	8002aea <xQueueGenericCreate>
 8002bf8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8002bfa:	68f8      	ldr	r0, [r7, #12]
 8002bfc:	f7ff ffd3 	bl	8002ba6 <prvInitialiseMutex>

		return xNewQueue;
 8002c00:	68fb      	ldr	r3, [r7, #12]
	}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3718      	adds	r7, #24
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
	...

08002c0c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b08e      	sub	sp, #56	@ 0x38
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	607a      	str	r2, [r7, #4]
 8002c18:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d10b      	bne.n	8002c40 <xQueueGenericSend+0x34>
	__asm volatile
 8002c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c2c:	f383 8811 	msr	BASEPRI, r3
 8002c30:	f3bf 8f6f 	isb	sy
 8002c34:	f3bf 8f4f 	dsb	sy
 8002c38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002c3a:	bf00      	nop
 8002c3c:	bf00      	nop
 8002c3e:	e7fd      	b.n	8002c3c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d103      	bne.n	8002c4e <xQueueGenericSend+0x42>
 8002c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d101      	bne.n	8002c52 <xQueueGenericSend+0x46>
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e000      	b.n	8002c54 <xQueueGenericSend+0x48>
 8002c52:	2300      	movs	r3, #0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d10b      	bne.n	8002c70 <xQueueGenericSend+0x64>
	__asm volatile
 8002c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c5c:	f383 8811 	msr	BASEPRI, r3
 8002c60:	f3bf 8f6f 	isb	sy
 8002c64:	f3bf 8f4f 	dsb	sy
 8002c68:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002c6a:	bf00      	nop
 8002c6c:	bf00      	nop
 8002c6e:	e7fd      	b.n	8002c6c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d103      	bne.n	8002c7e <xQueueGenericSend+0x72>
 8002c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d101      	bne.n	8002c82 <xQueueGenericSend+0x76>
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <xQueueGenericSend+0x78>
 8002c82:	2300      	movs	r3, #0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10b      	bne.n	8002ca0 <xQueueGenericSend+0x94>
	__asm volatile
 8002c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c8c:	f383 8811 	msr	BASEPRI, r3
 8002c90:	f3bf 8f6f 	isb	sy
 8002c94:	f3bf 8f4f 	dsb	sy
 8002c98:	623b      	str	r3, [r7, #32]
}
 8002c9a:	bf00      	nop
 8002c9c:	bf00      	nop
 8002c9e:	e7fd      	b.n	8002c9c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ca0:	f001 fa70 	bl	8004184 <xTaskGetSchedulerState>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d102      	bne.n	8002cb0 <xQueueGenericSend+0xa4>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d101      	bne.n	8002cb4 <xQueueGenericSend+0xa8>
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e000      	b.n	8002cb6 <xQueueGenericSend+0xaa>
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d10b      	bne.n	8002cd2 <xQueueGenericSend+0xc6>
	__asm volatile
 8002cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cbe:	f383 8811 	msr	BASEPRI, r3
 8002cc2:	f3bf 8f6f 	isb	sy
 8002cc6:	f3bf 8f4f 	dsb	sy
 8002cca:	61fb      	str	r3, [r7, #28]
}
 8002ccc:	bf00      	nop
 8002cce:	bf00      	nop
 8002cd0:	e7fd      	b.n	8002cce <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002cd2:	f001 ffc1 	bl	8004c58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d302      	bcc.n	8002ce8 <xQueueGenericSend+0xdc>
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d129      	bne.n	8002d3c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ce8:	683a      	ldr	r2, [r7, #0]
 8002cea:	68b9      	ldr	r1, [r7, #8]
 8002cec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002cee:	f000 fa0f 	bl	8003110 <prvCopyDataToQueue>
 8002cf2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d010      	beq.n	8002d1e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cfe:	3324      	adds	r3, #36	@ 0x24
 8002d00:	4618      	mov	r0, r3
 8002d02:	f001 f879 	bl	8003df8 <xTaskRemoveFromEventList>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d013      	beq.n	8002d34 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002d0c:	4b3f      	ldr	r3, [pc, #252]	@ (8002e0c <xQueueGenericSend+0x200>)
 8002d0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d12:	601a      	str	r2, [r3, #0]
 8002d14:	f3bf 8f4f 	dsb	sy
 8002d18:	f3bf 8f6f 	isb	sy
 8002d1c:	e00a      	b.n	8002d34 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d007      	beq.n	8002d34 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002d24:	4b39      	ldr	r3, [pc, #228]	@ (8002e0c <xQueueGenericSend+0x200>)
 8002d26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d2a:	601a      	str	r2, [r3, #0]
 8002d2c:	f3bf 8f4f 	dsb	sy
 8002d30:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002d34:	f001 ffc2 	bl	8004cbc <vPortExitCritical>
				return pdPASS;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e063      	b.n	8002e04 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d103      	bne.n	8002d4a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002d42:	f001 ffbb 	bl	8004cbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	e05c      	b.n	8002e04 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002d4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d106      	bne.n	8002d5e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002d50:	f107 0314 	add.w	r3, r7, #20
 8002d54:	4618      	mov	r0, r3
 8002d56:	f001 f8b3 	bl	8003ec0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d5e:	f001 ffad 	bl	8004cbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002d62:	f000 fe1b 	bl	800399c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d66:	f001 ff77 	bl	8004c58 <vPortEnterCritical>
 8002d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d70:	b25b      	sxtb	r3, r3
 8002d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d76:	d103      	bne.n	8002d80 <xQueueGenericSend+0x174>
 8002d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d86:	b25b      	sxtb	r3, r3
 8002d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d8c:	d103      	bne.n	8002d96 <xQueueGenericSend+0x18a>
 8002d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002d96:	f001 ff91 	bl	8004cbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d9a:	1d3a      	adds	r2, r7, #4
 8002d9c:	f107 0314 	add.w	r3, r7, #20
 8002da0:	4611      	mov	r1, r2
 8002da2:	4618      	mov	r0, r3
 8002da4:	f001 f8a2 	bl	8003eec <xTaskCheckForTimeOut>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d124      	bne.n	8002df8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002dae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002db0:	f000 faa6 	bl	8003300 <prvIsQueueFull>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d018      	beq.n	8002dec <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dbc:	3310      	adds	r3, #16
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	4611      	mov	r1, r2
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f000 ffc6 	bl	8003d54 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002dc8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002dca:	f000 fa31 	bl	8003230 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002dce:	f000 fdf3 	bl	80039b8 <xTaskResumeAll>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f47f af7c 	bne.w	8002cd2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002dda:	4b0c      	ldr	r3, [pc, #48]	@ (8002e0c <xQueueGenericSend+0x200>)
 8002ddc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	f3bf 8f4f 	dsb	sy
 8002de6:	f3bf 8f6f 	isb	sy
 8002dea:	e772      	b.n	8002cd2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002dec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002dee:	f000 fa1f 	bl	8003230 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002df2:	f000 fde1 	bl	80039b8 <xTaskResumeAll>
 8002df6:	e76c      	b.n	8002cd2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002df8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002dfa:	f000 fa19 	bl	8003230 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002dfe:	f000 fddb 	bl	80039b8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002e02:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3738      	adds	r7, #56	@ 0x38
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	e000ed04 	.word	0xe000ed04

08002e10 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b090      	sub	sp, #64	@ 0x40
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
 8002e1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d10b      	bne.n	8002e40 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e2c:	f383 8811 	msr	BASEPRI, r3
 8002e30:	f3bf 8f6f 	isb	sy
 8002e34:	f3bf 8f4f 	dsb	sy
 8002e38:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002e3a:	bf00      	nop
 8002e3c:	bf00      	nop
 8002e3e:	e7fd      	b.n	8002e3c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d103      	bne.n	8002e4e <xQueueGenericSendFromISR+0x3e>
 8002e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d101      	bne.n	8002e52 <xQueueGenericSendFromISR+0x42>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <xQueueGenericSendFromISR+0x44>
 8002e52:	2300      	movs	r3, #0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d10b      	bne.n	8002e70 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e5c:	f383 8811 	msr	BASEPRI, r3
 8002e60:	f3bf 8f6f 	isb	sy
 8002e64:	f3bf 8f4f 	dsb	sy
 8002e68:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002e6a:	bf00      	nop
 8002e6c:	bf00      	nop
 8002e6e:	e7fd      	b.n	8002e6c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d103      	bne.n	8002e7e <xQueueGenericSendFromISR+0x6e>
 8002e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d101      	bne.n	8002e82 <xQueueGenericSendFromISR+0x72>
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e000      	b.n	8002e84 <xQueueGenericSendFromISR+0x74>
 8002e82:	2300      	movs	r3, #0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d10b      	bne.n	8002ea0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e8c:	f383 8811 	msr	BASEPRI, r3
 8002e90:	f3bf 8f6f 	isb	sy
 8002e94:	f3bf 8f4f 	dsb	sy
 8002e98:	623b      	str	r3, [r7, #32]
}
 8002e9a:	bf00      	nop
 8002e9c:	bf00      	nop
 8002e9e:	e7fd      	b.n	8002e9c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002ea0:	f001 ffba 	bl	8004e18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002ea4:	f3ef 8211 	mrs	r2, BASEPRI
 8002ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eac:	f383 8811 	msr	BASEPRI, r3
 8002eb0:	f3bf 8f6f 	isb	sy
 8002eb4:	f3bf 8f4f 	dsb	sy
 8002eb8:	61fa      	str	r2, [r7, #28]
 8002eba:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002ebc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002ebe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ec2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d302      	bcc.n	8002ed2 <xQueueGenericSendFromISR+0xc2>
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d12f      	bne.n	8002f32 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ed4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002ed8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ede:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	68b9      	ldr	r1, [r7, #8]
 8002ee6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002ee8:	f000 f912 	bl	8003110 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002eec:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef4:	d112      	bne.n	8002f1c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d016      	beq.n	8002f2c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f00:	3324      	adds	r3, #36	@ 0x24
 8002f02:	4618      	mov	r0, r3
 8002f04:	f000 ff78 	bl	8003df8 <xTaskRemoveFromEventList>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00e      	beq.n	8002f2c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d00b      	beq.n	8002f2c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	601a      	str	r2, [r3, #0]
 8002f1a:	e007      	b.n	8002f2c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002f1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002f20:	3301      	adds	r3, #1
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	b25a      	sxtb	r2, r3
 8002f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002f30:	e001      	b.n	8002f36 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f38:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002f3a:	697b      	ldr	r3, [r7, #20]
 8002f3c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002f40:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002f42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3740      	adds	r7, #64	@ 0x40
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b08c      	sub	sp, #48	@ 0x30
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10b      	bne.n	8002f7e <xQueueReceive+0x32>
	__asm volatile
 8002f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f6a:	f383 8811 	msr	BASEPRI, r3
 8002f6e:	f3bf 8f6f 	isb	sy
 8002f72:	f3bf 8f4f 	dsb	sy
 8002f76:	623b      	str	r3, [r7, #32]
}
 8002f78:	bf00      	nop
 8002f7a:	bf00      	nop
 8002f7c:	e7fd      	b.n	8002f7a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d103      	bne.n	8002f8c <xQueueReceive+0x40>
 8002f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d101      	bne.n	8002f90 <xQueueReceive+0x44>
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e000      	b.n	8002f92 <xQueueReceive+0x46>
 8002f90:	2300      	movs	r3, #0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10b      	bne.n	8002fae <xQueueReceive+0x62>
	__asm volatile
 8002f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f9a:	f383 8811 	msr	BASEPRI, r3
 8002f9e:	f3bf 8f6f 	isb	sy
 8002fa2:	f3bf 8f4f 	dsb	sy
 8002fa6:	61fb      	str	r3, [r7, #28]
}
 8002fa8:	bf00      	nop
 8002faa:	bf00      	nop
 8002fac:	e7fd      	b.n	8002faa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fae:	f001 f8e9 	bl	8004184 <xTaskGetSchedulerState>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d102      	bne.n	8002fbe <xQueueReceive+0x72>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <xQueueReceive+0x76>
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <xQueueReceive+0x78>
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10b      	bne.n	8002fe0 <xQueueReceive+0x94>
	__asm volatile
 8002fc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fcc:	f383 8811 	msr	BASEPRI, r3
 8002fd0:	f3bf 8f6f 	isb	sy
 8002fd4:	f3bf 8f4f 	dsb	sy
 8002fd8:	61bb      	str	r3, [r7, #24]
}
 8002fda:	bf00      	nop
 8002fdc:	bf00      	nop
 8002fde:	e7fd      	b.n	8002fdc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002fe0:	f001 fe3a 	bl	8004c58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fe6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d01f      	beq.n	8003030 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002ff0:	68b9      	ldr	r1, [r7, #8]
 8002ff2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002ff4:	f000 f8f6 	bl	80031e4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffa:	1e5a      	subs	r2, r3, #1
 8002ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ffe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003002:	691b      	ldr	r3, [r3, #16]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00f      	beq.n	8003028 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800300a:	3310      	adds	r3, #16
 800300c:	4618      	mov	r0, r3
 800300e:	f000 fef3 	bl	8003df8 <xTaskRemoveFromEventList>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d007      	beq.n	8003028 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003018:	4b3c      	ldr	r3, [pc, #240]	@ (800310c <xQueueReceive+0x1c0>)
 800301a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800301e:	601a      	str	r2, [r3, #0]
 8003020:	f3bf 8f4f 	dsb	sy
 8003024:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003028:	f001 fe48 	bl	8004cbc <vPortExitCritical>
				return pdPASS;
 800302c:	2301      	movs	r3, #1
 800302e:	e069      	b.n	8003104 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d103      	bne.n	800303e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003036:	f001 fe41 	bl	8004cbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800303a:	2300      	movs	r3, #0
 800303c:	e062      	b.n	8003104 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800303e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003040:	2b00      	cmp	r3, #0
 8003042:	d106      	bne.n	8003052 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003044:	f107 0310 	add.w	r3, r7, #16
 8003048:	4618      	mov	r0, r3
 800304a:	f000 ff39 	bl	8003ec0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800304e:	2301      	movs	r3, #1
 8003050:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003052:	f001 fe33 	bl	8004cbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003056:	f000 fca1 	bl	800399c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800305a:	f001 fdfd 	bl	8004c58 <vPortEnterCritical>
 800305e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003060:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003064:	b25b      	sxtb	r3, r3
 8003066:	f1b3 3fff 	cmp.w	r3, #4294967295
 800306a:	d103      	bne.n	8003074 <xQueueReceive+0x128>
 800306c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003076:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800307a:	b25b      	sxtb	r3, r3
 800307c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003080:	d103      	bne.n	800308a <xQueueReceive+0x13e>
 8003082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003084:	2200      	movs	r2, #0
 8003086:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800308a:	f001 fe17 	bl	8004cbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800308e:	1d3a      	adds	r2, r7, #4
 8003090:	f107 0310 	add.w	r3, r7, #16
 8003094:	4611      	mov	r1, r2
 8003096:	4618      	mov	r0, r3
 8003098:	f000 ff28 	bl	8003eec <xTaskCheckForTimeOut>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d123      	bne.n	80030ea <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030a4:	f000 f916 	bl	80032d4 <prvIsQueueEmpty>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d017      	beq.n	80030de <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80030ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030b0:	3324      	adds	r3, #36	@ 0x24
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	4611      	mov	r1, r2
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 fe4c 	bl	8003d54 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80030bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030be:	f000 f8b7 	bl	8003230 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80030c2:	f000 fc79 	bl	80039b8 <xTaskResumeAll>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d189      	bne.n	8002fe0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80030cc:	4b0f      	ldr	r3, [pc, #60]	@ (800310c <xQueueReceive+0x1c0>)
 80030ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030d2:	601a      	str	r2, [r3, #0]
 80030d4:	f3bf 8f4f 	dsb	sy
 80030d8:	f3bf 8f6f 	isb	sy
 80030dc:	e780      	b.n	8002fe0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80030de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030e0:	f000 f8a6 	bl	8003230 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80030e4:	f000 fc68 	bl	80039b8 <xTaskResumeAll>
 80030e8:	e77a      	b.n	8002fe0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80030ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030ec:	f000 f8a0 	bl	8003230 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80030f0:	f000 fc62 	bl	80039b8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80030f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80030f6:	f000 f8ed 	bl	80032d4 <prvIsQueueEmpty>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f43f af6f 	beq.w	8002fe0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003102:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003104:	4618      	mov	r0, r3
 8003106:	3730      	adds	r7, #48	@ 0x30
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	e000ed04 	.word	0xe000ed04

08003110 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003124:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10d      	bne.n	800314a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d14d      	bne.n	80031d2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	4618      	mov	r0, r3
 800313c:	f001 f840 	bl	80041c0 <xTaskPriorityDisinherit>
 8003140:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2200      	movs	r2, #0
 8003146:	609a      	str	r2, [r3, #8]
 8003148:	e043      	b.n	80031d2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d119      	bne.n	8003184 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6858      	ldr	r0, [r3, #4]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003158:	461a      	mov	r2, r3
 800315a:	68b9      	ldr	r1, [r7, #8]
 800315c:	f002 f936 	bl	80053cc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	685a      	ldr	r2, [r3, #4]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003168:	441a      	add	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	685a      	ldr	r2, [r3, #4]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	429a      	cmp	r2, r3
 8003178:	d32b      	bcc.n	80031d2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	605a      	str	r2, [r3, #4]
 8003182:	e026      	b.n	80031d2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	68d8      	ldr	r0, [r3, #12]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318c:	461a      	mov	r2, r3
 800318e:	68b9      	ldr	r1, [r7, #8]
 8003190:	f002 f91c 	bl	80053cc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	68da      	ldr	r2, [r3, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319c:	425b      	negs	r3, r3
 800319e:	441a      	add	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	68da      	ldr	r2, [r3, #12]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d207      	bcs.n	80031c0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b8:	425b      	negs	r3, r3
 80031ba:	441a      	add	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d105      	bne.n	80031d2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d002      	beq.n	80031d2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	3b01      	subs	r3, #1
 80031d0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1c5a      	adds	r2, r3, #1
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80031da:	697b      	ldr	r3, [r7, #20]
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d018      	beq.n	8003228 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	68da      	ldr	r2, [r3, #12]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fe:	441a      	add	r2, r3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68da      	ldr	r2, [r3, #12]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	429a      	cmp	r2, r3
 800320e:	d303      	bcc.n	8003218 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68d9      	ldr	r1, [r3, #12]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003220:	461a      	mov	r2, r3
 8003222:	6838      	ldr	r0, [r7, #0]
 8003224:	f002 f8d2 	bl	80053cc <memcpy>
	}
}
 8003228:	bf00      	nop
 800322a:	3708      	adds	r7, #8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b084      	sub	sp, #16
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003238:	f001 fd0e 	bl	8004c58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003242:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003244:	e011      	b.n	800326a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324a:	2b00      	cmp	r3, #0
 800324c:	d012      	beq.n	8003274 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	3324      	adds	r3, #36	@ 0x24
 8003252:	4618      	mov	r0, r3
 8003254:	f000 fdd0 	bl	8003df8 <xTaskRemoveFromEventList>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800325e:	f000 fea9 	bl	8003fb4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003262:	7bfb      	ldrb	r3, [r7, #15]
 8003264:	3b01      	subs	r3, #1
 8003266:	b2db      	uxtb	r3, r3
 8003268:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800326a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800326e:	2b00      	cmp	r3, #0
 8003270:	dce9      	bgt.n	8003246 <prvUnlockQueue+0x16>
 8003272:	e000      	b.n	8003276 <prvUnlockQueue+0x46>
					break;
 8003274:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	22ff      	movs	r2, #255	@ 0xff
 800327a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800327e:	f001 fd1d 	bl	8004cbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003282:	f001 fce9 	bl	8004c58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800328c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800328e:	e011      	b.n	80032b4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	691b      	ldr	r3, [r3, #16]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d012      	beq.n	80032be <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	3310      	adds	r3, #16
 800329c:	4618      	mov	r0, r3
 800329e:	f000 fdab 	bl	8003df8 <xTaskRemoveFromEventList>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d001      	beq.n	80032ac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80032a8:	f000 fe84 	bl	8003fb4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80032ac:	7bbb      	ldrb	r3, [r7, #14]
 80032ae:	3b01      	subs	r3, #1
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80032b4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	dce9      	bgt.n	8003290 <prvUnlockQueue+0x60>
 80032bc:	e000      	b.n	80032c0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80032be:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	22ff      	movs	r2, #255	@ 0xff
 80032c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80032c8:	f001 fcf8 	bl	8004cbc <vPortExitCritical>
}
 80032cc:	bf00      	nop
 80032ce:	3710      	adds	r7, #16
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80032dc:	f001 fcbc 	bl	8004c58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d102      	bne.n	80032ee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80032e8:	2301      	movs	r3, #1
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	e001      	b.n	80032f2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80032ee:	2300      	movs	r3, #0
 80032f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80032f2:	f001 fce3 	bl	8004cbc <vPortExitCritical>

	return xReturn;
 80032f6:	68fb      	ldr	r3, [r7, #12]
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3710      	adds	r7, #16
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003308:	f001 fca6 	bl	8004c58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003314:	429a      	cmp	r2, r3
 8003316:	d102      	bne.n	800331e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003318:	2301      	movs	r3, #1
 800331a:	60fb      	str	r3, [r7, #12]
 800331c:	e001      	b.n	8003322 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003322:	f001 fccb 	bl	8004cbc <vPortExitCritical>

	return xReturn;
 8003326:	68fb      	ldr	r3, [r7, #12]
}
 8003328:	4618      	mov	r0, r3
 800332a:	3710      	adds	r7, #16
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}

08003330 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003330:	b480      	push	{r7}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800333a:	2300      	movs	r3, #0
 800333c:	60fb      	str	r3, [r7, #12]
 800333e:	e014      	b.n	800336a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003340:	4a0f      	ldr	r2, [pc, #60]	@ (8003380 <vQueueAddToRegistry+0x50>)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d10b      	bne.n	8003364 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800334c:	490c      	ldr	r1, [pc, #48]	@ (8003380 <vQueueAddToRegistry+0x50>)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	683a      	ldr	r2, [r7, #0]
 8003352:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003356:	4a0a      	ldr	r2, [pc, #40]	@ (8003380 <vQueueAddToRegistry+0x50>)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	00db      	lsls	r3, r3, #3
 800335c:	4413      	add	r3, r2
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003362:	e006      	b.n	8003372 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	3301      	adds	r3, #1
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2b07      	cmp	r3, #7
 800336e:	d9e7      	bls.n	8003340 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003370:	bf00      	nop
 8003372:	bf00      	nop
 8003374:	3714      	adds	r7, #20
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	20000938 	.word	0x20000938

08003384 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003394:	f001 fc60 	bl	8004c58 <vPortEnterCritical>
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800339e:	b25b      	sxtb	r3, r3
 80033a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a4:	d103      	bne.n	80033ae <vQueueWaitForMessageRestricted+0x2a>
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80033b4:	b25b      	sxtb	r3, r3
 80033b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ba:	d103      	bne.n	80033c4 <vQueueWaitForMessageRestricted+0x40>
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80033c4:	f001 fc7a 	bl	8004cbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d106      	bne.n	80033de <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	3324      	adds	r3, #36	@ 0x24
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	68b9      	ldr	r1, [r7, #8]
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 fce1 	bl	8003da0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80033de:	6978      	ldr	r0, [r7, #20]
 80033e0:	f7ff ff26 	bl	8003230 <prvUnlockQueue>
	}
 80033e4:	bf00      	nop
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b08e      	sub	sp, #56	@ 0x38
 80033f0:	af04      	add	r7, sp, #16
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	607a      	str	r2, [r7, #4]
 80033f8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80033fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10b      	bne.n	8003418 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003404:	f383 8811 	msr	BASEPRI, r3
 8003408:	f3bf 8f6f 	isb	sy
 800340c:	f3bf 8f4f 	dsb	sy
 8003410:	623b      	str	r3, [r7, #32]
}
 8003412:	bf00      	nop
 8003414:	bf00      	nop
 8003416:	e7fd      	b.n	8003414 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800341a:	2b00      	cmp	r3, #0
 800341c:	d10b      	bne.n	8003436 <xTaskCreateStatic+0x4a>
	__asm volatile
 800341e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003422:	f383 8811 	msr	BASEPRI, r3
 8003426:	f3bf 8f6f 	isb	sy
 800342a:	f3bf 8f4f 	dsb	sy
 800342e:	61fb      	str	r3, [r7, #28]
}
 8003430:	bf00      	nop
 8003432:	bf00      	nop
 8003434:	e7fd      	b.n	8003432 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003436:	23a8      	movs	r3, #168	@ 0xa8
 8003438:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	2ba8      	cmp	r3, #168	@ 0xa8
 800343e:	d00b      	beq.n	8003458 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003444:	f383 8811 	msr	BASEPRI, r3
 8003448:	f3bf 8f6f 	isb	sy
 800344c:	f3bf 8f4f 	dsb	sy
 8003450:	61bb      	str	r3, [r7, #24]
}
 8003452:	bf00      	nop
 8003454:	bf00      	nop
 8003456:	e7fd      	b.n	8003454 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003458:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800345a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800345c:	2b00      	cmp	r3, #0
 800345e:	d01e      	beq.n	800349e <xTaskCreateStatic+0xb2>
 8003460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003462:	2b00      	cmp	r3, #0
 8003464:	d01b      	beq.n	800349e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003468:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800346e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003472:	2202      	movs	r2, #2
 8003474:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003478:	2300      	movs	r3, #0
 800347a:	9303      	str	r3, [sp, #12]
 800347c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800347e:	9302      	str	r3, [sp, #8]
 8003480:	f107 0314 	add.w	r3, r7, #20
 8003484:	9301      	str	r3, [sp, #4]
 8003486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	68b9      	ldr	r1, [r7, #8]
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f000 f851 	bl	8003538 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003496:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003498:	f000 f8f6 	bl	8003688 <prvAddNewTaskToReadyList>
 800349c:	e001      	b.n	80034a2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800349e:	2300      	movs	r3, #0
 80034a0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80034a2:	697b      	ldr	r3, [r7, #20]
	}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3728      	adds	r7, #40	@ 0x28
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b08c      	sub	sp, #48	@ 0x30
 80034b0:	af04      	add	r7, sp, #16
 80034b2:	60f8      	str	r0, [r7, #12]
 80034b4:	60b9      	str	r1, [r7, #8]
 80034b6:	603b      	str	r3, [r7, #0]
 80034b8:	4613      	mov	r3, r2
 80034ba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80034bc:	88fb      	ldrh	r3, [r7, #6]
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4618      	mov	r0, r3
 80034c2:	f001 fceb 	bl	8004e9c <pvPortMalloc>
 80034c6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00e      	beq.n	80034ec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80034ce:	20a8      	movs	r0, #168	@ 0xa8
 80034d0:	f001 fce4 	bl	8004e9c <pvPortMalloc>
 80034d4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	697a      	ldr	r2, [r7, #20]
 80034e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80034e2:	e005      	b.n	80034f0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80034e4:	6978      	ldr	r0, [r7, #20]
 80034e6:	f001 fda7 	bl	8005038 <vPortFree>
 80034ea:	e001      	b.n	80034f0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80034ec:	2300      	movs	r3, #0
 80034ee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d017      	beq.n	8003526 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80034fe:	88fa      	ldrh	r2, [r7, #6]
 8003500:	2300      	movs	r3, #0
 8003502:	9303      	str	r3, [sp, #12]
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	9302      	str	r3, [sp, #8]
 8003508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800350a:	9301      	str	r3, [sp, #4]
 800350c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	68b9      	ldr	r1, [r7, #8]
 8003514:	68f8      	ldr	r0, [r7, #12]
 8003516:	f000 f80f 	bl	8003538 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800351a:	69f8      	ldr	r0, [r7, #28]
 800351c:	f000 f8b4 	bl	8003688 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003520:	2301      	movs	r3, #1
 8003522:	61bb      	str	r3, [r7, #24]
 8003524:	e002      	b.n	800352c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003526:	f04f 33ff 	mov.w	r3, #4294967295
 800352a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800352c:	69bb      	ldr	r3, [r7, #24]
	}
 800352e:	4618      	mov	r0, r3
 8003530:	3720      	adds	r7, #32
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
	...

08003538 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b088      	sub	sp, #32
 800353c:	af00      	add	r7, sp, #0
 800353e:	60f8      	str	r0, [r7, #12]
 8003540:	60b9      	str	r1, [r7, #8]
 8003542:	607a      	str	r2, [r7, #4]
 8003544:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003548:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	461a      	mov	r2, r3
 8003550:	21a5      	movs	r1, #165	@ 0xa5
 8003552:	f001 feb1 	bl	80052b8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003558:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003560:	3b01      	subs	r3, #1
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	4413      	add	r3, r2
 8003566:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	f023 0307 	bic.w	r3, r3, #7
 800356e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	f003 0307 	and.w	r3, r3, #7
 8003576:	2b00      	cmp	r3, #0
 8003578:	d00b      	beq.n	8003592 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800357a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800357e:	f383 8811 	msr	BASEPRI, r3
 8003582:	f3bf 8f6f 	isb	sy
 8003586:	f3bf 8f4f 	dsb	sy
 800358a:	617b      	str	r3, [r7, #20]
}
 800358c:	bf00      	nop
 800358e:	bf00      	nop
 8003590:	e7fd      	b.n	800358e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d01f      	beq.n	80035d8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003598:	2300      	movs	r3, #0
 800359a:	61fb      	str	r3, [r7, #28]
 800359c:	e012      	b.n	80035c4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800359e:	68ba      	ldr	r2, [r7, #8]
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	4413      	add	r3, r2
 80035a4:	7819      	ldrb	r1, [r3, #0]
 80035a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	4413      	add	r3, r2
 80035ac:	3334      	adds	r3, #52	@ 0x34
 80035ae:	460a      	mov	r2, r1
 80035b0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	4413      	add	r3, r2
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d006      	beq.n	80035cc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	3301      	adds	r3, #1
 80035c2:	61fb      	str	r3, [r7, #28]
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	2b0f      	cmp	r3, #15
 80035c8:	d9e9      	bls.n	800359e <prvInitialiseNewTask+0x66>
 80035ca:	e000      	b.n	80035ce <prvInitialiseNewTask+0x96>
			{
				break;
 80035cc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80035ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035d6:	e003      	b.n	80035e0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80035d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80035e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035e2:	2b37      	cmp	r3, #55	@ 0x37
 80035e4:	d901      	bls.n	80035ea <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80035e6:	2337      	movs	r3, #55	@ 0x37
 80035e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80035ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035ee:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80035f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80035f4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80035f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f8:	2200      	movs	r2, #0
 80035fa:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80035fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035fe:	3304      	adds	r3, #4
 8003600:	4618      	mov	r0, r3
 8003602:	f7ff f8f7 	bl	80027f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003608:	3318      	adds	r3, #24
 800360a:	4618      	mov	r0, r3
 800360c:	f7ff f8f2 	bl	80027f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003612:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003614:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003618:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800361c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800361e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003622:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003624:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003628:	2200      	movs	r2, #0
 800362a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800362e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003630:	2200      	movs	r2, #0
 8003632:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003638:	3354      	adds	r3, #84	@ 0x54
 800363a:	224c      	movs	r2, #76	@ 0x4c
 800363c:	2100      	movs	r1, #0
 800363e:	4618      	mov	r0, r3
 8003640:	f001 fe3a 	bl	80052b8 <memset>
 8003644:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003646:	4a0d      	ldr	r2, [pc, #52]	@ (800367c <prvInitialiseNewTask+0x144>)
 8003648:	659a      	str	r2, [r3, #88]	@ 0x58
 800364a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800364c:	4a0c      	ldr	r2, [pc, #48]	@ (8003680 <prvInitialiseNewTask+0x148>)
 800364e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003652:	4a0c      	ldr	r2, [pc, #48]	@ (8003684 <prvInitialiseNewTask+0x14c>)
 8003654:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003656:	683a      	ldr	r2, [r7, #0]
 8003658:	68f9      	ldr	r1, [r7, #12]
 800365a:	69b8      	ldr	r0, [r7, #24]
 800365c:	f001 f9ce 	bl	80049fc <pxPortInitialiseStack>
 8003660:	4602      	mov	r2, r0
 8003662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003664:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003668:	2b00      	cmp	r3, #0
 800366a:	d002      	beq.n	8003672 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800366c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800366e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003670:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003672:	bf00      	nop
 8003674:	3720      	adds	r7, #32
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	20001b84 	.word	0x20001b84
 8003680:	20001bec 	.word	0x20001bec
 8003684:	20001c54 	.word	0x20001c54

08003688 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003690:	f001 fae2 	bl	8004c58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003694:	4b2d      	ldr	r3, [pc, #180]	@ (800374c <prvAddNewTaskToReadyList+0xc4>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	3301      	adds	r3, #1
 800369a:	4a2c      	ldr	r2, [pc, #176]	@ (800374c <prvAddNewTaskToReadyList+0xc4>)
 800369c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800369e:	4b2c      	ldr	r3, [pc, #176]	@ (8003750 <prvAddNewTaskToReadyList+0xc8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d109      	bne.n	80036ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80036a6:	4a2a      	ldr	r2, [pc, #168]	@ (8003750 <prvAddNewTaskToReadyList+0xc8>)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80036ac:	4b27      	ldr	r3, [pc, #156]	@ (800374c <prvAddNewTaskToReadyList+0xc4>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d110      	bne.n	80036d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80036b4:	f000 fca2 	bl	8003ffc <prvInitialiseTaskLists>
 80036b8:	e00d      	b.n	80036d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80036ba:	4b26      	ldr	r3, [pc, #152]	@ (8003754 <prvAddNewTaskToReadyList+0xcc>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d109      	bne.n	80036d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80036c2:	4b23      	ldr	r3, [pc, #140]	@ (8003750 <prvAddNewTaskToReadyList+0xc8>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d802      	bhi.n	80036d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80036d0:	4a1f      	ldr	r2, [pc, #124]	@ (8003750 <prvAddNewTaskToReadyList+0xc8>)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80036d6:	4b20      	ldr	r3, [pc, #128]	@ (8003758 <prvAddNewTaskToReadyList+0xd0>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	3301      	adds	r3, #1
 80036dc:	4a1e      	ldr	r2, [pc, #120]	@ (8003758 <prvAddNewTaskToReadyList+0xd0>)
 80036de:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80036e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003758 <prvAddNewTaskToReadyList+0xd0>)
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036ec:	4b1b      	ldr	r3, [pc, #108]	@ (800375c <prvAddNewTaskToReadyList+0xd4>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d903      	bls.n	80036fc <prvAddNewTaskToReadyList+0x74>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f8:	4a18      	ldr	r2, [pc, #96]	@ (800375c <prvAddNewTaskToReadyList+0xd4>)
 80036fa:	6013      	str	r3, [r2, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003700:	4613      	mov	r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	4413      	add	r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	4a15      	ldr	r2, [pc, #84]	@ (8003760 <prvAddNewTaskToReadyList+0xd8>)
 800370a:	441a      	add	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	3304      	adds	r3, #4
 8003710:	4619      	mov	r1, r3
 8003712:	4610      	mov	r0, r2
 8003714:	f7ff f87b 	bl	800280e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003718:	f001 fad0 	bl	8004cbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800371c:	4b0d      	ldr	r3, [pc, #52]	@ (8003754 <prvAddNewTaskToReadyList+0xcc>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00e      	beq.n	8003742 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003724:	4b0a      	ldr	r3, [pc, #40]	@ (8003750 <prvAddNewTaskToReadyList+0xc8>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800372e:	429a      	cmp	r2, r3
 8003730:	d207      	bcs.n	8003742 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003732:	4b0c      	ldr	r3, [pc, #48]	@ (8003764 <prvAddNewTaskToReadyList+0xdc>)
 8003734:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	f3bf 8f4f 	dsb	sy
 800373e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003742:	bf00      	nop
 8003744:	3708      	adds	r7, #8
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	20000e4c 	.word	0x20000e4c
 8003750:	20000978 	.word	0x20000978
 8003754:	20000e58 	.word	0x20000e58
 8003758:	20000e68 	.word	0x20000e68
 800375c:	20000e54 	.word	0x20000e54
 8003760:	2000097c 	.word	0x2000097c
 8003764:	e000ed04 	.word	0xe000ed04

08003768 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003770:	f001 fa72 	bl	8004c58 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d102      	bne.n	8003780 <vTaskDelete+0x18>
 800377a:	4b2d      	ldr	r3, [pc, #180]	@ (8003830 <vTaskDelete+0xc8>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	e000      	b.n	8003782 <vTaskDelete+0x1a>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	3304      	adds	r3, #4
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff f89d 	bl	80028c8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003792:	2b00      	cmp	r3, #0
 8003794:	d004      	beq.n	80037a0 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	3318      	adds	r3, #24
 800379a:	4618      	mov	r0, r3
 800379c:	f7ff f894 	bl	80028c8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80037a0:	4b24      	ldr	r3, [pc, #144]	@ (8003834 <vTaskDelete+0xcc>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	3301      	adds	r3, #1
 80037a6:	4a23      	ldr	r2, [pc, #140]	@ (8003834 <vTaskDelete+0xcc>)
 80037a8:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80037aa:	4b21      	ldr	r3, [pc, #132]	@ (8003830 <vTaskDelete+0xc8>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	68fa      	ldr	r2, [r7, #12]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d10b      	bne.n	80037cc <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	3304      	adds	r3, #4
 80037b8:	4619      	mov	r1, r3
 80037ba:	481f      	ldr	r0, [pc, #124]	@ (8003838 <vTaskDelete+0xd0>)
 80037bc:	f7ff f827 	bl	800280e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80037c0:	4b1e      	ldr	r3, [pc, #120]	@ (800383c <vTaskDelete+0xd4>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	3301      	adds	r3, #1
 80037c6:	4a1d      	ldr	r2, [pc, #116]	@ (800383c <vTaskDelete+0xd4>)
 80037c8:	6013      	str	r3, [r2, #0]
 80037ca:	e009      	b.n	80037e0 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80037cc:	4b1c      	ldr	r3, [pc, #112]	@ (8003840 <vTaskDelete+0xd8>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	3b01      	subs	r3, #1
 80037d2:	4a1b      	ldr	r2, [pc, #108]	@ (8003840 <vTaskDelete+0xd8>)
 80037d4:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80037d6:	68f8      	ldr	r0, [r7, #12]
 80037d8:	f000 fc7e 	bl	80040d8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80037dc:	f000 fcb2 	bl	8004144 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80037e0:	f001 fa6c 	bl	8004cbc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80037e4:	4b17      	ldr	r3, [pc, #92]	@ (8003844 <vTaskDelete+0xdc>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d01c      	beq.n	8003826 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80037ec:	4b10      	ldr	r3, [pc, #64]	@ (8003830 <vTaskDelete+0xc8>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68fa      	ldr	r2, [r7, #12]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d117      	bne.n	8003826 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80037f6:	4b14      	ldr	r3, [pc, #80]	@ (8003848 <vTaskDelete+0xe0>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00b      	beq.n	8003816 <vTaskDelete+0xae>
	__asm volatile
 80037fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003802:	f383 8811 	msr	BASEPRI, r3
 8003806:	f3bf 8f6f 	isb	sy
 800380a:	f3bf 8f4f 	dsb	sy
 800380e:	60bb      	str	r3, [r7, #8]
}
 8003810:	bf00      	nop
 8003812:	bf00      	nop
 8003814:	e7fd      	b.n	8003812 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8003816:	4b0d      	ldr	r3, [pc, #52]	@ (800384c <vTaskDelete+0xe4>)
 8003818:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	f3bf 8f4f 	dsb	sy
 8003822:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003826:	bf00      	nop
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	20000978 	.word	0x20000978
 8003834:	20000e68 	.word	0x20000e68
 8003838:	20000e20 	.word	0x20000e20
 800383c:	20000e34 	.word	0x20000e34
 8003840:	20000e4c 	.word	0x20000e4c
 8003844:	20000e58 	.word	0x20000e58
 8003848:	20000e74 	.word	0x20000e74
 800384c:	e000ed04 	.word	0xe000ed04

08003850 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003858:	2300      	movs	r3, #0
 800385a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d018      	beq.n	8003894 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003862:	4b14      	ldr	r3, [pc, #80]	@ (80038b4 <vTaskDelay+0x64>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00b      	beq.n	8003882 <vTaskDelay+0x32>
	__asm volatile
 800386a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800386e:	f383 8811 	msr	BASEPRI, r3
 8003872:	f3bf 8f6f 	isb	sy
 8003876:	f3bf 8f4f 	dsb	sy
 800387a:	60bb      	str	r3, [r7, #8]
}
 800387c:	bf00      	nop
 800387e:	bf00      	nop
 8003880:	e7fd      	b.n	800387e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003882:	f000 f88b 	bl	800399c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003886:	2100      	movs	r1, #0
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f000 fd09 	bl	80042a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800388e:	f000 f893 	bl	80039b8 <xTaskResumeAll>
 8003892:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d107      	bne.n	80038aa <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800389a:	4b07      	ldr	r3, [pc, #28]	@ (80038b8 <vTaskDelay+0x68>)
 800389c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	f3bf 8f4f 	dsb	sy
 80038a6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80038aa:	bf00      	nop
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	20000e74 	.word	0x20000e74
 80038b8:	e000ed04 	.word	0xe000ed04

080038bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b08a      	sub	sp, #40	@ 0x28
 80038c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80038c2:	2300      	movs	r3, #0
 80038c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80038c6:	2300      	movs	r3, #0
 80038c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80038ca:	463a      	mov	r2, r7
 80038cc:	1d39      	adds	r1, r7, #4
 80038ce:	f107 0308 	add.w	r3, r7, #8
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7fe ff3a 	bl	800274c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80038d8:	6839      	ldr	r1, [r7, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68ba      	ldr	r2, [r7, #8]
 80038de:	9202      	str	r2, [sp, #8]
 80038e0:	9301      	str	r3, [sp, #4]
 80038e2:	2300      	movs	r3, #0
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	2300      	movs	r3, #0
 80038e8:	460a      	mov	r2, r1
 80038ea:	4924      	ldr	r1, [pc, #144]	@ (800397c <vTaskStartScheduler+0xc0>)
 80038ec:	4824      	ldr	r0, [pc, #144]	@ (8003980 <vTaskStartScheduler+0xc4>)
 80038ee:	f7ff fd7d 	bl	80033ec <xTaskCreateStatic>
 80038f2:	4603      	mov	r3, r0
 80038f4:	4a23      	ldr	r2, [pc, #140]	@ (8003984 <vTaskStartScheduler+0xc8>)
 80038f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80038f8:	4b22      	ldr	r3, [pc, #136]	@ (8003984 <vTaskStartScheduler+0xc8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d002      	beq.n	8003906 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003900:	2301      	movs	r3, #1
 8003902:	617b      	str	r3, [r7, #20]
 8003904:	e001      	b.n	800390a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003906:	2300      	movs	r3, #0
 8003908:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d102      	bne.n	8003916 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003910:	f000 fd1a 	bl	8004348 <xTimerCreateTimerTask>
 8003914:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	2b01      	cmp	r3, #1
 800391a:	d11b      	bne.n	8003954 <vTaskStartScheduler+0x98>
	__asm volatile
 800391c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003920:	f383 8811 	msr	BASEPRI, r3
 8003924:	f3bf 8f6f 	isb	sy
 8003928:	f3bf 8f4f 	dsb	sy
 800392c:	613b      	str	r3, [r7, #16]
}
 800392e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003930:	4b15      	ldr	r3, [pc, #84]	@ (8003988 <vTaskStartScheduler+0xcc>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	3354      	adds	r3, #84	@ 0x54
 8003936:	4a15      	ldr	r2, [pc, #84]	@ (800398c <vTaskStartScheduler+0xd0>)
 8003938:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800393a:	4b15      	ldr	r3, [pc, #84]	@ (8003990 <vTaskStartScheduler+0xd4>)
 800393c:	f04f 32ff 	mov.w	r2, #4294967295
 8003940:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003942:	4b14      	ldr	r3, [pc, #80]	@ (8003994 <vTaskStartScheduler+0xd8>)
 8003944:	2201      	movs	r2, #1
 8003946:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003948:	4b13      	ldr	r3, [pc, #76]	@ (8003998 <vTaskStartScheduler+0xdc>)
 800394a:	2200      	movs	r2, #0
 800394c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800394e:	f001 f8df 	bl	8004b10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003952:	e00f      	b.n	8003974 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800395a:	d10b      	bne.n	8003974 <vTaskStartScheduler+0xb8>
	__asm volatile
 800395c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003960:	f383 8811 	msr	BASEPRI, r3
 8003964:	f3bf 8f6f 	isb	sy
 8003968:	f3bf 8f4f 	dsb	sy
 800396c:	60fb      	str	r3, [r7, #12]
}
 800396e:	bf00      	nop
 8003970:	bf00      	nop
 8003972:	e7fd      	b.n	8003970 <vTaskStartScheduler+0xb4>
}
 8003974:	bf00      	nop
 8003976:	3718      	adds	r7, #24
 8003978:	46bd      	mov	sp, r7
 800397a:	bd80      	pop	{r7, pc}
 800397c:	08005d40 	.word	0x08005d40
 8003980:	08003fcd 	.word	0x08003fcd
 8003984:	20000e70 	.word	0x20000e70
 8003988:	20000978 	.word	0x20000978
 800398c:	20000010 	.word	0x20000010
 8003990:	20000e6c 	.word	0x20000e6c
 8003994:	20000e58 	.word	0x20000e58
 8003998:	20000e50 	.word	0x20000e50

0800399c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800399c:	b480      	push	{r7}
 800399e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80039a0:	4b04      	ldr	r3, [pc, #16]	@ (80039b4 <vTaskSuspendAll+0x18>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	3301      	adds	r3, #1
 80039a6:	4a03      	ldr	r2, [pc, #12]	@ (80039b4 <vTaskSuspendAll+0x18>)
 80039a8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80039aa:	bf00      	nop
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr
 80039b4:	20000e74 	.word	0x20000e74

080039b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80039be:	2300      	movs	r3, #0
 80039c0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80039c2:	2300      	movs	r3, #0
 80039c4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80039c6:	4b42      	ldr	r3, [pc, #264]	@ (8003ad0 <xTaskResumeAll+0x118>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10b      	bne.n	80039e6 <xTaskResumeAll+0x2e>
	__asm volatile
 80039ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039d2:	f383 8811 	msr	BASEPRI, r3
 80039d6:	f3bf 8f6f 	isb	sy
 80039da:	f3bf 8f4f 	dsb	sy
 80039de:	603b      	str	r3, [r7, #0]
}
 80039e0:	bf00      	nop
 80039e2:	bf00      	nop
 80039e4:	e7fd      	b.n	80039e2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80039e6:	f001 f937 	bl	8004c58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80039ea:	4b39      	ldr	r3, [pc, #228]	@ (8003ad0 <xTaskResumeAll+0x118>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	3b01      	subs	r3, #1
 80039f0:	4a37      	ldr	r2, [pc, #220]	@ (8003ad0 <xTaskResumeAll+0x118>)
 80039f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80039f4:	4b36      	ldr	r3, [pc, #216]	@ (8003ad0 <xTaskResumeAll+0x118>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d162      	bne.n	8003ac2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80039fc:	4b35      	ldr	r3, [pc, #212]	@ (8003ad4 <xTaskResumeAll+0x11c>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d05e      	beq.n	8003ac2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a04:	e02f      	b.n	8003a66 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a06:	4b34      	ldr	r3, [pc, #208]	@ (8003ad8 <xTaskResumeAll+0x120>)
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	3318      	adds	r3, #24
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fe ff58 	bl	80028c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	3304      	adds	r3, #4
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7fe ff53 	bl	80028c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a26:	4b2d      	ldr	r3, [pc, #180]	@ (8003adc <xTaskResumeAll+0x124>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d903      	bls.n	8003a36 <xTaskResumeAll+0x7e>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a32:	4a2a      	ldr	r2, [pc, #168]	@ (8003adc <xTaskResumeAll+0x124>)
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	4413      	add	r3, r2
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	4a27      	ldr	r2, [pc, #156]	@ (8003ae0 <xTaskResumeAll+0x128>)
 8003a44:	441a      	add	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	3304      	adds	r3, #4
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	4610      	mov	r0, r2
 8003a4e:	f7fe fede 	bl	800280e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a56:	4b23      	ldr	r3, [pc, #140]	@ (8003ae4 <xTaskResumeAll+0x12c>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d302      	bcc.n	8003a66 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003a60:	4b21      	ldr	r3, [pc, #132]	@ (8003ae8 <xTaskResumeAll+0x130>)
 8003a62:	2201      	movs	r2, #1
 8003a64:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a66:	4b1c      	ldr	r3, [pc, #112]	@ (8003ad8 <xTaskResumeAll+0x120>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1cb      	bne.n	8003a06 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d001      	beq.n	8003a78 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003a74:	f000 fb66 	bl	8004144 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003a78:	4b1c      	ldr	r3, [pc, #112]	@ (8003aec <xTaskResumeAll+0x134>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d010      	beq.n	8003aa6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003a84:	f000 f846 	bl	8003b14 <xTaskIncrementTick>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d002      	beq.n	8003a94 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003a8e:	4b16      	ldr	r3, [pc, #88]	@ (8003ae8 <xTaskResumeAll+0x130>)
 8003a90:	2201      	movs	r2, #1
 8003a92:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	3b01      	subs	r3, #1
 8003a98:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1f1      	bne.n	8003a84 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003aa0:	4b12      	ldr	r3, [pc, #72]	@ (8003aec <xTaskResumeAll+0x134>)
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003aa6:	4b10      	ldr	r3, [pc, #64]	@ (8003ae8 <xTaskResumeAll+0x130>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d009      	beq.n	8003ac2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8003af0 <xTaskResumeAll+0x138>)
 8003ab4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	f3bf 8f4f 	dsb	sy
 8003abe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003ac2:	f001 f8fb 	bl	8004cbc <vPortExitCritical>

	return xAlreadyYielded;
 8003ac6:	68bb      	ldr	r3, [r7, #8]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3710      	adds	r7, #16
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	20000e74 	.word	0x20000e74
 8003ad4:	20000e4c 	.word	0x20000e4c
 8003ad8:	20000e0c 	.word	0x20000e0c
 8003adc:	20000e54 	.word	0x20000e54
 8003ae0:	2000097c 	.word	0x2000097c
 8003ae4:	20000978 	.word	0x20000978
 8003ae8:	20000e60 	.word	0x20000e60
 8003aec:	20000e5c 	.word	0x20000e5c
 8003af0:	e000ed04 	.word	0xe000ed04

08003af4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003afa:	4b05      	ldr	r3, [pc, #20]	@ (8003b10 <xTaskGetTickCount+0x1c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003b00:	687b      	ldr	r3, [r7, #4]
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
 8003b0e:	bf00      	nop
 8003b10:	20000e50 	.word	0x20000e50

08003b14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b1e:	4b4f      	ldr	r3, [pc, #316]	@ (8003c5c <xTaskIncrementTick+0x148>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	f040 8090 	bne.w	8003c48 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003b28:	4b4d      	ldr	r3, [pc, #308]	@ (8003c60 <xTaskIncrementTick+0x14c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003b30:	4a4b      	ldr	r2, [pc, #300]	@ (8003c60 <xTaskIncrementTick+0x14c>)
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d121      	bne.n	8003b80 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003b3c:	4b49      	ldr	r3, [pc, #292]	@ (8003c64 <xTaskIncrementTick+0x150>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00b      	beq.n	8003b5e <xTaskIncrementTick+0x4a>
	__asm volatile
 8003b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b4a:	f383 8811 	msr	BASEPRI, r3
 8003b4e:	f3bf 8f6f 	isb	sy
 8003b52:	f3bf 8f4f 	dsb	sy
 8003b56:	603b      	str	r3, [r7, #0]
}
 8003b58:	bf00      	nop
 8003b5a:	bf00      	nop
 8003b5c:	e7fd      	b.n	8003b5a <xTaskIncrementTick+0x46>
 8003b5e:	4b41      	ldr	r3, [pc, #260]	@ (8003c64 <xTaskIncrementTick+0x150>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	60fb      	str	r3, [r7, #12]
 8003b64:	4b40      	ldr	r3, [pc, #256]	@ (8003c68 <xTaskIncrementTick+0x154>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a3e      	ldr	r2, [pc, #248]	@ (8003c64 <xTaskIncrementTick+0x150>)
 8003b6a:	6013      	str	r3, [r2, #0]
 8003b6c:	4a3e      	ldr	r2, [pc, #248]	@ (8003c68 <xTaskIncrementTick+0x154>)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6013      	str	r3, [r2, #0]
 8003b72:	4b3e      	ldr	r3, [pc, #248]	@ (8003c6c <xTaskIncrementTick+0x158>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	3301      	adds	r3, #1
 8003b78:	4a3c      	ldr	r2, [pc, #240]	@ (8003c6c <xTaskIncrementTick+0x158>)
 8003b7a:	6013      	str	r3, [r2, #0]
 8003b7c:	f000 fae2 	bl	8004144 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003b80:	4b3b      	ldr	r3, [pc, #236]	@ (8003c70 <xTaskIncrementTick+0x15c>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d349      	bcc.n	8003c1e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b8a:	4b36      	ldr	r3, [pc, #216]	@ (8003c64 <xTaskIncrementTick+0x150>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d104      	bne.n	8003b9e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b94:	4b36      	ldr	r3, [pc, #216]	@ (8003c70 <xTaskIncrementTick+0x15c>)
 8003b96:	f04f 32ff 	mov.w	r2, #4294967295
 8003b9a:	601a      	str	r2, [r3, #0]
					break;
 8003b9c:	e03f      	b.n	8003c1e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b9e:	4b31      	ldr	r3, [pc, #196]	@ (8003c64 <xTaskIncrementTick+0x150>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d203      	bcs.n	8003bbe <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003bb6:	4a2e      	ldr	r2, [pc, #184]	@ (8003c70 <xTaskIncrementTick+0x15c>)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003bbc:	e02f      	b.n	8003c1e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	3304      	adds	r3, #4
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7fe fe80 	bl	80028c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d004      	beq.n	8003bda <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	3318      	adds	r3, #24
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7fe fe77 	bl	80028c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bde:	4b25      	ldr	r3, [pc, #148]	@ (8003c74 <xTaskIncrementTick+0x160>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d903      	bls.n	8003bee <xTaskIncrementTick+0xda>
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bea:	4a22      	ldr	r2, [pc, #136]	@ (8003c74 <xTaskIncrementTick+0x160>)
 8003bec:	6013      	str	r3, [r2, #0]
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	4413      	add	r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	4a1f      	ldr	r2, [pc, #124]	@ (8003c78 <xTaskIncrementTick+0x164>)
 8003bfc:	441a      	add	r2, r3
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	3304      	adds	r3, #4
 8003c02:	4619      	mov	r1, r3
 8003c04:	4610      	mov	r0, r2
 8003c06:	f7fe fe02 	bl	800280e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c0e:	4b1b      	ldr	r3, [pc, #108]	@ (8003c7c <xTaskIncrementTick+0x168>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d3b8      	bcc.n	8003b8a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c1c:	e7b5      	b.n	8003b8a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003c1e:	4b17      	ldr	r3, [pc, #92]	@ (8003c7c <xTaskIncrementTick+0x168>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c24:	4914      	ldr	r1, [pc, #80]	@ (8003c78 <xTaskIncrementTick+0x164>)
 8003c26:	4613      	mov	r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	4413      	add	r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	440b      	add	r3, r1
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d901      	bls.n	8003c3a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003c36:	2301      	movs	r3, #1
 8003c38:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003c3a:	4b11      	ldr	r3, [pc, #68]	@ (8003c80 <xTaskIncrementTick+0x16c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003c42:	2301      	movs	r3, #1
 8003c44:	617b      	str	r3, [r7, #20]
 8003c46:	e004      	b.n	8003c52 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003c48:	4b0e      	ldr	r3, [pc, #56]	@ (8003c84 <xTaskIncrementTick+0x170>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8003c84 <xTaskIncrementTick+0x170>)
 8003c50:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003c52:	697b      	ldr	r3, [r7, #20]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3718      	adds	r7, #24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	20000e74 	.word	0x20000e74
 8003c60:	20000e50 	.word	0x20000e50
 8003c64:	20000e04 	.word	0x20000e04
 8003c68:	20000e08 	.word	0x20000e08
 8003c6c:	20000e64 	.word	0x20000e64
 8003c70:	20000e6c 	.word	0x20000e6c
 8003c74:	20000e54 	.word	0x20000e54
 8003c78:	2000097c 	.word	0x2000097c
 8003c7c:	20000978 	.word	0x20000978
 8003c80:	20000e60 	.word	0x20000e60
 8003c84:	20000e5c 	.word	0x20000e5c

08003c88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b085      	sub	sp, #20
 8003c8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003c8e:	4b2b      	ldr	r3, [pc, #172]	@ (8003d3c <vTaskSwitchContext+0xb4>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003c96:	4b2a      	ldr	r3, [pc, #168]	@ (8003d40 <vTaskSwitchContext+0xb8>)
 8003c98:	2201      	movs	r2, #1
 8003c9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003c9c:	e047      	b.n	8003d2e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8003c9e:	4b28      	ldr	r3, [pc, #160]	@ (8003d40 <vTaskSwitchContext+0xb8>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ca4:	4b27      	ldr	r3, [pc, #156]	@ (8003d44 <vTaskSwitchContext+0xbc>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	60fb      	str	r3, [r7, #12]
 8003caa:	e011      	b.n	8003cd0 <vTaskSwitchContext+0x48>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d10b      	bne.n	8003cca <vTaskSwitchContext+0x42>
	__asm volatile
 8003cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb6:	f383 8811 	msr	BASEPRI, r3
 8003cba:	f3bf 8f6f 	isb	sy
 8003cbe:	f3bf 8f4f 	dsb	sy
 8003cc2:	607b      	str	r3, [r7, #4]
}
 8003cc4:	bf00      	nop
 8003cc6:	bf00      	nop
 8003cc8:	e7fd      	b.n	8003cc6 <vTaskSwitchContext+0x3e>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	491d      	ldr	r1, [pc, #116]	@ (8003d48 <vTaskSwitchContext+0xc0>)
 8003cd2:	68fa      	ldr	r2, [r7, #12]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	4413      	add	r3, r2
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d0e3      	beq.n	8003cac <vTaskSwitchContext+0x24>
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	4413      	add	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4a16      	ldr	r2, [pc, #88]	@ (8003d48 <vTaskSwitchContext+0xc0>)
 8003cf0:	4413      	add	r3, r2
 8003cf2:	60bb      	str	r3, [r7, #8]
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	605a      	str	r2, [r3, #4]
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	3308      	adds	r3, #8
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d104      	bne.n	8003d14 <vTaskSwitchContext+0x8c>
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	685a      	ldr	r2, [r3, #4]
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	605a      	str	r2, [r3, #4]
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	4a0c      	ldr	r2, [pc, #48]	@ (8003d4c <vTaskSwitchContext+0xc4>)
 8003d1c:	6013      	str	r3, [r2, #0]
 8003d1e:	4a09      	ldr	r2, [pc, #36]	@ (8003d44 <vTaskSwitchContext+0xbc>)
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003d24:	4b09      	ldr	r3, [pc, #36]	@ (8003d4c <vTaskSwitchContext+0xc4>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	3354      	adds	r3, #84	@ 0x54
 8003d2a:	4a09      	ldr	r2, [pc, #36]	@ (8003d50 <vTaskSwitchContext+0xc8>)
 8003d2c:	6013      	str	r3, [r2, #0]
}
 8003d2e:	bf00      	nop
 8003d30:	3714      	adds	r7, #20
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	20000e74 	.word	0x20000e74
 8003d40:	20000e60 	.word	0x20000e60
 8003d44:	20000e54 	.word	0x20000e54
 8003d48:	2000097c 	.word	0x2000097c
 8003d4c:	20000978 	.word	0x20000978
 8003d50:	20000010 	.word	0x20000010

08003d54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d10b      	bne.n	8003d7c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d68:	f383 8811 	msr	BASEPRI, r3
 8003d6c:	f3bf 8f6f 	isb	sy
 8003d70:	f3bf 8f4f 	dsb	sy
 8003d74:	60fb      	str	r3, [r7, #12]
}
 8003d76:	bf00      	nop
 8003d78:	bf00      	nop
 8003d7a:	e7fd      	b.n	8003d78 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003d7c:	4b07      	ldr	r3, [pc, #28]	@ (8003d9c <vTaskPlaceOnEventList+0x48>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	3318      	adds	r3, #24
 8003d82:	4619      	mov	r1, r3
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f7fe fd66 	bl	8002856 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003d8a:	2101      	movs	r1, #1
 8003d8c:	6838      	ldr	r0, [r7, #0]
 8003d8e:	f000 fa87 	bl	80042a0 <prvAddCurrentTaskToDelayedList>
}
 8003d92:	bf00      	nop
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	20000978 	.word	0x20000978

08003da0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d10b      	bne.n	8003dca <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003db6:	f383 8811 	msr	BASEPRI, r3
 8003dba:	f3bf 8f6f 	isb	sy
 8003dbe:	f3bf 8f4f 	dsb	sy
 8003dc2:	617b      	str	r3, [r7, #20]
}
 8003dc4:	bf00      	nop
 8003dc6:	bf00      	nop
 8003dc8:	e7fd      	b.n	8003dc6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003dca:	4b0a      	ldr	r3, [pc, #40]	@ (8003df4 <vTaskPlaceOnEventListRestricted+0x54>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	3318      	adds	r3, #24
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	68f8      	ldr	r0, [r7, #12]
 8003dd4:	f7fe fd1b 	bl	800280e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d002      	beq.n	8003de4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003dde:	f04f 33ff 	mov.w	r3, #4294967295
 8003de2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003de4:	6879      	ldr	r1, [r7, #4]
 8003de6:	68b8      	ldr	r0, [r7, #8]
 8003de8:	f000 fa5a 	bl	80042a0 <prvAddCurrentTaskToDelayedList>
	}
 8003dec:	bf00      	nop
 8003dee:	3718      	adds	r7, #24
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	20000978 	.word	0x20000978

08003df8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b086      	sub	sp, #24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10b      	bne.n	8003e26 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e12:	f383 8811 	msr	BASEPRI, r3
 8003e16:	f3bf 8f6f 	isb	sy
 8003e1a:	f3bf 8f4f 	dsb	sy
 8003e1e:	60fb      	str	r3, [r7, #12]
}
 8003e20:	bf00      	nop
 8003e22:	bf00      	nop
 8003e24:	e7fd      	b.n	8003e22 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	3318      	adds	r3, #24
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7fe fd4c 	bl	80028c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e30:	4b1d      	ldr	r3, [pc, #116]	@ (8003ea8 <xTaskRemoveFromEventList+0xb0>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d11d      	bne.n	8003e74 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	3304      	adds	r3, #4
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7fe fd43 	bl	80028c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e46:	4b19      	ldr	r3, [pc, #100]	@ (8003eac <xTaskRemoveFromEventList+0xb4>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d903      	bls.n	8003e56 <xTaskRemoveFromEventList+0x5e>
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e52:	4a16      	ldr	r2, [pc, #88]	@ (8003eac <xTaskRemoveFromEventList+0xb4>)
 8003e54:	6013      	str	r3, [r2, #0]
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e5a:	4613      	mov	r3, r2
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	4413      	add	r3, r2
 8003e60:	009b      	lsls	r3, r3, #2
 8003e62:	4a13      	ldr	r2, [pc, #76]	@ (8003eb0 <xTaskRemoveFromEventList+0xb8>)
 8003e64:	441a      	add	r2, r3
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	3304      	adds	r3, #4
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	4610      	mov	r0, r2
 8003e6e:	f7fe fcce 	bl	800280e <vListInsertEnd>
 8003e72:	e005      	b.n	8003e80 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	3318      	adds	r3, #24
 8003e78:	4619      	mov	r1, r3
 8003e7a:	480e      	ldr	r0, [pc, #56]	@ (8003eb4 <xTaskRemoveFromEventList+0xbc>)
 8003e7c:	f7fe fcc7 	bl	800280e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e84:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb8 <xTaskRemoveFromEventList+0xc0>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d905      	bls.n	8003e9a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003e92:	4b0a      	ldr	r3, [pc, #40]	@ (8003ebc <xTaskRemoveFromEventList+0xc4>)
 8003e94:	2201      	movs	r2, #1
 8003e96:	601a      	str	r2, [r3, #0]
 8003e98:	e001      	b.n	8003e9e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003e9e:	697b      	ldr	r3, [r7, #20]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3718      	adds	r7, #24
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	20000e74 	.word	0x20000e74
 8003eac:	20000e54 	.word	0x20000e54
 8003eb0:	2000097c 	.word	0x2000097c
 8003eb4:	20000e0c 	.word	0x20000e0c
 8003eb8:	20000978 	.word	0x20000978
 8003ebc:	20000e60 	.word	0x20000e60

08003ec0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003ec8:	4b06      	ldr	r3, [pc, #24]	@ (8003ee4 <vTaskInternalSetTimeOutState+0x24>)
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003ed0:	4b05      	ldr	r3, [pc, #20]	@ (8003ee8 <vTaskInternalSetTimeOutState+0x28>)
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	605a      	str	r2, [r3, #4]
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	20000e64 	.word	0x20000e64
 8003ee8:	20000e50 	.word	0x20000e50

08003eec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b088      	sub	sp, #32
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d10b      	bne.n	8003f14 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f00:	f383 8811 	msr	BASEPRI, r3
 8003f04:	f3bf 8f6f 	isb	sy
 8003f08:	f3bf 8f4f 	dsb	sy
 8003f0c:	613b      	str	r3, [r7, #16]
}
 8003f0e:	bf00      	nop
 8003f10:	bf00      	nop
 8003f12:	e7fd      	b.n	8003f10 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d10b      	bne.n	8003f32 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f1e:	f383 8811 	msr	BASEPRI, r3
 8003f22:	f3bf 8f6f 	isb	sy
 8003f26:	f3bf 8f4f 	dsb	sy
 8003f2a:	60fb      	str	r3, [r7, #12]
}
 8003f2c:	bf00      	nop
 8003f2e:	bf00      	nop
 8003f30:	e7fd      	b.n	8003f2e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003f32:	f000 fe91 	bl	8004c58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003f36:	4b1d      	ldr	r3, [pc, #116]	@ (8003fac <xTaskCheckForTimeOut+0xc0>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f4e:	d102      	bne.n	8003f56 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003f50:	2300      	movs	r3, #0
 8003f52:	61fb      	str	r3, [r7, #28]
 8003f54:	e023      	b.n	8003f9e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	4b15      	ldr	r3, [pc, #84]	@ (8003fb0 <xTaskCheckForTimeOut+0xc4>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d007      	beq.n	8003f72 <xTaskCheckForTimeOut+0x86>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d302      	bcc.n	8003f72 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	61fb      	str	r3, [r7, #28]
 8003f70:	e015      	b.n	8003f9e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	697a      	ldr	r2, [r7, #20]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d20b      	bcs.n	8003f94 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	1ad2      	subs	r2, r2, r3
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7ff ff99 	bl	8003ec0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	61fb      	str	r3, [r7, #28]
 8003f92:	e004      	b.n	8003f9e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	2200      	movs	r2, #0
 8003f98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003f9e:	f000 fe8d 	bl	8004cbc <vPortExitCritical>

	return xReturn;
 8003fa2:	69fb      	ldr	r3, [r7, #28]
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3720      	adds	r7, #32
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	20000e50 	.word	0x20000e50
 8003fb0:	20000e64 	.word	0x20000e64

08003fb4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003fb8:	4b03      	ldr	r3, [pc, #12]	@ (8003fc8 <vTaskMissedYield+0x14>)
 8003fba:	2201      	movs	r2, #1
 8003fbc:	601a      	str	r2, [r3, #0]
}
 8003fbe:	bf00      	nop
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr
 8003fc8:	20000e60 	.word	0x20000e60

08003fcc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b082      	sub	sp, #8
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003fd4:	f000 f852 	bl	800407c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003fd8:	4b06      	ldr	r3, [pc, #24]	@ (8003ff4 <prvIdleTask+0x28>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d9f9      	bls.n	8003fd4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003fe0:	4b05      	ldr	r3, [pc, #20]	@ (8003ff8 <prvIdleTask+0x2c>)
 8003fe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	f3bf 8f4f 	dsb	sy
 8003fec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003ff0:	e7f0      	b.n	8003fd4 <prvIdleTask+0x8>
 8003ff2:	bf00      	nop
 8003ff4:	2000097c 	.word	0x2000097c
 8003ff8:	e000ed04 	.word	0xe000ed04

08003ffc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b082      	sub	sp, #8
 8004000:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004002:	2300      	movs	r3, #0
 8004004:	607b      	str	r3, [r7, #4]
 8004006:	e00c      	b.n	8004022 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	4613      	mov	r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	4413      	add	r3, r2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	4a12      	ldr	r2, [pc, #72]	@ (800405c <prvInitialiseTaskLists+0x60>)
 8004014:	4413      	add	r3, r2
 8004016:	4618      	mov	r0, r3
 8004018:	f7fe fbcc 	bl	80027b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	3301      	adds	r3, #1
 8004020:	607b      	str	r3, [r7, #4]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2b37      	cmp	r3, #55	@ 0x37
 8004026:	d9ef      	bls.n	8004008 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004028:	480d      	ldr	r0, [pc, #52]	@ (8004060 <prvInitialiseTaskLists+0x64>)
 800402a:	f7fe fbc3 	bl	80027b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800402e:	480d      	ldr	r0, [pc, #52]	@ (8004064 <prvInitialiseTaskLists+0x68>)
 8004030:	f7fe fbc0 	bl	80027b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004034:	480c      	ldr	r0, [pc, #48]	@ (8004068 <prvInitialiseTaskLists+0x6c>)
 8004036:	f7fe fbbd 	bl	80027b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800403a:	480c      	ldr	r0, [pc, #48]	@ (800406c <prvInitialiseTaskLists+0x70>)
 800403c:	f7fe fbba 	bl	80027b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004040:	480b      	ldr	r0, [pc, #44]	@ (8004070 <prvInitialiseTaskLists+0x74>)
 8004042:	f7fe fbb7 	bl	80027b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004046:	4b0b      	ldr	r3, [pc, #44]	@ (8004074 <prvInitialiseTaskLists+0x78>)
 8004048:	4a05      	ldr	r2, [pc, #20]	@ (8004060 <prvInitialiseTaskLists+0x64>)
 800404a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800404c:	4b0a      	ldr	r3, [pc, #40]	@ (8004078 <prvInitialiseTaskLists+0x7c>)
 800404e:	4a05      	ldr	r2, [pc, #20]	@ (8004064 <prvInitialiseTaskLists+0x68>)
 8004050:	601a      	str	r2, [r3, #0]
}
 8004052:	bf00      	nop
 8004054:	3708      	adds	r7, #8
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	2000097c 	.word	0x2000097c
 8004060:	20000ddc 	.word	0x20000ddc
 8004064:	20000df0 	.word	0x20000df0
 8004068:	20000e0c 	.word	0x20000e0c
 800406c:	20000e20 	.word	0x20000e20
 8004070:	20000e38 	.word	0x20000e38
 8004074:	20000e04 	.word	0x20000e04
 8004078:	20000e08 	.word	0x20000e08

0800407c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004082:	e019      	b.n	80040b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004084:	f000 fde8 	bl	8004c58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004088:	4b10      	ldr	r3, [pc, #64]	@ (80040cc <prvCheckTasksWaitingTermination+0x50>)
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	68db      	ldr	r3, [r3, #12]
 800408e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	3304      	adds	r3, #4
 8004094:	4618      	mov	r0, r3
 8004096:	f7fe fc17 	bl	80028c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800409a:	4b0d      	ldr	r3, [pc, #52]	@ (80040d0 <prvCheckTasksWaitingTermination+0x54>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	3b01      	subs	r3, #1
 80040a0:	4a0b      	ldr	r2, [pc, #44]	@ (80040d0 <prvCheckTasksWaitingTermination+0x54>)
 80040a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80040a4:	4b0b      	ldr	r3, [pc, #44]	@ (80040d4 <prvCheckTasksWaitingTermination+0x58>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	3b01      	subs	r3, #1
 80040aa:	4a0a      	ldr	r2, [pc, #40]	@ (80040d4 <prvCheckTasksWaitingTermination+0x58>)
 80040ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80040ae:	f000 fe05 	bl	8004cbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 f810 	bl	80040d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040b8:	4b06      	ldr	r3, [pc, #24]	@ (80040d4 <prvCheckTasksWaitingTermination+0x58>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d1e1      	bne.n	8004084 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80040c0:	bf00      	nop
 80040c2:	bf00      	nop
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	20000e20 	.word	0x20000e20
 80040d0:	20000e4c 	.word	0x20000e4c
 80040d4:	20000e34 	.word	0x20000e34

080040d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	3354      	adds	r3, #84	@ 0x54
 80040e4:	4618      	mov	r0, r3
 80040e6:	f001 f8ef 	bl	80052c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d108      	bne.n	8004106 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f8:	4618      	mov	r0, r3
 80040fa:	f000 ff9d 	bl	8005038 <vPortFree>
				vPortFree( pxTCB );
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 ff9a 	bl	8005038 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004104:	e019      	b.n	800413a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800410c:	2b01      	cmp	r3, #1
 800410e:	d103      	bne.n	8004118 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f000 ff91 	bl	8005038 <vPortFree>
	}
 8004116:	e010      	b.n	800413a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800411e:	2b02      	cmp	r3, #2
 8004120:	d00b      	beq.n	800413a <prvDeleteTCB+0x62>
	__asm volatile
 8004122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004126:	f383 8811 	msr	BASEPRI, r3
 800412a:	f3bf 8f6f 	isb	sy
 800412e:	f3bf 8f4f 	dsb	sy
 8004132:	60fb      	str	r3, [r7, #12]
}
 8004134:	bf00      	nop
 8004136:	bf00      	nop
 8004138:	e7fd      	b.n	8004136 <prvDeleteTCB+0x5e>
	}
 800413a:	bf00      	nop
 800413c:	3710      	adds	r7, #16
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
	...

08004144 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800414a:	4b0c      	ldr	r3, [pc, #48]	@ (800417c <prvResetNextTaskUnblockTime+0x38>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d104      	bne.n	800415e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004154:	4b0a      	ldr	r3, [pc, #40]	@ (8004180 <prvResetNextTaskUnblockTime+0x3c>)
 8004156:	f04f 32ff 	mov.w	r2, #4294967295
 800415a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800415c:	e008      	b.n	8004170 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800415e:	4b07      	ldr	r3, [pc, #28]	@ (800417c <prvResetNextTaskUnblockTime+0x38>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	4a04      	ldr	r2, [pc, #16]	@ (8004180 <prvResetNextTaskUnblockTime+0x3c>)
 800416e:	6013      	str	r3, [r2, #0]
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr
 800417c:	20000e04 	.word	0x20000e04
 8004180:	20000e6c 	.word	0x20000e6c

08004184 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800418a:	4b0b      	ldr	r3, [pc, #44]	@ (80041b8 <xTaskGetSchedulerState+0x34>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d102      	bne.n	8004198 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004192:	2301      	movs	r3, #1
 8004194:	607b      	str	r3, [r7, #4]
 8004196:	e008      	b.n	80041aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004198:	4b08      	ldr	r3, [pc, #32]	@ (80041bc <xTaskGetSchedulerState+0x38>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d102      	bne.n	80041a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80041a0:	2302      	movs	r3, #2
 80041a2:	607b      	str	r3, [r7, #4]
 80041a4:	e001      	b.n	80041aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80041a6:	2300      	movs	r3, #0
 80041a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80041aa:	687b      	ldr	r3, [r7, #4]
	}
 80041ac:	4618      	mov	r0, r3
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr
 80041b8:	20000e58 	.word	0x20000e58
 80041bc:	20000e74 	.word	0x20000e74

080041c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b086      	sub	sp, #24
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80041cc:	2300      	movs	r3, #0
 80041ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d058      	beq.n	8004288 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80041d6:	4b2f      	ldr	r3, [pc, #188]	@ (8004294 <xTaskPriorityDisinherit+0xd4>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	429a      	cmp	r2, r3
 80041de:	d00b      	beq.n	80041f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80041e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e4:	f383 8811 	msr	BASEPRI, r3
 80041e8:	f3bf 8f6f 	isb	sy
 80041ec:	f3bf 8f4f 	dsb	sy
 80041f0:	60fb      	str	r3, [r7, #12]
}
 80041f2:	bf00      	nop
 80041f4:	bf00      	nop
 80041f6:	e7fd      	b.n	80041f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d10b      	bne.n	8004218 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004204:	f383 8811 	msr	BASEPRI, r3
 8004208:	f3bf 8f6f 	isb	sy
 800420c:	f3bf 8f4f 	dsb	sy
 8004210:	60bb      	str	r3, [r7, #8]
}
 8004212:	bf00      	nop
 8004214:	bf00      	nop
 8004216:	e7fd      	b.n	8004214 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800421c:	1e5a      	subs	r2, r3, #1
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800422a:	429a      	cmp	r2, r3
 800422c:	d02c      	beq.n	8004288 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004232:	2b00      	cmp	r3, #0
 8004234:	d128      	bne.n	8004288 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	3304      	adds	r3, #4
 800423a:	4618      	mov	r0, r3
 800423c:	f7fe fb44 	bl	80028c8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800424c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004258:	4b0f      	ldr	r3, [pc, #60]	@ (8004298 <xTaskPriorityDisinherit+0xd8>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	429a      	cmp	r2, r3
 800425e:	d903      	bls.n	8004268 <xTaskPriorityDisinherit+0xa8>
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004264:	4a0c      	ldr	r2, [pc, #48]	@ (8004298 <xTaskPriorityDisinherit+0xd8>)
 8004266:	6013      	str	r3, [r2, #0]
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800426c:	4613      	mov	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	4413      	add	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4a09      	ldr	r2, [pc, #36]	@ (800429c <xTaskPriorityDisinherit+0xdc>)
 8004276:	441a      	add	r2, r3
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	3304      	adds	r3, #4
 800427c:	4619      	mov	r1, r3
 800427e:	4610      	mov	r0, r2
 8004280:	f7fe fac5 	bl	800280e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004284:	2301      	movs	r3, #1
 8004286:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004288:	697b      	ldr	r3, [r7, #20]
	}
 800428a:	4618      	mov	r0, r3
 800428c:	3718      	adds	r7, #24
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	20000978 	.word	0x20000978
 8004298:	20000e54 	.word	0x20000e54
 800429c:	2000097c 	.word	0x2000097c

080042a0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80042aa:	4b21      	ldr	r3, [pc, #132]	@ (8004330 <prvAddCurrentTaskToDelayedList+0x90>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042b0:	4b20      	ldr	r3, [pc, #128]	@ (8004334 <prvAddCurrentTaskToDelayedList+0x94>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	3304      	adds	r3, #4
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7fe fb06 	bl	80028c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c2:	d10a      	bne.n	80042da <prvAddCurrentTaskToDelayedList+0x3a>
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d007      	beq.n	80042da <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004334 <prvAddCurrentTaskToDelayedList+0x94>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	3304      	adds	r3, #4
 80042d0:	4619      	mov	r1, r3
 80042d2:	4819      	ldr	r0, [pc, #100]	@ (8004338 <prvAddCurrentTaskToDelayedList+0x98>)
 80042d4:	f7fe fa9b 	bl	800280e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80042d8:	e026      	b.n	8004328 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80042da:	68fa      	ldr	r2, [r7, #12]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4413      	add	r3, r2
 80042e0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80042e2:	4b14      	ldr	r3, [pc, #80]	@ (8004334 <prvAddCurrentTaskToDelayedList+0x94>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68ba      	ldr	r2, [r7, #8]
 80042e8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80042ea:	68ba      	ldr	r2, [r7, #8]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d209      	bcs.n	8004306 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80042f2:	4b12      	ldr	r3, [pc, #72]	@ (800433c <prvAddCurrentTaskToDelayedList+0x9c>)
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	4b0f      	ldr	r3, [pc, #60]	@ (8004334 <prvAddCurrentTaskToDelayedList+0x94>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	3304      	adds	r3, #4
 80042fc:	4619      	mov	r1, r3
 80042fe:	4610      	mov	r0, r2
 8004300:	f7fe faa9 	bl	8002856 <vListInsert>
}
 8004304:	e010      	b.n	8004328 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004306:	4b0e      	ldr	r3, [pc, #56]	@ (8004340 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	4b0a      	ldr	r3, [pc, #40]	@ (8004334 <prvAddCurrentTaskToDelayedList+0x94>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	3304      	adds	r3, #4
 8004310:	4619      	mov	r1, r3
 8004312:	4610      	mov	r0, r2
 8004314:	f7fe fa9f 	bl	8002856 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004318:	4b0a      	ldr	r3, [pc, #40]	@ (8004344 <prvAddCurrentTaskToDelayedList+0xa4>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	68ba      	ldr	r2, [r7, #8]
 800431e:	429a      	cmp	r2, r3
 8004320:	d202      	bcs.n	8004328 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004322:	4a08      	ldr	r2, [pc, #32]	@ (8004344 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	6013      	str	r3, [r2, #0]
}
 8004328:	bf00      	nop
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	20000e50 	.word	0x20000e50
 8004334:	20000978 	.word	0x20000978
 8004338:	20000e38 	.word	0x20000e38
 800433c:	20000e08 	.word	0x20000e08
 8004340:	20000e04 	.word	0x20000e04
 8004344:	20000e6c 	.word	0x20000e6c

08004348 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b08a      	sub	sp, #40	@ 0x28
 800434c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800434e:	2300      	movs	r3, #0
 8004350:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004352:	f000 fb13 	bl	800497c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004356:	4b1d      	ldr	r3, [pc, #116]	@ (80043cc <xTimerCreateTimerTask+0x84>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d021      	beq.n	80043a2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800435e:	2300      	movs	r3, #0
 8004360:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004362:	2300      	movs	r3, #0
 8004364:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004366:	1d3a      	adds	r2, r7, #4
 8004368:	f107 0108 	add.w	r1, r7, #8
 800436c:	f107 030c 	add.w	r3, r7, #12
 8004370:	4618      	mov	r0, r3
 8004372:	f7fe fa05 	bl	8002780 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004376:	6879      	ldr	r1, [r7, #4]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	68fa      	ldr	r2, [r7, #12]
 800437c:	9202      	str	r2, [sp, #8]
 800437e:	9301      	str	r3, [sp, #4]
 8004380:	2302      	movs	r3, #2
 8004382:	9300      	str	r3, [sp, #0]
 8004384:	2300      	movs	r3, #0
 8004386:	460a      	mov	r2, r1
 8004388:	4911      	ldr	r1, [pc, #68]	@ (80043d0 <xTimerCreateTimerTask+0x88>)
 800438a:	4812      	ldr	r0, [pc, #72]	@ (80043d4 <xTimerCreateTimerTask+0x8c>)
 800438c:	f7ff f82e 	bl	80033ec <xTaskCreateStatic>
 8004390:	4603      	mov	r3, r0
 8004392:	4a11      	ldr	r2, [pc, #68]	@ (80043d8 <xTimerCreateTimerTask+0x90>)
 8004394:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004396:	4b10      	ldr	r3, [pc, #64]	@ (80043d8 <xTimerCreateTimerTask+0x90>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800439e:	2301      	movs	r3, #1
 80043a0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10b      	bne.n	80043c0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80043a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043ac:	f383 8811 	msr	BASEPRI, r3
 80043b0:	f3bf 8f6f 	isb	sy
 80043b4:	f3bf 8f4f 	dsb	sy
 80043b8:	613b      	str	r3, [r7, #16]
}
 80043ba:	bf00      	nop
 80043bc:	bf00      	nop
 80043be:	e7fd      	b.n	80043bc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80043c0:	697b      	ldr	r3, [r7, #20]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3718      	adds	r7, #24
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	20000ea8 	.word	0x20000ea8
 80043d0:	08005d48 	.word	0x08005d48
 80043d4:	08004515 	.word	0x08004515
 80043d8:	20000eac 	.word	0x20000eac

080043dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b08a      	sub	sp, #40	@ 0x28
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
 80043e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80043ea:	2300      	movs	r3, #0
 80043ec:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10b      	bne.n	800440c <xTimerGenericCommand+0x30>
	__asm volatile
 80043f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f8:	f383 8811 	msr	BASEPRI, r3
 80043fc:	f3bf 8f6f 	isb	sy
 8004400:	f3bf 8f4f 	dsb	sy
 8004404:	623b      	str	r3, [r7, #32]
}
 8004406:	bf00      	nop
 8004408:	bf00      	nop
 800440a:	e7fd      	b.n	8004408 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800440c:	4b19      	ldr	r3, [pc, #100]	@ (8004474 <xTimerGenericCommand+0x98>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d02a      	beq.n	800446a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	2b05      	cmp	r3, #5
 8004424:	dc18      	bgt.n	8004458 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004426:	f7ff fead 	bl	8004184 <xTaskGetSchedulerState>
 800442a:	4603      	mov	r3, r0
 800442c:	2b02      	cmp	r3, #2
 800442e:	d109      	bne.n	8004444 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004430:	4b10      	ldr	r3, [pc, #64]	@ (8004474 <xTimerGenericCommand+0x98>)
 8004432:	6818      	ldr	r0, [r3, #0]
 8004434:	f107 0110 	add.w	r1, r7, #16
 8004438:	2300      	movs	r3, #0
 800443a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800443c:	f7fe fbe6 	bl	8002c0c <xQueueGenericSend>
 8004440:	6278      	str	r0, [r7, #36]	@ 0x24
 8004442:	e012      	b.n	800446a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004444:	4b0b      	ldr	r3, [pc, #44]	@ (8004474 <xTimerGenericCommand+0x98>)
 8004446:	6818      	ldr	r0, [r3, #0]
 8004448:	f107 0110 	add.w	r1, r7, #16
 800444c:	2300      	movs	r3, #0
 800444e:	2200      	movs	r2, #0
 8004450:	f7fe fbdc 	bl	8002c0c <xQueueGenericSend>
 8004454:	6278      	str	r0, [r7, #36]	@ 0x24
 8004456:	e008      	b.n	800446a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004458:	4b06      	ldr	r3, [pc, #24]	@ (8004474 <xTimerGenericCommand+0x98>)
 800445a:	6818      	ldr	r0, [r3, #0]
 800445c:	f107 0110 	add.w	r1, r7, #16
 8004460:	2300      	movs	r3, #0
 8004462:	683a      	ldr	r2, [r7, #0]
 8004464:	f7fe fcd4 	bl	8002e10 <xQueueGenericSendFromISR>
 8004468:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800446a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800446c:	4618      	mov	r0, r3
 800446e:	3728      	adds	r7, #40	@ 0x28
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	20000ea8 	.word	0x20000ea8

08004478 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b088      	sub	sp, #32
 800447c:	af02      	add	r7, sp, #8
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004482:	4b23      	ldr	r3, [pc, #140]	@ (8004510 <prvProcessExpiredTimer+0x98>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	3304      	adds	r3, #4
 8004490:	4618      	mov	r0, r3
 8004492:	f7fe fa19 	bl	80028c8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800449c:	f003 0304 	and.w	r3, r3, #4
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d023      	beq.n	80044ec <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	699a      	ldr	r2, [r3, #24]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	18d1      	adds	r1, r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	683a      	ldr	r2, [r7, #0]
 80044b0:	6978      	ldr	r0, [r7, #20]
 80044b2:	f000 f8d5 	bl	8004660 <prvInsertTimerInActiveList>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d020      	beq.n	80044fe <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80044bc:	2300      	movs	r3, #0
 80044be:	9300      	str	r3, [sp, #0]
 80044c0:	2300      	movs	r3, #0
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	2100      	movs	r1, #0
 80044c6:	6978      	ldr	r0, [r7, #20]
 80044c8:	f7ff ff88 	bl	80043dc <xTimerGenericCommand>
 80044cc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d114      	bne.n	80044fe <prvProcessExpiredTimer+0x86>
	__asm volatile
 80044d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044d8:	f383 8811 	msr	BASEPRI, r3
 80044dc:	f3bf 8f6f 	isb	sy
 80044e0:	f3bf 8f4f 	dsb	sy
 80044e4:	60fb      	str	r3, [r7, #12]
}
 80044e6:	bf00      	nop
 80044e8:	bf00      	nop
 80044ea:	e7fd      	b.n	80044e8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80044f2:	f023 0301 	bic.w	r3, r3, #1
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	6978      	ldr	r0, [r7, #20]
 8004504:	4798      	blx	r3
}
 8004506:	bf00      	nop
 8004508:	3718      	adds	r7, #24
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	20000ea0 	.word	0x20000ea0

08004514 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800451c:	f107 0308 	add.w	r3, r7, #8
 8004520:	4618      	mov	r0, r3
 8004522:	f000 f859 	bl	80045d8 <prvGetNextExpireTime>
 8004526:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	4619      	mov	r1, r3
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 f805 	bl	800453c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004532:	f000 f8d7 	bl	80046e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004536:	bf00      	nop
 8004538:	e7f0      	b.n	800451c <prvTimerTask+0x8>
	...

0800453c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b084      	sub	sp, #16
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004546:	f7ff fa29 	bl	800399c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800454a:	f107 0308 	add.w	r3, r7, #8
 800454e:	4618      	mov	r0, r3
 8004550:	f000 f866 	bl	8004620 <prvSampleTimeNow>
 8004554:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d130      	bne.n	80045be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10a      	bne.n	8004578 <prvProcessTimerOrBlockTask+0x3c>
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	429a      	cmp	r2, r3
 8004568:	d806      	bhi.n	8004578 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800456a:	f7ff fa25 	bl	80039b8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800456e:	68f9      	ldr	r1, [r7, #12]
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f7ff ff81 	bl	8004478 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004576:	e024      	b.n	80045c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d008      	beq.n	8004590 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800457e:	4b13      	ldr	r3, [pc, #76]	@ (80045cc <prvProcessTimerOrBlockTask+0x90>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d101      	bne.n	800458c <prvProcessTimerOrBlockTask+0x50>
 8004588:	2301      	movs	r3, #1
 800458a:	e000      	b.n	800458e <prvProcessTimerOrBlockTask+0x52>
 800458c:	2300      	movs	r3, #0
 800458e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004590:	4b0f      	ldr	r3, [pc, #60]	@ (80045d0 <prvProcessTimerOrBlockTask+0x94>)
 8004592:	6818      	ldr	r0, [r3, #0]
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	683a      	ldr	r2, [r7, #0]
 800459c:	4619      	mov	r1, r3
 800459e:	f7fe fef1 	bl	8003384 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80045a2:	f7ff fa09 	bl	80039b8 <xTaskResumeAll>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10a      	bne.n	80045c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80045ac:	4b09      	ldr	r3, [pc, #36]	@ (80045d4 <prvProcessTimerOrBlockTask+0x98>)
 80045ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045b2:	601a      	str	r2, [r3, #0]
 80045b4:	f3bf 8f4f 	dsb	sy
 80045b8:	f3bf 8f6f 	isb	sy
}
 80045bc:	e001      	b.n	80045c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80045be:	f7ff f9fb 	bl	80039b8 <xTaskResumeAll>
}
 80045c2:	bf00      	nop
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	20000ea4 	.word	0x20000ea4
 80045d0:	20000ea8 	.word	0x20000ea8
 80045d4:	e000ed04 	.word	0xe000ed04

080045d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80045e0:	4b0e      	ldr	r3, [pc, #56]	@ (800461c <prvGetNextExpireTime+0x44>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <prvGetNextExpireTime+0x16>
 80045ea:	2201      	movs	r2, #1
 80045ec:	e000      	b.n	80045f0 <prvGetNextExpireTime+0x18>
 80045ee:	2200      	movs	r2, #0
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d105      	bne.n	8004608 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045fc:	4b07      	ldr	r3, [pc, #28]	@ (800461c <prvGetNextExpireTime+0x44>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	60fb      	str	r3, [r7, #12]
 8004606:	e001      	b.n	800460c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004608:	2300      	movs	r3, #0
 800460a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800460c:	68fb      	ldr	r3, [r7, #12]
}
 800460e:	4618      	mov	r0, r3
 8004610:	3714      	adds	r7, #20
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	20000ea0 	.word	0x20000ea0

08004620 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004628:	f7ff fa64 	bl	8003af4 <xTaskGetTickCount>
 800462c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800462e:	4b0b      	ldr	r3, [pc, #44]	@ (800465c <prvSampleTimeNow+0x3c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	429a      	cmp	r2, r3
 8004636:	d205      	bcs.n	8004644 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004638:	f000 f93a 	bl	80048b0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	601a      	str	r2, [r3, #0]
 8004642:	e002      	b.n	800464a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800464a:	4a04      	ldr	r2, [pc, #16]	@ (800465c <prvSampleTimeNow+0x3c>)
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004650:	68fb      	ldr	r3, [r7, #12]
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	20000eb0 	.word	0x20000eb0

08004660 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b086      	sub	sp, #24
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
 800466c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800466e:	2300      	movs	r3, #0
 8004670:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	68ba      	ldr	r2, [r7, #8]
 8004676:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800467e:	68ba      	ldr	r2, [r7, #8]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	429a      	cmp	r2, r3
 8004684:	d812      	bhi.n	80046ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	1ad2      	subs	r2, r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	429a      	cmp	r2, r3
 8004692:	d302      	bcc.n	800469a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004694:	2301      	movs	r3, #1
 8004696:	617b      	str	r3, [r7, #20]
 8004698:	e01b      	b.n	80046d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800469a:	4b10      	ldr	r3, [pc, #64]	@ (80046dc <prvInsertTimerInActiveList+0x7c>)
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	3304      	adds	r3, #4
 80046a2:	4619      	mov	r1, r3
 80046a4:	4610      	mov	r0, r2
 80046a6:	f7fe f8d6 	bl	8002856 <vListInsert>
 80046aa:	e012      	b.n	80046d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d206      	bcs.n	80046c2 <prvInsertTimerInActiveList+0x62>
 80046b4:	68ba      	ldr	r2, [r7, #8]
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	429a      	cmp	r2, r3
 80046ba:	d302      	bcc.n	80046c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80046bc:	2301      	movs	r3, #1
 80046be:	617b      	str	r3, [r7, #20]
 80046c0:	e007      	b.n	80046d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80046c2:	4b07      	ldr	r3, [pc, #28]	@ (80046e0 <prvInsertTimerInActiveList+0x80>)
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	3304      	adds	r3, #4
 80046ca:	4619      	mov	r1, r3
 80046cc:	4610      	mov	r0, r2
 80046ce:	f7fe f8c2 	bl	8002856 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80046d2:	697b      	ldr	r3, [r7, #20]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3718      	adds	r7, #24
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	20000ea4 	.word	0x20000ea4
 80046e0:	20000ea0 	.word	0x20000ea0

080046e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b08e      	sub	sp, #56	@ 0x38
 80046e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80046ea:	e0ce      	b.n	800488a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	da19      	bge.n	8004726 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80046f2:	1d3b      	adds	r3, r7, #4
 80046f4:	3304      	adds	r3, #4
 80046f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80046f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d10b      	bne.n	8004716 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80046fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004702:	f383 8811 	msr	BASEPRI, r3
 8004706:	f3bf 8f6f 	isb	sy
 800470a:	f3bf 8f4f 	dsb	sy
 800470e:	61fb      	str	r3, [r7, #28]
}
 8004710:	bf00      	nop
 8004712:	bf00      	nop
 8004714:	e7fd      	b.n	8004712 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800471c:	6850      	ldr	r0, [r2, #4]
 800471e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004720:	6892      	ldr	r2, [r2, #8]
 8004722:	4611      	mov	r1, r2
 8004724:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2b00      	cmp	r3, #0
 800472a:	f2c0 80ae 	blt.w	800488a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d004      	beq.n	8004744 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800473a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800473c:	3304      	adds	r3, #4
 800473e:	4618      	mov	r0, r3
 8004740:	f7fe f8c2 	bl	80028c8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004744:	463b      	mov	r3, r7
 8004746:	4618      	mov	r0, r3
 8004748:	f7ff ff6a 	bl	8004620 <prvSampleTimeNow>
 800474c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2b09      	cmp	r3, #9
 8004752:	f200 8097 	bhi.w	8004884 <prvProcessReceivedCommands+0x1a0>
 8004756:	a201      	add	r2, pc, #4	@ (adr r2, 800475c <prvProcessReceivedCommands+0x78>)
 8004758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800475c:	08004785 	.word	0x08004785
 8004760:	08004785 	.word	0x08004785
 8004764:	08004785 	.word	0x08004785
 8004768:	080047fb 	.word	0x080047fb
 800476c:	0800480f 	.word	0x0800480f
 8004770:	0800485b 	.word	0x0800485b
 8004774:	08004785 	.word	0x08004785
 8004778:	08004785 	.word	0x08004785
 800477c:	080047fb 	.word	0x080047fb
 8004780:	0800480f 	.word	0x0800480f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004786:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800478a:	f043 0301 	orr.w	r3, r3, #1
 800478e:	b2da      	uxtb	r2, r3
 8004790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004792:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004796:	68ba      	ldr	r2, [r7, #8]
 8004798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	18d1      	adds	r1, r2, r3
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80047a4:	f7ff ff5c 	bl	8004660 <prvInsertTimerInActiveList>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d06c      	beq.n	8004888 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80047b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80047b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047bc:	f003 0304 	and.w	r3, r3, #4
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d061      	beq.n	8004888 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80047c4:	68ba      	ldr	r2, [r7, #8]
 80047c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	441a      	add	r2, r3
 80047cc:	2300      	movs	r3, #0
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	2300      	movs	r3, #0
 80047d2:	2100      	movs	r1, #0
 80047d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80047d6:	f7ff fe01 	bl	80043dc <xTimerGenericCommand>
 80047da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80047dc:	6a3b      	ldr	r3, [r7, #32]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d152      	bne.n	8004888 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80047e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e6:	f383 8811 	msr	BASEPRI, r3
 80047ea:	f3bf 8f6f 	isb	sy
 80047ee:	f3bf 8f4f 	dsb	sy
 80047f2:	61bb      	str	r3, [r7, #24]
}
 80047f4:	bf00      	nop
 80047f6:	bf00      	nop
 80047f8:	e7fd      	b.n	80047f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80047fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004800:	f023 0301 	bic.w	r3, r3, #1
 8004804:	b2da      	uxtb	r2, r3
 8004806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004808:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800480c:	e03d      	b.n	800488a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800480e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004810:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004814:	f043 0301 	orr.w	r3, r3, #1
 8004818:	b2da      	uxtb	r2, r3
 800481a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800481c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004820:	68ba      	ldr	r2, [r7, #8]
 8004822:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004824:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d10b      	bne.n	8004846 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800482e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004832:	f383 8811 	msr	BASEPRI, r3
 8004836:	f3bf 8f6f 	isb	sy
 800483a:	f3bf 8f4f 	dsb	sy
 800483e:	617b      	str	r3, [r7, #20]
}
 8004840:	bf00      	nop
 8004842:	bf00      	nop
 8004844:	e7fd      	b.n	8004842 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004848:	699a      	ldr	r2, [r3, #24]
 800484a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484c:	18d1      	adds	r1, r2, r3
 800484e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004852:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004854:	f7ff ff04 	bl	8004660 <prvInsertTimerInActiveList>
					break;
 8004858:	e017      	b.n	800488a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800485a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800485c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d103      	bne.n	8004870 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004868:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800486a:	f000 fbe5 	bl	8005038 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800486e:	e00c      	b.n	800488a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004872:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004876:	f023 0301 	bic.w	r3, r3, #1
 800487a:	b2da      	uxtb	r2, r3
 800487c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004882:	e002      	b.n	800488a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004884:	bf00      	nop
 8004886:	e000      	b.n	800488a <prvProcessReceivedCommands+0x1a6>
					break;
 8004888:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800488a:	4b08      	ldr	r3, [pc, #32]	@ (80048ac <prvProcessReceivedCommands+0x1c8>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	1d39      	adds	r1, r7, #4
 8004890:	2200      	movs	r2, #0
 8004892:	4618      	mov	r0, r3
 8004894:	f7fe fb5a 	bl	8002f4c <xQueueReceive>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	f47f af26 	bne.w	80046ec <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80048a0:	bf00      	nop
 80048a2:	bf00      	nop
 80048a4:	3730      	adds	r7, #48	@ 0x30
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	bf00      	nop
 80048ac:	20000ea8 	.word	0x20000ea8

080048b0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b088      	sub	sp, #32
 80048b4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80048b6:	e049      	b.n	800494c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80048b8:	4b2e      	ldr	r3, [pc, #184]	@ (8004974 <prvSwitchTimerLists+0xc4>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80048c2:	4b2c      	ldr	r3, [pc, #176]	@ (8004974 <prvSwitchTimerLists+0xc4>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	68db      	ldr	r3, [r3, #12]
 80048ca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	3304      	adds	r3, #4
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7fd fff9 	bl	80028c8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	6a1b      	ldr	r3, [r3, #32]
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048e4:	f003 0304 	and.w	r3, r3, #4
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d02f      	beq.n	800494c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	699b      	ldr	r3, [r3, #24]
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	4413      	add	r3, r2
 80048f4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	429a      	cmp	r2, r3
 80048fc:	d90e      	bls.n	800491c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800490a:	4b1a      	ldr	r3, [pc, #104]	@ (8004974 <prvSwitchTimerLists+0xc4>)
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	3304      	adds	r3, #4
 8004912:	4619      	mov	r1, r3
 8004914:	4610      	mov	r0, r2
 8004916:	f7fd ff9e 	bl	8002856 <vListInsert>
 800491a:	e017      	b.n	800494c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800491c:	2300      	movs	r3, #0
 800491e:	9300      	str	r3, [sp, #0]
 8004920:	2300      	movs	r3, #0
 8004922:	693a      	ldr	r2, [r7, #16]
 8004924:	2100      	movs	r1, #0
 8004926:	68f8      	ldr	r0, [r7, #12]
 8004928:	f7ff fd58 	bl	80043dc <xTimerGenericCommand>
 800492c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10b      	bne.n	800494c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	603b      	str	r3, [r7, #0]
}
 8004946:	bf00      	nop
 8004948:	bf00      	nop
 800494a:	e7fd      	b.n	8004948 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800494c:	4b09      	ldr	r3, [pc, #36]	@ (8004974 <prvSwitchTimerLists+0xc4>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1b0      	bne.n	80048b8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004956:	4b07      	ldr	r3, [pc, #28]	@ (8004974 <prvSwitchTimerLists+0xc4>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800495c:	4b06      	ldr	r3, [pc, #24]	@ (8004978 <prvSwitchTimerLists+0xc8>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a04      	ldr	r2, [pc, #16]	@ (8004974 <prvSwitchTimerLists+0xc4>)
 8004962:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004964:	4a04      	ldr	r2, [pc, #16]	@ (8004978 <prvSwitchTimerLists+0xc8>)
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	6013      	str	r3, [r2, #0]
}
 800496a:	bf00      	nop
 800496c:	3718      	adds	r7, #24
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	20000ea0 	.word	0x20000ea0
 8004978:	20000ea4 	.word	0x20000ea4

0800497c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004982:	f000 f969 	bl	8004c58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004986:	4b15      	ldr	r3, [pc, #84]	@ (80049dc <prvCheckForValidListAndQueue+0x60>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d120      	bne.n	80049d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800498e:	4814      	ldr	r0, [pc, #80]	@ (80049e0 <prvCheckForValidListAndQueue+0x64>)
 8004990:	f7fd ff10 	bl	80027b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004994:	4813      	ldr	r0, [pc, #76]	@ (80049e4 <prvCheckForValidListAndQueue+0x68>)
 8004996:	f7fd ff0d 	bl	80027b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800499a:	4b13      	ldr	r3, [pc, #76]	@ (80049e8 <prvCheckForValidListAndQueue+0x6c>)
 800499c:	4a10      	ldr	r2, [pc, #64]	@ (80049e0 <prvCheckForValidListAndQueue+0x64>)
 800499e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80049a0:	4b12      	ldr	r3, [pc, #72]	@ (80049ec <prvCheckForValidListAndQueue+0x70>)
 80049a2:	4a10      	ldr	r2, [pc, #64]	@ (80049e4 <prvCheckForValidListAndQueue+0x68>)
 80049a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80049a6:	2300      	movs	r3, #0
 80049a8:	9300      	str	r3, [sp, #0]
 80049aa:	4b11      	ldr	r3, [pc, #68]	@ (80049f0 <prvCheckForValidListAndQueue+0x74>)
 80049ac:	4a11      	ldr	r2, [pc, #68]	@ (80049f4 <prvCheckForValidListAndQueue+0x78>)
 80049ae:	2110      	movs	r1, #16
 80049b0:	200a      	movs	r0, #10
 80049b2:	f7fe f81d 	bl	80029f0 <xQueueGenericCreateStatic>
 80049b6:	4603      	mov	r3, r0
 80049b8:	4a08      	ldr	r2, [pc, #32]	@ (80049dc <prvCheckForValidListAndQueue+0x60>)
 80049ba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80049bc:	4b07      	ldr	r3, [pc, #28]	@ (80049dc <prvCheckForValidListAndQueue+0x60>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d005      	beq.n	80049d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80049c4:	4b05      	ldr	r3, [pc, #20]	@ (80049dc <prvCheckForValidListAndQueue+0x60>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	490b      	ldr	r1, [pc, #44]	@ (80049f8 <prvCheckForValidListAndQueue+0x7c>)
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7fe fcb0 	bl	8003330 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80049d0:	f000 f974 	bl	8004cbc <vPortExitCritical>
}
 80049d4:	bf00      	nop
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	20000ea8 	.word	0x20000ea8
 80049e0:	20000e78 	.word	0x20000e78
 80049e4:	20000e8c 	.word	0x20000e8c
 80049e8:	20000ea0 	.word	0x20000ea0
 80049ec:	20000ea4 	.word	0x20000ea4
 80049f0:	20000f54 	.word	0x20000f54
 80049f4:	20000eb4 	.word	0x20000eb4
 80049f8:	08005d50 	.word	0x08005d50

080049fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80049fc:	b480      	push	{r7}
 80049fe:	b085      	sub	sp, #20
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	3b04      	subs	r3, #4
 8004a0c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004a14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	3b04      	subs	r3, #4
 8004a1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f023 0201 	bic.w	r2, r3, #1
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	3b04      	subs	r3, #4
 8004a2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004a2c:	4a0c      	ldr	r2, [pc, #48]	@ (8004a60 <pxPortInitialiseStack+0x64>)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	3b14      	subs	r3, #20
 8004a36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	3b04      	subs	r3, #4
 8004a42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f06f 0202 	mvn.w	r2, #2
 8004a4a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	3b20      	subs	r3, #32
 8004a50:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004a52:	68fb      	ldr	r3, [r7, #12]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3714      	adds	r7, #20
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5e:	4770      	bx	lr
 8004a60:	08004a65 	.word	0x08004a65

08004a64 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004a64:	b480      	push	{r7}
 8004a66:	b085      	sub	sp, #20
 8004a68:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004a6e:	4b13      	ldr	r3, [pc, #76]	@ (8004abc <prvTaskExitError+0x58>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a76:	d00b      	beq.n	8004a90 <prvTaskExitError+0x2c>
	__asm volatile
 8004a78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a7c:	f383 8811 	msr	BASEPRI, r3
 8004a80:	f3bf 8f6f 	isb	sy
 8004a84:	f3bf 8f4f 	dsb	sy
 8004a88:	60fb      	str	r3, [r7, #12]
}
 8004a8a:	bf00      	nop
 8004a8c:	bf00      	nop
 8004a8e:	e7fd      	b.n	8004a8c <prvTaskExitError+0x28>
	__asm volatile
 8004a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a94:	f383 8811 	msr	BASEPRI, r3
 8004a98:	f3bf 8f6f 	isb	sy
 8004a9c:	f3bf 8f4f 	dsb	sy
 8004aa0:	60bb      	str	r3, [r7, #8]
}
 8004aa2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004aa4:	bf00      	nop
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d0fc      	beq.n	8004aa6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004aac:	bf00      	nop
 8004aae:	bf00      	nop
 8004ab0:	3714      	adds	r7, #20
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	2000000c 	.word	0x2000000c

08004ac0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004ac0:	4b07      	ldr	r3, [pc, #28]	@ (8004ae0 <pxCurrentTCBConst2>)
 8004ac2:	6819      	ldr	r1, [r3, #0]
 8004ac4:	6808      	ldr	r0, [r1, #0]
 8004ac6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aca:	f380 8809 	msr	PSP, r0
 8004ace:	f3bf 8f6f 	isb	sy
 8004ad2:	f04f 0000 	mov.w	r0, #0
 8004ad6:	f380 8811 	msr	BASEPRI, r0
 8004ada:	4770      	bx	lr
 8004adc:	f3af 8000 	nop.w

08004ae0 <pxCurrentTCBConst2>:
 8004ae0:	20000978 	.word	0x20000978
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004ae4:	bf00      	nop
 8004ae6:	bf00      	nop

08004ae8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004ae8:	4808      	ldr	r0, [pc, #32]	@ (8004b0c <prvPortStartFirstTask+0x24>)
 8004aea:	6800      	ldr	r0, [r0, #0]
 8004aec:	6800      	ldr	r0, [r0, #0]
 8004aee:	f380 8808 	msr	MSP, r0
 8004af2:	f04f 0000 	mov.w	r0, #0
 8004af6:	f380 8814 	msr	CONTROL, r0
 8004afa:	b662      	cpsie	i
 8004afc:	b661      	cpsie	f
 8004afe:	f3bf 8f4f 	dsb	sy
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	df00      	svc	0
 8004b08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004b0a:	bf00      	nop
 8004b0c:	e000ed08 	.word	0xe000ed08

08004b10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004b16:	4b47      	ldr	r3, [pc, #284]	@ (8004c34 <xPortStartScheduler+0x124>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a47      	ldr	r2, [pc, #284]	@ (8004c38 <xPortStartScheduler+0x128>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d10b      	bne.n	8004b38 <xPortStartScheduler+0x28>
	__asm volatile
 8004b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b24:	f383 8811 	msr	BASEPRI, r3
 8004b28:	f3bf 8f6f 	isb	sy
 8004b2c:	f3bf 8f4f 	dsb	sy
 8004b30:	613b      	str	r3, [r7, #16]
}
 8004b32:	bf00      	nop
 8004b34:	bf00      	nop
 8004b36:	e7fd      	b.n	8004b34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004b38:	4b3e      	ldr	r3, [pc, #248]	@ (8004c34 <xPortStartScheduler+0x124>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a3f      	ldr	r2, [pc, #252]	@ (8004c3c <xPortStartScheduler+0x12c>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d10b      	bne.n	8004b5a <xPortStartScheduler+0x4a>
	__asm volatile
 8004b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b46:	f383 8811 	msr	BASEPRI, r3
 8004b4a:	f3bf 8f6f 	isb	sy
 8004b4e:	f3bf 8f4f 	dsb	sy
 8004b52:	60fb      	str	r3, [r7, #12]
}
 8004b54:	bf00      	nop
 8004b56:	bf00      	nop
 8004b58:	e7fd      	b.n	8004b56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004b5a:	4b39      	ldr	r3, [pc, #228]	@ (8004c40 <xPortStartScheduler+0x130>)
 8004b5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	22ff      	movs	r2, #255	@ 0xff
 8004b6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	781b      	ldrb	r3, [r3, #0]
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004b74:	78fb      	ldrb	r3, [r7, #3]
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004b7c:	b2da      	uxtb	r2, r3
 8004b7e:	4b31      	ldr	r3, [pc, #196]	@ (8004c44 <xPortStartScheduler+0x134>)
 8004b80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004b82:	4b31      	ldr	r3, [pc, #196]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004b84:	2207      	movs	r2, #7
 8004b86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b88:	e009      	b.n	8004b9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004b8a:	4b2f      	ldr	r3, [pc, #188]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	4a2d      	ldr	r2, [pc, #180]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004b92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004b94:	78fb      	ldrb	r3, [r7, #3]
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	005b      	lsls	r3, r3, #1
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004b9e:	78fb      	ldrb	r3, [r7, #3]
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba6:	2b80      	cmp	r3, #128	@ 0x80
 8004ba8:	d0ef      	beq.n	8004b8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004baa:	4b27      	ldr	r3, [pc, #156]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f1c3 0307 	rsb	r3, r3, #7
 8004bb2:	2b04      	cmp	r3, #4
 8004bb4:	d00b      	beq.n	8004bce <xPortStartScheduler+0xbe>
	__asm volatile
 8004bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bba:	f383 8811 	msr	BASEPRI, r3
 8004bbe:	f3bf 8f6f 	isb	sy
 8004bc2:	f3bf 8f4f 	dsb	sy
 8004bc6:	60bb      	str	r3, [r7, #8]
}
 8004bc8:	bf00      	nop
 8004bca:	bf00      	nop
 8004bcc:	e7fd      	b.n	8004bca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004bce:	4b1e      	ldr	r3, [pc, #120]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	021b      	lsls	r3, r3, #8
 8004bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004bd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004be0:	4a19      	ldr	r2, [pc, #100]	@ (8004c48 <xPortStartScheduler+0x138>)
 8004be2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	b2da      	uxtb	r2, r3
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004bec:	4b17      	ldr	r3, [pc, #92]	@ (8004c4c <xPortStartScheduler+0x13c>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a16      	ldr	r2, [pc, #88]	@ (8004c4c <xPortStartScheduler+0x13c>)
 8004bf2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004bf6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004bf8:	4b14      	ldr	r3, [pc, #80]	@ (8004c4c <xPortStartScheduler+0x13c>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a13      	ldr	r2, [pc, #76]	@ (8004c4c <xPortStartScheduler+0x13c>)
 8004bfe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004c02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004c04:	f000 f8da 	bl	8004dbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004c08:	4b11      	ldr	r3, [pc, #68]	@ (8004c50 <xPortStartScheduler+0x140>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004c0e:	f000 f8f9 	bl	8004e04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004c12:	4b10      	ldr	r3, [pc, #64]	@ (8004c54 <xPortStartScheduler+0x144>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a0f      	ldr	r2, [pc, #60]	@ (8004c54 <xPortStartScheduler+0x144>)
 8004c18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004c1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c1e:	f7ff ff63 	bl	8004ae8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004c22:	f7ff f831 	bl	8003c88 <vTaskSwitchContext>
	prvTaskExitError();
 8004c26:	f7ff ff1d 	bl	8004a64 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3718      	adds	r7, #24
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	e000ed00 	.word	0xe000ed00
 8004c38:	410fc271 	.word	0x410fc271
 8004c3c:	410fc270 	.word	0x410fc270
 8004c40:	e000e400 	.word	0xe000e400
 8004c44:	20000fa4 	.word	0x20000fa4
 8004c48:	20000fa8 	.word	0x20000fa8
 8004c4c:	e000ed20 	.word	0xe000ed20
 8004c50:	2000000c 	.word	0x2000000c
 8004c54:	e000ef34 	.word	0xe000ef34

08004c58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c62:	f383 8811 	msr	BASEPRI, r3
 8004c66:	f3bf 8f6f 	isb	sy
 8004c6a:	f3bf 8f4f 	dsb	sy
 8004c6e:	607b      	str	r3, [r7, #4]
}
 8004c70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004c72:	4b10      	ldr	r3, [pc, #64]	@ (8004cb4 <vPortEnterCritical+0x5c>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	3301      	adds	r3, #1
 8004c78:	4a0e      	ldr	r2, [pc, #56]	@ (8004cb4 <vPortEnterCritical+0x5c>)
 8004c7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8004cb4 <vPortEnterCritical+0x5c>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d110      	bne.n	8004ca6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004c84:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb8 <vPortEnterCritical+0x60>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00b      	beq.n	8004ca6 <vPortEnterCritical+0x4e>
	__asm volatile
 8004c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c92:	f383 8811 	msr	BASEPRI, r3
 8004c96:	f3bf 8f6f 	isb	sy
 8004c9a:	f3bf 8f4f 	dsb	sy
 8004c9e:	603b      	str	r3, [r7, #0]
}
 8004ca0:	bf00      	nop
 8004ca2:	bf00      	nop
 8004ca4:	e7fd      	b.n	8004ca2 <vPortEnterCritical+0x4a>
	}
}
 8004ca6:	bf00      	nop
 8004ca8:	370c      	adds	r7, #12
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	2000000c 	.word	0x2000000c
 8004cb8:	e000ed04 	.word	0xe000ed04

08004cbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004cc2:	4b12      	ldr	r3, [pc, #72]	@ (8004d0c <vPortExitCritical+0x50>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10b      	bne.n	8004ce2 <vPortExitCritical+0x26>
	__asm volatile
 8004cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cce:	f383 8811 	msr	BASEPRI, r3
 8004cd2:	f3bf 8f6f 	isb	sy
 8004cd6:	f3bf 8f4f 	dsb	sy
 8004cda:	607b      	str	r3, [r7, #4]
}
 8004cdc:	bf00      	nop
 8004cde:	bf00      	nop
 8004ce0:	e7fd      	b.n	8004cde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004ce2:	4b0a      	ldr	r3, [pc, #40]	@ (8004d0c <vPortExitCritical+0x50>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	4a08      	ldr	r2, [pc, #32]	@ (8004d0c <vPortExitCritical+0x50>)
 8004cea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004cec:	4b07      	ldr	r3, [pc, #28]	@ (8004d0c <vPortExitCritical+0x50>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d105      	bne.n	8004d00 <vPortExitCritical+0x44>
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	f383 8811 	msr	BASEPRI, r3
}
 8004cfe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	2000000c 	.word	0x2000000c

08004d10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d10:	f3ef 8009 	mrs	r0, PSP
 8004d14:	f3bf 8f6f 	isb	sy
 8004d18:	4b15      	ldr	r3, [pc, #84]	@ (8004d70 <pxCurrentTCBConst>)
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	f01e 0f10 	tst.w	lr, #16
 8004d20:	bf08      	it	eq
 8004d22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004d26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d2a:	6010      	str	r0, [r2, #0]
 8004d2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004d30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004d34:	f380 8811 	msr	BASEPRI, r0
 8004d38:	f3bf 8f4f 	dsb	sy
 8004d3c:	f3bf 8f6f 	isb	sy
 8004d40:	f7fe ffa2 	bl	8003c88 <vTaskSwitchContext>
 8004d44:	f04f 0000 	mov.w	r0, #0
 8004d48:	f380 8811 	msr	BASEPRI, r0
 8004d4c:	bc09      	pop	{r0, r3}
 8004d4e:	6819      	ldr	r1, [r3, #0]
 8004d50:	6808      	ldr	r0, [r1, #0]
 8004d52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d56:	f01e 0f10 	tst.w	lr, #16
 8004d5a:	bf08      	it	eq
 8004d5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004d60:	f380 8809 	msr	PSP, r0
 8004d64:	f3bf 8f6f 	isb	sy
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	f3af 8000 	nop.w

08004d70 <pxCurrentTCBConst>:
 8004d70:	20000978 	.word	0x20000978
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004d74:	bf00      	nop
 8004d76:	bf00      	nop

08004d78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
	__asm volatile
 8004d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d82:	f383 8811 	msr	BASEPRI, r3
 8004d86:	f3bf 8f6f 	isb	sy
 8004d8a:	f3bf 8f4f 	dsb	sy
 8004d8e:	607b      	str	r3, [r7, #4]
}
 8004d90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004d92:	f7fe febf 	bl	8003b14 <xTaskIncrementTick>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d003      	beq.n	8004da4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004d9c:	4b06      	ldr	r3, [pc, #24]	@ (8004db8 <xPortSysTickHandler+0x40>)
 8004d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004da2:	601a      	str	r2, [r3, #0]
 8004da4:	2300      	movs	r3, #0
 8004da6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	f383 8811 	msr	BASEPRI, r3
}
 8004dae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004db0:	bf00      	nop
 8004db2:	3708      	adds	r7, #8
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	e000ed04 	.word	0xe000ed04

08004dbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8004df0 <vPortSetupTimerInterrupt+0x34>)
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8004df4 <vPortSetupTimerInterrupt+0x38>)
 8004dc8:	2200      	movs	r2, #0
 8004dca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8004df8 <vPortSetupTimerInterrupt+0x3c>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8004dfc <vPortSetupTimerInterrupt+0x40>)
 8004dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8004dd6:	099b      	lsrs	r3, r3, #6
 8004dd8:	4a09      	ldr	r2, [pc, #36]	@ (8004e00 <vPortSetupTimerInterrupt+0x44>)
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004dde:	4b04      	ldr	r3, [pc, #16]	@ (8004df0 <vPortSetupTimerInterrupt+0x34>)
 8004de0:	2207      	movs	r2, #7
 8004de2:	601a      	str	r2, [r3, #0]
}
 8004de4:	bf00      	nop
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	e000e010 	.word	0xe000e010
 8004df4:	e000e018 	.word	0xe000e018
 8004df8:	20000000 	.word	0x20000000
 8004dfc:	10624dd3 	.word	0x10624dd3
 8004e00:	e000e014 	.word	0xe000e014

08004e04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004e04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004e14 <vPortEnableVFP+0x10>
 8004e08:	6801      	ldr	r1, [r0, #0]
 8004e0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004e0e:	6001      	str	r1, [r0, #0]
 8004e10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004e12:	bf00      	nop
 8004e14:	e000ed88 	.word	0xe000ed88

08004e18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004e18:	b480      	push	{r7}
 8004e1a:	b085      	sub	sp, #20
 8004e1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004e1e:	f3ef 8305 	mrs	r3, IPSR
 8004e22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2b0f      	cmp	r3, #15
 8004e28:	d915      	bls.n	8004e56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004e2a:	4a18      	ldr	r2, [pc, #96]	@ (8004e8c <vPortValidateInterruptPriority+0x74>)
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	4413      	add	r3, r2
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004e34:	4b16      	ldr	r3, [pc, #88]	@ (8004e90 <vPortValidateInterruptPriority+0x78>)
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	7afa      	ldrb	r2, [r7, #11]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d20b      	bcs.n	8004e56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e42:	f383 8811 	msr	BASEPRI, r3
 8004e46:	f3bf 8f6f 	isb	sy
 8004e4a:	f3bf 8f4f 	dsb	sy
 8004e4e:	607b      	str	r3, [r7, #4]
}
 8004e50:	bf00      	nop
 8004e52:	bf00      	nop
 8004e54:	e7fd      	b.n	8004e52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004e56:	4b0f      	ldr	r3, [pc, #60]	@ (8004e94 <vPortValidateInterruptPriority+0x7c>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004e5e:	4b0e      	ldr	r3, [pc, #56]	@ (8004e98 <vPortValidateInterruptPriority+0x80>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d90b      	bls.n	8004e7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004e66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e6a:	f383 8811 	msr	BASEPRI, r3
 8004e6e:	f3bf 8f6f 	isb	sy
 8004e72:	f3bf 8f4f 	dsb	sy
 8004e76:	603b      	str	r3, [r7, #0]
}
 8004e78:	bf00      	nop
 8004e7a:	bf00      	nop
 8004e7c:	e7fd      	b.n	8004e7a <vPortValidateInterruptPriority+0x62>
	}
 8004e7e:	bf00      	nop
 8004e80:	3714      	adds	r7, #20
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	e000e3f0 	.word	0xe000e3f0
 8004e90:	20000fa4 	.word	0x20000fa4
 8004e94:	e000ed0c 	.word	0xe000ed0c
 8004e98:	20000fa8 	.word	0x20000fa8

08004e9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b08a      	sub	sp, #40	@ 0x28
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004ea8:	f7fe fd78 	bl	800399c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004eac:	4b5c      	ldr	r3, [pc, #368]	@ (8005020 <pvPortMalloc+0x184>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d101      	bne.n	8004eb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004eb4:	f000 f924 	bl	8005100 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004eb8:	4b5a      	ldr	r3, [pc, #360]	@ (8005024 <pvPortMalloc+0x188>)
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	f040 8095 	bne.w	8004ff0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d01e      	beq.n	8004f0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004ecc:	2208      	movs	r2, #8
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	f003 0307 	and.w	r3, r3, #7
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d015      	beq.n	8004f0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f023 0307 	bic.w	r3, r3, #7
 8004ee4:	3308      	adds	r3, #8
 8004ee6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00b      	beq.n	8004f0a <pvPortMalloc+0x6e>
	__asm volatile
 8004ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef6:	f383 8811 	msr	BASEPRI, r3
 8004efa:	f3bf 8f6f 	isb	sy
 8004efe:	f3bf 8f4f 	dsb	sy
 8004f02:	617b      	str	r3, [r7, #20]
}
 8004f04:	bf00      	nop
 8004f06:	bf00      	nop
 8004f08:	e7fd      	b.n	8004f06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d06f      	beq.n	8004ff0 <pvPortMalloc+0x154>
 8004f10:	4b45      	ldr	r3, [pc, #276]	@ (8005028 <pvPortMalloc+0x18c>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d86a      	bhi.n	8004ff0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004f1a:	4b44      	ldr	r3, [pc, #272]	@ (800502c <pvPortMalloc+0x190>)
 8004f1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004f1e:	4b43      	ldr	r3, [pc, #268]	@ (800502c <pvPortMalloc+0x190>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f24:	e004      	b.n	8004f30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d903      	bls.n	8004f42 <pvPortMalloc+0xa6>
 8004f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d1f1      	bne.n	8004f26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004f42:	4b37      	ldr	r3, [pc, #220]	@ (8005020 <pvPortMalloc+0x184>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d051      	beq.n	8004ff0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004f4c:	6a3b      	ldr	r3, [r7, #32]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2208      	movs	r2, #8
 8004f52:	4413      	add	r3, r2
 8004f54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	1ad2      	subs	r2, r2, r3
 8004f66:	2308      	movs	r3, #8
 8004f68:	005b      	lsls	r3, r3, #1
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d920      	bls.n	8004fb0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004f6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	4413      	add	r3, r2
 8004f74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	f003 0307 	and.w	r3, r3, #7
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d00b      	beq.n	8004f98 <pvPortMalloc+0xfc>
	__asm volatile
 8004f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f84:	f383 8811 	msr	BASEPRI, r3
 8004f88:	f3bf 8f6f 	isb	sy
 8004f8c:	f3bf 8f4f 	dsb	sy
 8004f90:	613b      	str	r3, [r7, #16]
}
 8004f92:	bf00      	nop
 8004f94:	bf00      	nop
 8004f96:	e7fd      	b.n	8004f94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	1ad2      	subs	r2, r2, r3
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004faa:	69b8      	ldr	r0, [r7, #24]
 8004fac:	f000 f90a 	bl	80051c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004fb0:	4b1d      	ldr	r3, [pc, #116]	@ (8005028 <pvPortMalloc+0x18c>)
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	4a1b      	ldr	r2, [pc, #108]	@ (8005028 <pvPortMalloc+0x18c>)
 8004fbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8005028 <pvPortMalloc+0x18c>)
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8005030 <pvPortMalloc+0x194>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d203      	bcs.n	8004fd2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004fca:	4b17      	ldr	r3, [pc, #92]	@ (8005028 <pvPortMalloc+0x18c>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a18      	ldr	r2, [pc, #96]	@ (8005030 <pvPortMalloc+0x194>)
 8004fd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd4:	685a      	ldr	r2, [r3, #4]
 8004fd6:	4b13      	ldr	r3, [pc, #76]	@ (8005024 <pvPortMalloc+0x188>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	431a      	orrs	r2, r3
 8004fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004fe6:	4b13      	ldr	r3, [pc, #76]	@ (8005034 <pvPortMalloc+0x198>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	3301      	adds	r3, #1
 8004fec:	4a11      	ldr	r2, [pc, #68]	@ (8005034 <pvPortMalloc+0x198>)
 8004fee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004ff0:	f7fe fce2 	bl	80039b8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00b      	beq.n	8005016 <pvPortMalloc+0x17a>
	__asm volatile
 8004ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005002:	f383 8811 	msr	BASEPRI, r3
 8005006:	f3bf 8f6f 	isb	sy
 800500a:	f3bf 8f4f 	dsb	sy
 800500e:	60fb      	str	r3, [r7, #12]
}
 8005010:	bf00      	nop
 8005012:	bf00      	nop
 8005014:	e7fd      	b.n	8005012 <pvPortMalloc+0x176>
	return pvReturn;
 8005016:	69fb      	ldr	r3, [r7, #28]
}
 8005018:	4618      	mov	r0, r3
 800501a:	3728      	adds	r7, #40	@ 0x28
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	20001b6c 	.word	0x20001b6c
 8005024:	20001b80 	.word	0x20001b80
 8005028:	20001b70 	.word	0x20001b70
 800502c:	20001b64 	.word	0x20001b64
 8005030:	20001b74 	.word	0x20001b74
 8005034:	20001b78 	.word	0x20001b78

08005038 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b086      	sub	sp, #24
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d04f      	beq.n	80050ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800504a:	2308      	movs	r3, #8
 800504c:	425b      	negs	r3, r3
 800504e:	697a      	ldr	r2, [r7, #20]
 8005050:	4413      	add	r3, r2
 8005052:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	685a      	ldr	r2, [r3, #4]
 800505c:	4b25      	ldr	r3, [pc, #148]	@ (80050f4 <vPortFree+0xbc>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4013      	ands	r3, r2
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10b      	bne.n	800507e <vPortFree+0x46>
	__asm volatile
 8005066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800506a:	f383 8811 	msr	BASEPRI, r3
 800506e:	f3bf 8f6f 	isb	sy
 8005072:	f3bf 8f4f 	dsb	sy
 8005076:	60fb      	str	r3, [r7, #12]
}
 8005078:	bf00      	nop
 800507a:	bf00      	nop
 800507c:	e7fd      	b.n	800507a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d00b      	beq.n	800509e <vPortFree+0x66>
	__asm volatile
 8005086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800508a:	f383 8811 	msr	BASEPRI, r3
 800508e:	f3bf 8f6f 	isb	sy
 8005092:	f3bf 8f4f 	dsb	sy
 8005096:	60bb      	str	r3, [r7, #8]
}
 8005098:	bf00      	nop
 800509a:	bf00      	nop
 800509c:	e7fd      	b.n	800509a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	685a      	ldr	r2, [r3, #4]
 80050a2:	4b14      	ldr	r3, [pc, #80]	@ (80050f4 <vPortFree+0xbc>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4013      	ands	r3, r2
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d01e      	beq.n	80050ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d11a      	bne.n	80050ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	685a      	ldr	r2, [r3, #4]
 80050b8:	4b0e      	ldr	r3, [pc, #56]	@ (80050f4 <vPortFree+0xbc>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	43db      	mvns	r3, r3
 80050be:	401a      	ands	r2, r3
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80050c4:	f7fe fc6a 	bl	800399c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	685a      	ldr	r2, [r3, #4]
 80050cc:	4b0a      	ldr	r3, [pc, #40]	@ (80050f8 <vPortFree+0xc0>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4413      	add	r3, r2
 80050d2:	4a09      	ldr	r2, [pc, #36]	@ (80050f8 <vPortFree+0xc0>)
 80050d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80050d6:	6938      	ldr	r0, [r7, #16]
 80050d8:	f000 f874 	bl	80051c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80050dc:	4b07      	ldr	r3, [pc, #28]	@ (80050fc <vPortFree+0xc4>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	3301      	adds	r3, #1
 80050e2:	4a06      	ldr	r2, [pc, #24]	@ (80050fc <vPortFree+0xc4>)
 80050e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80050e6:	f7fe fc67 	bl	80039b8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80050ea:	bf00      	nop
 80050ec:	3718      	adds	r7, #24
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	20001b80 	.word	0x20001b80
 80050f8:	20001b70 	.word	0x20001b70
 80050fc:	20001b7c 	.word	0x20001b7c

08005100 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005100:	b480      	push	{r7}
 8005102:	b085      	sub	sp, #20
 8005104:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005106:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800510a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800510c:	4b27      	ldr	r3, [pc, #156]	@ (80051ac <prvHeapInit+0xac>)
 800510e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f003 0307 	and.w	r3, r3, #7
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00c      	beq.n	8005134 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	3307      	adds	r3, #7
 800511e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f023 0307 	bic.w	r3, r3, #7
 8005126:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005128:	68ba      	ldr	r2, [r7, #8]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	4a1f      	ldr	r2, [pc, #124]	@ (80051ac <prvHeapInit+0xac>)
 8005130:	4413      	add	r3, r2
 8005132:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005138:	4a1d      	ldr	r2, [pc, #116]	@ (80051b0 <prvHeapInit+0xb0>)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800513e:	4b1c      	ldr	r3, [pc, #112]	@ (80051b0 <prvHeapInit+0xb0>)
 8005140:	2200      	movs	r2, #0
 8005142:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	68ba      	ldr	r2, [r7, #8]
 8005148:	4413      	add	r3, r2
 800514a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800514c:	2208      	movs	r2, #8
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	1a9b      	subs	r3, r3, r2
 8005152:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f023 0307 	bic.w	r3, r3, #7
 800515a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	4a15      	ldr	r2, [pc, #84]	@ (80051b4 <prvHeapInit+0xb4>)
 8005160:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005162:	4b14      	ldr	r3, [pc, #80]	@ (80051b4 <prvHeapInit+0xb4>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	2200      	movs	r2, #0
 8005168:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800516a:	4b12      	ldr	r3, [pc, #72]	@ (80051b4 <prvHeapInit+0xb4>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	2200      	movs	r2, #0
 8005170:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	1ad2      	subs	r2, r2, r3
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005180:	4b0c      	ldr	r3, [pc, #48]	@ (80051b4 <prvHeapInit+0xb4>)
 8005182:	681a      	ldr	r2, [r3, #0]
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	4a0a      	ldr	r2, [pc, #40]	@ (80051b8 <prvHeapInit+0xb8>)
 800518e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	4a09      	ldr	r2, [pc, #36]	@ (80051bc <prvHeapInit+0xbc>)
 8005196:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005198:	4b09      	ldr	r3, [pc, #36]	@ (80051c0 <prvHeapInit+0xc0>)
 800519a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800519e:	601a      	str	r2, [r3, #0]
}
 80051a0:	bf00      	nop
 80051a2:	3714      	adds	r7, #20
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr
 80051ac:	20000fac 	.word	0x20000fac
 80051b0:	20001b64 	.word	0x20001b64
 80051b4:	20001b6c 	.word	0x20001b6c
 80051b8:	20001b74 	.word	0x20001b74
 80051bc:	20001b70 	.word	0x20001b70
 80051c0:	20001b80 	.word	0x20001b80

080051c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80051c4:	b480      	push	{r7}
 80051c6:	b085      	sub	sp, #20
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80051cc:	4b28      	ldr	r3, [pc, #160]	@ (8005270 <prvInsertBlockIntoFreeList+0xac>)
 80051ce:	60fb      	str	r3, [r7, #12]
 80051d0:	e002      	b.n	80051d8 <prvInsertBlockIntoFreeList+0x14>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	60fb      	str	r3, [r7, #12]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	429a      	cmp	r2, r3
 80051e0:	d8f7      	bhi.n	80051d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	68ba      	ldr	r2, [r7, #8]
 80051ec:	4413      	add	r3, r2
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d108      	bne.n	8005206 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	685a      	ldr	r2, [r3, #4]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	441a      	add	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	68ba      	ldr	r2, [r7, #8]
 8005210:	441a      	add	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	429a      	cmp	r2, r3
 8005218:	d118      	bne.n	800524c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	4b15      	ldr	r3, [pc, #84]	@ (8005274 <prvInsertBlockIntoFreeList+0xb0>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	429a      	cmp	r2, r3
 8005224:	d00d      	beq.n	8005242 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	685a      	ldr	r2, [r3, #4]
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	441a      	add	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	601a      	str	r2, [r3, #0]
 8005240:	e008      	b.n	8005254 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005242:	4b0c      	ldr	r3, [pc, #48]	@ (8005274 <prvInsertBlockIntoFreeList+0xb0>)
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	601a      	str	r2, [r3, #0]
 800524a:	e003      	b.n	8005254 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005254:	68fa      	ldr	r2, [r7, #12]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	429a      	cmp	r2, r3
 800525a:	d002      	beq.n	8005262 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005262:	bf00      	nop
 8005264:	3714      	adds	r7, #20
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
 800526e:	bf00      	nop
 8005270:	20001b64 	.word	0x20001b64
 8005274:	20001b6c 	.word	0x20001b6c

08005278 <siprintf>:
 8005278:	b40e      	push	{r1, r2, r3}
 800527a:	b500      	push	{lr}
 800527c:	b09c      	sub	sp, #112	@ 0x70
 800527e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005280:	9002      	str	r0, [sp, #8]
 8005282:	9006      	str	r0, [sp, #24]
 8005284:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005288:	4809      	ldr	r0, [pc, #36]	@ (80052b0 <siprintf+0x38>)
 800528a:	9107      	str	r1, [sp, #28]
 800528c:	9104      	str	r1, [sp, #16]
 800528e:	4909      	ldr	r1, [pc, #36]	@ (80052b4 <siprintf+0x3c>)
 8005290:	f853 2b04 	ldr.w	r2, [r3], #4
 8005294:	9105      	str	r1, [sp, #20]
 8005296:	6800      	ldr	r0, [r0, #0]
 8005298:	9301      	str	r3, [sp, #4]
 800529a:	a902      	add	r1, sp, #8
 800529c:	f000 f9f8 	bl	8005690 <_svfiprintf_r>
 80052a0:	9b02      	ldr	r3, [sp, #8]
 80052a2:	2200      	movs	r2, #0
 80052a4:	701a      	strb	r2, [r3, #0]
 80052a6:	b01c      	add	sp, #112	@ 0x70
 80052a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80052ac:	b003      	add	sp, #12
 80052ae:	4770      	bx	lr
 80052b0:	20000010 	.word	0x20000010
 80052b4:	ffff0208 	.word	0xffff0208

080052b8 <memset>:
 80052b8:	4402      	add	r2, r0
 80052ba:	4603      	mov	r3, r0
 80052bc:	4293      	cmp	r3, r2
 80052be:	d100      	bne.n	80052c2 <memset+0xa>
 80052c0:	4770      	bx	lr
 80052c2:	f803 1b01 	strb.w	r1, [r3], #1
 80052c6:	e7f9      	b.n	80052bc <memset+0x4>

080052c8 <_reclaim_reent>:
 80052c8:	4b29      	ldr	r3, [pc, #164]	@ (8005370 <_reclaim_reent+0xa8>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4283      	cmp	r3, r0
 80052ce:	b570      	push	{r4, r5, r6, lr}
 80052d0:	4604      	mov	r4, r0
 80052d2:	d04b      	beq.n	800536c <_reclaim_reent+0xa4>
 80052d4:	69c3      	ldr	r3, [r0, #28]
 80052d6:	b1ab      	cbz	r3, 8005304 <_reclaim_reent+0x3c>
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	b16b      	cbz	r3, 80052f8 <_reclaim_reent+0x30>
 80052dc:	2500      	movs	r5, #0
 80052de:	69e3      	ldr	r3, [r4, #28]
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	5959      	ldr	r1, [r3, r5]
 80052e4:	2900      	cmp	r1, #0
 80052e6:	d13b      	bne.n	8005360 <_reclaim_reent+0x98>
 80052e8:	3504      	adds	r5, #4
 80052ea:	2d80      	cmp	r5, #128	@ 0x80
 80052ec:	d1f7      	bne.n	80052de <_reclaim_reent+0x16>
 80052ee:	69e3      	ldr	r3, [r4, #28]
 80052f0:	4620      	mov	r0, r4
 80052f2:	68d9      	ldr	r1, [r3, #12]
 80052f4:	f000 f878 	bl	80053e8 <_free_r>
 80052f8:	69e3      	ldr	r3, [r4, #28]
 80052fa:	6819      	ldr	r1, [r3, #0]
 80052fc:	b111      	cbz	r1, 8005304 <_reclaim_reent+0x3c>
 80052fe:	4620      	mov	r0, r4
 8005300:	f000 f872 	bl	80053e8 <_free_r>
 8005304:	6961      	ldr	r1, [r4, #20]
 8005306:	b111      	cbz	r1, 800530e <_reclaim_reent+0x46>
 8005308:	4620      	mov	r0, r4
 800530a:	f000 f86d 	bl	80053e8 <_free_r>
 800530e:	69e1      	ldr	r1, [r4, #28]
 8005310:	b111      	cbz	r1, 8005318 <_reclaim_reent+0x50>
 8005312:	4620      	mov	r0, r4
 8005314:	f000 f868 	bl	80053e8 <_free_r>
 8005318:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800531a:	b111      	cbz	r1, 8005322 <_reclaim_reent+0x5a>
 800531c:	4620      	mov	r0, r4
 800531e:	f000 f863 	bl	80053e8 <_free_r>
 8005322:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005324:	b111      	cbz	r1, 800532c <_reclaim_reent+0x64>
 8005326:	4620      	mov	r0, r4
 8005328:	f000 f85e 	bl	80053e8 <_free_r>
 800532c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800532e:	b111      	cbz	r1, 8005336 <_reclaim_reent+0x6e>
 8005330:	4620      	mov	r0, r4
 8005332:	f000 f859 	bl	80053e8 <_free_r>
 8005336:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005338:	b111      	cbz	r1, 8005340 <_reclaim_reent+0x78>
 800533a:	4620      	mov	r0, r4
 800533c:	f000 f854 	bl	80053e8 <_free_r>
 8005340:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005342:	b111      	cbz	r1, 800534a <_reclaim_reent+0x82>
 8005344:	4620      	mov	r0, r4
 8005346:	f000 f84f 	bl	80053e8 <_free_r>
 800534a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800534c:	b111      	cbz	r1, 8005354 <_reclaim_reent+0x8c>
 800534e:	4620      	mov	r0, r4
 8005350:	f000 f84a 	bl	80053e8 <_free_r>
 8005354:	6a23      	ldr	r3, [r4, #32]
 8005356:	b14b      	cbz	r3, 800536c <_reclaim_reent+0xa4>
 8005358:	4620      	mov	r0, r4
 800535a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800535e:	4718      	bx	r3
 8005360:	680e      	ldr	r6, [r1, #0]
 8005362:	4620      	mov	r0, r4
 8005364:	f000 f840 	bl	80053e8 <_free_r>
 8005368:	4631      	mov	r1, r6
 800536a:	e7bb      	b.n	80052e4 <_reclaim_reent+0x1c>
 800536c:	bd70      	pop	{r4, r5, r6, pc}
 800536e:	bf00      	nop
 8005370:	20000010 	.word	0x20000010

08005374 <__errno>:
 8005374:	4b01      	ldr	r3, [pc, #4]	@ (800537c <__errno+0x8>)
 8005376:	6818      	ldr	r0, [r3, #0]
 8005378:	4770      	bx	lr
 800537a:	bf00      	nop
 800537c:	20000010 	.word	0x20000010

08005380 <__libc_init_array>:
 8005380:	b570      	push	{r4, r5, r6, lr}
 8005382:	4d0d      	ldr	r5, [pc, #52]	@ (80053b8 <__libc_init_array+0x38>)
 8005384:	4c0d      	ldr	r4, [pc, #52]	@ (80053bc <__libc_init_array+0x3c>)
 8005386:	1b64      	subs	r4, r4, r5
 8005388:	10a4      	asrs	r4, r4, #2
 800538a:	2600      	movs	r6, #0
 800538c:	42a6      	cmp	r6, r4
 800538e:	d109      	bne.n	80053a4 <__libc_init_array+0x24>
 8005390:	4d0b      	ldr	r5, [pc, #44]	@ (80053c0 <__libc_init_array+0x40>)
 8005392:	4c0c      	ldr	r4, [pc, #48]	@ (80053c4 <__libc_init_array+0x44>)
 8005394:	f000 fc66 	bl	8005c64 <_init>
 8005398:	1b64      	subs	r4, r4, r5
 800539a:	10a4      	asrs	r4, r4, #2
 800539c:	2600      	movs	r6, #0
 800539e:	42a6      	cmp	r6, r4
 80053a0:	d105      	bne.n	80053ae <__libc_init_array+0x2e>
 80053a2:	bd70      	pop	{r4, r5, r6, pc}
 80053a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80053a8:	4798      	blx	r3
 80053aa:	3601      	adds	r6, #1
 80053ac:	e7ee      	b.n	800538c <__libc_init_array+0xc>
 80053ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80053b2:	4798      	blx	r3
 80053b4:	3601      	adds	r6, #1
 80053b6:	e7f2      	b.n	800539e <__libc_init_array+0x1e>
 80053b8:	08005ddc 	.word	0x08005ddc
 80053bc:	08005ddc 	.word	0x08005ddc
 80053c0:	08005ddc 	.word	0x08005ddc
 80053c4:	08005de0 	.word	0x08005de0

080053c8 <__retarget_lock_acquire_recursive>:
 80053c8:	4770      	bx	lr

080053ca <__retarget_lock_release_recursive>:
 80053ca:	4770      	bx	lr

080053cc <memcpy>:
 80053cc:	440a      	add	r2, r1
 80053ce:	4291      	cmp	r1, r2
 80053d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80053d4:	d100      	bne.n	80053d8 <memcpy+0xc>
 80053d6:	4770      	bx	lr
 80053d8:	b510      	push	{r4, lr}
 80053da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053e2:	4291      	cmp	r1, r2
 80053e4:	d1f9      	bne.n	80053da <memcpy+0xe>
 80053e6:	bd10      	pop	{r4, pc}

080053e8 <_free_r>:
 80053e8:	b538      	push	{r3, r4, r5, lr}
 80053ea:	4605      	mov	r5, r0
 80053ec:	2900      	cmp	r1, #0
 80053ee:	d041      	beq.n	8005474 <_free_r+0x8c>
 80053f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053f4:	1f0c      	subs	r4, r1, #4
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	bfb8      	it	lt
 80053fa:	18e4      	addlt	r4, r4, r3
 80053fc:	f000 f8e0 	bl	80055c0 <__malloc_lock>
 8005400:	4a1d      	ldr	r2, [pc, #116]	@ (8005478 <_free_r+0x90>)
 8005402:	6813      	ldr	r3, [r2, #0]
 8005404:	b933      	cbnz	r3, 8005414 <_free_r+0x2c>
 8005406:	6063      	str	r3, [r4, #4]
 8005408:	6014      	str	r4, [r2, #0]
 800540a:	4628      	mov	r0, r5
 800540c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005410:	f000 b8dc 	b.w	80055cc <__malloc_unlock>
 8005414:	42a3      	cmp	r3, r4
 8005416:	d908      	bls.n	800542a <_free_r+0x42>
 8005418:	6820      	ldr	r0, [r4, #0]
 800541a:	1821      	adds	r1, r4, r0
 800541c:	428b      	cmp	r3, r1
 800541e:	bf01      	itttt	eq
 8005420:	6819      	ldreq	r1, [r3, #0]
 8005422:	685b      	ldreq	r3, [r3, #4]
 8005424:	1809      	addeq	r1, r1, r0
 8005426:	6021      	streq	r1, [r4, #0]
 8005428:	e7ed      	b.n	8005406 <_free_r+0x1e>
 800542a:	461a      	mov	r2, r3
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	b10b      	cbz	r3, 8005434 <_free_r+0x4c>
 8005430:	42a3      	cmp	r3, r4
 8005432:	d9fa      	bls.n	800542a <_free_r+0x42>
 8005434:	6811      	ldr	r1, [r2, #0]
 8005436:	1850      	adds	r0, r2, r1
 8005438:	42a0      	cmp	r0, r4
 800543a:	d10b      	bne.n	8005454 <_free_r+0x6c>
 800543c:	6820      	ldr	r0, [r4, #0]
 800543e:	4401      	add	r1, r0
 8005440:	1850      	adds	r0, r2, r1
 8005442:	4283      	cmp	r3, r0
 8005444:	6011      	str	r1, [r2, #0]
 8005446:	d1e0      	bne.n	800540a <_free_r+0x22>
 8005448:	6818      	ldr	r0, [r3, #0]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	6053      	str	r3, [r2, #4]
 800544e:	4408      	add	r0, r1
 8005450:	6010      	str	r0, [r2, #0]
 8005452:	e7da      	b.n	800540a <_free_r+0x22>
 8005454:	d902      	bls.n	800545c <_free_r+0x74>
 8005456:	230c      	movs	r3, #12
 8005458:	602b      	str	r3, [r5, #0]
 800545a:	e7d6      	b.n	800540a <_free_r+0x22>
 800545c:	6820      	ldr	r0, [r4, #0]
 800545e:	1821      	adds	r1, r4, r0
 8005460:	428b      	cmp	r3, r1
 8005462:	bf04      	itt	eq
 8005464:	6819      	ldreq	r1, [r3, #0]
 8005466:	685b      	ldreq	r3, [r3, #4]
 8005468:	6063      	str	r3, [r4, #4]
 800546a:	bf04      	itt	eq
 800546c:	1809      	addeq	r1, r1, r0
 800546e:	6021      	streq	r1, [r4, #0]
 8005470:	6054      	str	r4, [r2, #4]
 8005472:	e7ca      	b.n	800540a <_free_r+0x22>
 8005474:	bd38      	pop	{r3, r4, r5, pc}
 8005476:	bf00      	nop
 8005478:	20001cc8 	.word	0x20001cc8

0800547c <sbrk_aligned>:
 800547c:	b570      	push	{r4, r5, r6, lr}
 800547e:	4e0f      	ldr	r6, [pc, #60]	@ (80054bc <sbrk_aligned+0x40>)
 8005480:	460c      	mov	r4, r1
 8005482:	6831      	ldr	r1, [r6, #0]
 8005484:	4605      	mov	r5, r0
 8005486:	b911      	cbnz	r1, 800548e <sbrk_aligned+0x12>
 8005488:	f000 fba6 	bl	8005bd8 <_sbrk_r>
 800548c:	6030      	str	r0, [r6, #0]
 800548e:	4621      	mov	r1, r4
 8005490:	4628      	mov	r0, r5
 8005492:	f000 fba1 	bl	8005bd8 <_sbrk_r>
 8005496:	1c43      	adds	r3, r0, #1
 8005498:	d103      	bne.n	80054a2 <sbrk_aligned+0x26>
 800549a:	f04f 34ff 	mov.w	r4, #4294967295
 800549e:	4620      	mov	r0, r4
 80054a0:	bd70      	pop	{r4, r5, r6, pc}
 80054a2:	1cc4      	adds	r4, r0, #3
 80054a4:	f024 0403 	bic.w	r4, r4, #3
 80054a8:	42a0      	cmp	r0, r4
 80054aa:	d0f8      	beq.n	800549e <sbrk_aligned+0x22>
 80054ac:	1a21      	subs	r1, r4, r0
 80054ae:	4628      	mov	r0, r5
 80054b0:	f000 fb92 	bl	8005bd8 <_sbrk_r>
 80054b4:	3001      	adds	r0, #1
 80054b6:	d1f2      	bne.n	800549e <sbrk_aligned+0x22>
 80054b8:	e7ef      	b.n	800549a <sbrk_aligned+0x1e>
 80054ba:	bf00      	nop
 80054bc:	20001cc4 	.word	0x20001cc4

080054c0 <_malloc_r>:
 80054c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054c4:	1ccd      	adds	r5, r1, #3
 80054c6:	f025 0503 	bic.w	r5, r5, #3
 80054ca:	3508      	adds	r5, #8
 80054cc:	2d0c      	cmp	r5, #12
 80054ce:	bf38      	it	cc
 80054d0:	250c      	movcc	r5, #12
 80054d2:	2d00      	cmp	r5, #0
 80054d4:	4606      	mov	r6, r0
 80054d6:	db01      	blt.n	80054dc <_malloc_r+0x1c>
 80054d8:	42a9      	cmp	r1, r5
 80054da:	d904      	bls.n	80054e6 <_malloc_r+0x26>
 80054dc:	230c      	movs	r3, #12
 80054de:	6033      	str	r3, [r6, #0]
 80054e0:	2000      	movs	r0, #0
 80054e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055bc <_malloc_r+0xfc>
 80054ea:	f000 f869 	bl	80055c0 <__malloc_lock>
 80054ee:	f8d8 3000 	ldr.w	r3, [r8]
 80054f2:	461c      	mov	r4, r3
 80054f4:	bb44      	cbnz	r4, 8005548 <_malloc_r+0x88>
 80054f6:	4629      	mov	r1, r5
 80054f8:	4630      	mov	r0, r6
 80054fa:	f7ff ffbf 	bl	800547c <sbrk_aligned>
 80054fe:	1c43      	adds	r3, r0, #1
 8005500:	4604      	mov	r4, r0
 8005502:	d158      	bne.n	80055b6 <_malloc_r+0xf6>
 8005504:	f8d8 4000 	ldr.w	r4, [r8]
 8005508:	4627      	mov	r7, r4
 800550a:	2f00      	cmp	r7, #0
 800550c:	d143      	bne.n	8005596 <_malloc_r+0xd6>
 800550e:	2c00      	cmp	r4, #0
 8005510:	d04b      	beq.n	80055aa <_malloc_r+0xea>
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	4639      	mov	r1, r7
 8005516:	4630      	mov	r0, r6
 8005518:	eb04 0903 	add.w	r9, r4, r3
 800551c:	f000 fb5c 	bl	8005bd8 <_sbrk_r>
 8005520:	4581      	cmp	r9, r0
 8005522:	d142      	bne.n	80055aa <_malloc_r+0xea>
 8005524:	6821      	ldr	r1, [r4, #0]
 8005526:	1a6d      	subs	r5, r5, r1
 8005528:	4629      	mov	r1, r5
 800552a:	4630      	mov	r0, r6
 800552c:	f7ff ffa6 	bl	800547c <sbrk_aligned>
 8005530:	3001      	adds	r0, #1
 8005532:	d03a      	beq.n	80055aa <_malloc_r+0xea>
 8005534:	6823      	ldr	r3, [r4, #0]
 8005536:	442b      	add	r3, r5
 8005538:	6023      	str	r3, [r4, #0]
 800553a:	f8d8 3000 	ldr.w	r3, [r8]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	bb62      	cbnz	r2, 800559c <_malloc_r+0xdc>
 8005542:	f8c8 7000 	str.w	r7, [r8]
 8005546:	e00f      	b.n	8005568 <_malloc_r+0xa8>
 8005548:	6822      	ldr	r2, [r4, #0]
 800554a:	1b52      	subs	r2, r2, r5
 800554c:	d420      	bmi.n	8005590 <_malloc_r+0xd0>
 800554e:	2a0b      	cmp	r2, #11
 8005550:	d917      	bls.n	8005582 <_malloc_r+0xc2>
 8005552:	1961      	adds	r1, r4, r5
 8005554:	42a3      	cmp	r3, r4
 8005556:	6025      	str	r5, [r4, #0]
 8005558:	bf18      	it	ne
 800555a:	6059      	strne	r1, [r3, #4]
 800555c:	6863      	ldr	r3, [r4, #4]
 800555e:	bf08      	it	eq
 8005560:	f8c8 1000 	streq.w	r1, [r8]
 8005564:	5162      	str	r2, [r4, r5]
 8005566:	604b      	str	r3, [r1, #4]
 8005568:	4630      	mov	r0, r6
 800556a:	f000 f82f 	bl	80055cc <__malloc_unlock>
 800556e:	f104 000b 	add.w	r0, r4, #11
 8005572:	1d23      	adds	r3, r4, #4
 8005574:	f020 0007 	bic.w	r0, r0, #7
 8005578:	1ac2      	subs	r2, r0, r3
 800557a:	bf1c      	itt	ne
 800557c:	1a1b      	subne	r3, r3, r0
 800557e:	50a3      	strne	r3, [r4, r2]
 8005580:	e7af      	b.n	80054e2 <_malloc_r+0x22>
 8005582:	6862      	ldr	r2, [r4, #4]
 8005584:	42a3      	cmp	r3, r4
 8005586:	bf0c      	ite	eq
 8005588:	f8c8 2000 	streq.w	r2, [r8]
 800558c:	605a      	strne	r2, [r3, #4]
 800558e:	e7eb      	b.n	8005568 <_malloc_r+0xa8>
 8005590:	4623      	mov	r3, r4
 8005592:	6864      	ldr	r4, [r4, #4]
 8005594:	e7ae      	b.n	80054f4 <_malloc_r+0x34>
 8005596:	463c      	mov	r4, r7
 8005598:	687f      	ldr	r7, [r7, #4]
 800559a:	e7b6      	b.n	800550a <_malloc_r+0x4a>
 800559c:	461a      	mov	r2, r3
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	42a3      	cmp	r3, r4
 80055a2:	d1fb      	bne.n	800559c <_malloc_r+0xdc>
 80055a4:	2300      	movs	r3, #0
 80055a6:	6053      	str	r3, [r2, #4]
 80055a8:	e7de      	b.n	8005568 <_malloc_r+0xa8>
 80055aa:	230c      	movs	r3, #12
 80055ac:	6033      	str	r3, [r6, #0]
 80055ae:	4630      	mov	r0, r6
 80055b0:	f000 f80c 	bl	80055cc <__malloc_unlock>
 80055b4:	e794      	b.n	80054e0 <_malloc_r+0x20>
 80055b6:	6005      	str	r5, [r0, #0]
 80055b8:	e7d6      	b.n	8005568 <_malloc_r+0xa8>
 80055ba:	bf00      	nop
 80055bc:	20001cc8 	.word	0x20001cc8

080055c0 <__malloc_lock>:
 80055c0:	4801      	ldr	r0, [pc, #4]	@ (80055c8 <__malloc_lock+0x8>)
 80055c2:	f7ff bf01 	b.w	80053c8 <__retarget_lock_acquire_recursive>
 80055c6:	bf00      	nop
 80055c8:	20001cc0 	.word	0x20001cc0

080055cc <__malloc_unlock>:
 80055cc:	4801      	ldr	r0, [pc, #4]	@ (80055d4 <__malloc_unlock+0x8>)
 80055ce:	f7ff befc 	b.w	80053ca <__retarget_lock_release_recursive>
 80055d2:	bf00      	nop
 80055d4:	20001cc0 	.word	0x20001cc0

080055d8 <__ssputs_r>:
 80055d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055dc:	688e      	ldr	r6, [r1, #8]
 80055de:	461f      	mov	r7, r3
 80055e0:	42be      	cmp	r6, r7
 80055e2:	680b      	ldr	r3, [r1, #0]
 80055e4:	4682      	mov	sl, r0
 80055e6:	460c      	mov	r4, r1
 80055e8:	4690      	mov	r8, r2
 80055ea:	d82d      	bhi.n	8005648 <__ssputs_r+0x70>
 80055ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80055f4:	d026      	beq.n	8005644 <__ssputs_r+0x6c>
 80055f6:	6965      	ldr	r5, [r4, #20]
 80055f8:	6909      	ldr	r1, [r1, #16]
 80055fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055fe:	eba3 0901 	sub.w	r9, r3, r1
 8005602:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005606:	1c7b      	adds	r3, r7, #1
 8005608:	444b      	add	r3, r9
 800560a:	106d      	asrs	r5, r5, #1
 800560c:	429d      	cmp	r5, r3
 800560e:	bf38      	it	cc
 8005610:	461d      	movcc	r5, r3
 8005612:	0553      	lsls	r3, r2, #21
 8005614:	d527      	bpl.n	8005666 <__ssputs_r+0x8e>
 8005616:	4629      	mov	r1, r5
 8005618:	f7ff ff52 	bl	80054c0 <_malloc_r>
 800561c:	4606      	mov	r6, r0
 800561e:	b360      	cbz	r0, 800567a <__ssputs_r+0xa2>
 8005620:	6921      	ldr	r1, [r4, #16]
 8005622:	464a      	mov	r2, r9
 8005624:	f7ff fed2 	bl	80053cc <memcpy>
 8005628:	89a3      	ldrh	r3, [r4, #12]
 800562a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800562e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005632:	81a3      	strh	r3, [r4, #12]
 8005634:	6126      	str	r6, [r4, #16]
 8005636:	6165      	str	r5, [r4, #20]
 8005638:	444e      	add	r6, r9
 800563a:	eba5 0509 	sub.w	r5, r5, r9
 800563e:	6026      	str	r6, [r4, #0]
 8005640:	60a5      	str	r5, [r4, #8]
 8005642:	463e      	mov	r6, r7
 8005644:	42be      	cmp	r6, r7
 8005646:	d900      	bls.n	800564a <__ssputs_r+0x72>
 8005648:	463e      	mov	r6, r7
 800564a:	6820      	ldr	r0, [r4, #0]
 800564c:	4632      	mov	r2, r6
 800564e:	4641      	mov	r1, r8
 8005650:	f000 faa8 	bl	8005ba4 <memmove>
 8005654:	68a3      	ldr	r3, [r4, #8]
 8005656:	1b9b      	subs	r3, r3, r6
 8005658:	60a3      	str	r3, [r4, #8]
 800565a:	6823      	ldr	r3, [r4, #0]
 800565c:	4433      	add	r3, r6
 800565e:	6023      	str	r3, [r4, #0]
 8005660:	2000      	movs	r0, #0
 8005662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005666:	462a      	mov	r2, r5
 8005668:	f000 fac6 	bl	8005bf8 <_realloc_r>
 800566c:	4606      	mov	r6, r0
 800566e:	2800      	cmp	r0, #0
 8005670:	d1e0      	bne.n	8005634 <__ssputs_r+0x5c>
 8005672:	6921      	ldr	r1, [r4, #16]
 8005674:	4650      	mov	r0, sl
 8005676:	f7ff feb7 	bl	80053e8 <_free_r>
 800567a:	230c      	movs	r3, #12
 800567c:	f8ca 3000 	str.w	r3, [sl]
 8005680:	89a3      	ldrh	r3, [r4, #12]
 8005682:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005686:	81a3      	strh	r3, [r4, #12]
 8005688:	f04f 30ff 	mov.w	r0, #4294967295
 800568c:	e7e9      	b.n	8005662 <__ssputs_r+0x8a>
	...

08005690 <_svfiprintf_r>:
 8005690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005694:	4698      	mov	r8, r3
 8005696:	898b      	ldrh	r3, [r1, #12]
 8005698:	061b      	lsls	r3, r3, #24
 800569a:	b09d      	sub	sp, #116	@ 0x74
 800569c:	4607      	mov	r7, r0
 800569e:	460d      	mov	r5, r1
 80056a0:	4614      	mov	r4, r2
 80056a2:	d510      	bpl.n	80056c6 <_svfiprintf_r+0x36>
 80056a4:	690b      	ldr	r3, [r1, #16]
 80056a6:	b973      	cbnz	r3, 80056c6 <_svfiprintf_r+0x36>
 80056a8:	2140      	movs	r1, #64	@ 0x40
 80056aa:	f7ff ff09 	bl	80054c0 <_malloc_r>
 80056ae:	6028      	str	r0, [r5, #0]
 80056b0:	6128      	str	r0, [r5, #16]
 80056b2:	b930      	cbnz	r0, 80056c2 <_svfiprintf_r+0x32>
 80056b4:	230c      	movs	r3, #12
 80056b6:	603b      	str	r3, [r7, #0]
 80056b8:	f04f 30ff 	mov.w	r0, #4294967295
 80056bc:	b01d      	add	sp, #116	@ 0x74
 80056be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056c2:	2340      	movs	r3, #64	@ 0x40
 80056c4:	616b      	str	r3, [r5, #20]
 80056c6:	2300      	movs	r3, #0
 80056c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80056ca:	2320      	movs	r3, #32
 80056cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80056d4:	2330      	movs	r3, #48	@ 0x30
 80056d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005874 <_svfiprintf_r+0x1e4>
 80056da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80056de:	f04f 0901 	mov.w	r9, #1
 80056e2:	4623      	mov	r3, r4
 80056e4:	469a      	mov	sl, r3
 80056e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056ea:	b10a      	cbz	r2, 80056f0 <_svfiprintf_r+0x60>
 80056ec:	2a25      	cmp	r2, #37	@ 0x25
 80056ee:	d1f9      	bne.n	80056e4 <_svfiprintf_r+0x54>
 80056f0:	ebba 0b04 	subs.w	fp, sl, r4
 80056f4:	d00b      	beq.n	800570e <_svfiprintf_r+0x7e>
 80056f6:	465b      	mov	r3, fp
 80056f8:	4622      	mov	r2, r4
 80056fa:	4629      	mov	r1, r5
 80056fc:	4638      	mov	r0, r7
 80056fe:	f7ff ff6b 	bl	80055d8 <__ssputs_r>
 8005702:	3001      	adds	r0, #1
 8005704:	f000 80a7 	beq.w	8005856 <_svfiprintf_r+0x1c6>
 8005708:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800570a:	445a      	add	r2, fp
 800570c:	9209      	str	r2, [sp, #36]	@ 0x24
 800570e:	f89a 3000 	ldrb.w	r3, [sl]
 8005712:	2b00      	cmp	r3, #0
 8005714:	f000 809f 	beq.w	8005856 <_svfiprintf_r+0x1c6>
 8005718:	2300      	movs	r3, #0
 800571a:	f04f 32ff 	mov.w	r2, #4294967295
 800571e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005722:	f10a 0a01 	add.w	sl, sl, #1
 8005726:	9304      	str	r3, [sp, #16]
 8005728:	9307      	str	r3, [sp, #28]
 800572a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800572e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005730:	4654      	mov	r4, sl
 8005732:	2205      	movs	r2, #5
 8005734:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005738:	484e      	ldr	r0, [pc, #312]	@ (8005874 <_svfiprintf_r+0x1e4>)
 800573a:	f7fa fd49 	bl	80001d0 <memchr>
 800573e:	9a04      	ldr	r2, [sp, #16]
 8005740:	b9d8      	cbnz	r0, 800577a <_svfiprintf_r+0xea>
 8005742:	06d0      	lsls	r0, r2, #27
 8005744:	bf44      	itt	mi
 8005746:	2320      	movmi	r3, #32
 8005748:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800574c:	0711      	lsls	r1, r2, #28
 800574e:	bf44      	itt	mi
 8005750:	232b      	movmi	r3, #43	@ 0x2b
 8005752:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005756:	f89a 3000 	ldrb.w	r3, [sl]
 800575a:	2b2a      	cmp	r3, #42	@ 0x2a
 800575c:	d015      	beq.n	800578a <_svfiprintf_r+0xfa>
 800575e:	9a07      	ldr	r2, [sp, #28]
 8005760:	4654      	mov	r4, sl
 8005762:	2000      	movs	r0, #0
 8005764:	f04f 0c0a 	mov.w	ip, #10
 8005768:	4621      	mov	r1, r4
 800576a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800576e:	3b30      	subs	r3, #48	@ 0x30
 8005770:	2b09      	cmp	r3, #9
 8005772:	d94b      	bls.n	800580c <_svfiprintf_r+0x17c>
 8005774:	b1b0      	cbz	r0, 80057a4 <_svfiprintf_r+0x114>
 8005776:	9207      	str	r2, [sp, #28]
 8005778:	e014      	b.n	80057a4 <_svfiprintf_r+0x114>
 800577a:	eba0 0308 	sub.w	r3, r0, r8
 800577e:	fa09 f303 	lsl.w	r3, r9, r3
 8005782:	4313      	orrs	r3, r2
 8005784:	9304      	str	r3, [sp, #16]
 8005786:	46a2      	mov	sl, r4
 8005788:	e7d2      	b.n	8005730 <_svfiprintf_r+0xa0>
 800578a:	9b03      	ldr	r3, [sp, #12]
 800578c:	1d19      	adds	r1, r3, #4
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	9103      	str	r1, [sp, #12]
 8005792:	2b00      	cmp	r3, #0
 8005794:	bfbb      	ittet	lt
 8005796:	425b      	neglt	r3, r3
 8005798:	f042 0202 	orrlt.w	r2, r2, #2
 800579c:	9307      	strge	r3, [sp, #28]
 800579e:	9307      	strlt	r3, [sp, #28]
 80057a0:	bfb8      	it	lt
 80057a2:	9204      	strlt	r2, [sp, #16]
 80057a4:	7823      	ldrb	r3, [r4, #0]
 80057a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80057a8:	d10a      	bne.n	80057c0 <_svfiprintf_r+0x130>
 80057aa:	7863      	ldrb	r3, [r4, #1]
 80057ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80057ae:	d132      	bne.n	8005816 <_svfiprintf_r+0x186>
 80057b0:	9b03      	ldr	r3, [sp, #12]
 80057b2:	1d1a      	adds	r2, r3, #4
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	9203      	str	r2, [sp, #12]
 80057b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80057bc:	3402      	adds	r4, #2
 80057be:	9305      	str	r3, [sp, #20]
 80057c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005884 <_svfiprintf_r+0x1f4>
 80057c4:	7821      	ldrb	r1, [r4, #0]
 80057c6:	2203      	movs	r2, #3
 80057c8:	4650      	mov	r0, sl
 80057ca:	f7fa fd01 	bl	80001d0 <memchr>
 80057ce:	b138      	cbz	r0, 80057e0 <_svfiprintf_r+0x150>
 80057d0:	9b04      	ldr	r3, [sp, #16]
 80057d2:	eba0 000a 	sub.w	r0, r0, sl
 80057d6:	2240      	movs	r2, #64	@ 0x40
 80057d8:	4082      	lsls	r2, r0
 80057da:	4313      	orrs	r3, r2
 80057dc:	3401      	adds	r4, #1
 80057de:	9304      	str	r3, [sp, #16]
 80057e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057e4:	4824      	ldr	r0, [pc, #144]	@ (8005878 <_svfiprintf_r+0x1e8>)
 80057e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057ea:	2206      	movs	r2, #6
 80057ec:	f7fa fcf0 	bl	80001d0 <memchr>
 80057f0:	2800      	cmp	r0, #0
 80057f2:	d036      	beq.n	8005862 <_svfiprintf_r+0x1d2>
 80057f4:	4b21      	ldr	r3, [pc, #132]	@ (800587c <_svfiprintf_r+0x1ec>)
 80057f6:	bb1b      	cbnz	r3, 8005840 <_svfiprintf_r+0x1b0>
 80057f8:	9b03      	ldr	r3, [sp, #12]
 80057fa:	3307      	adds	r3, #7
 80057fc:	f023 0307 	bic.w	r3, r3, #7
 8005800:	3308      	adds	r3, #8
 8005802:	9303      	str	r3, [sp, #12]
 8005804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005806:	4433      	add	r3, r6
 8005808:	9309      	str	r3, [sp, #36]	@ 0x24
 800580a:	e76a      	b.n	80056e2 <_svfiprintf_r+0x52>
 800580c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005810:	460c      	mov	r4, r1
 8005812:	2001      	movs	r0, #1
 8005814:	e7a8      	b.n	8005768 <_svfiprintf_r+0xd8>
 8005816:	2300      	movs	r3, #0
 8005818:	3401      	adds	r4, #1
 800581a:	9305      	str	r3, [sp, #20]
 800581c:	4619      	mov	r1, r3
 800581e:	f04f 0c0a 	mov.w	ip, #10
 8005822:	4620      	mov	r0, r4
 8005824:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005828:	3a30      	subs	r2, #48	@ 0x30
 800582a:	2a09      	cmp	r2, #9
 800582c:	d903      	bls.n	8005836 <_svfiprintf_r+0x1a6>
 800582e:	2b00      	cmp	r3, #0
 8005830:	d0c6      	beq.n	80057c0 <_svfiprintf_r+0x130>
 8005832:	9105      	str	r1, [sp, #20]
 8005834:	e7c4      	b.n	80057c0 <_svfiprintf_r+0x130>
 8005836:	fb0c 2101 	mla	r1, ip, r1, r2
 800583a:	4604      	mov	r4, r0
 800583c:	2301      	movs	r3, #1
 800583e:	e7f0      	b.n	8005822 <_svfiprintf_r+0x192>
 8005840:	ab03      	add	r3, sp, #12
 8005842:	9300      	str	r3, [sp, #0]
 8005844:	462a      	mov	r2, r5
 8005846:	4b0e      	ldr	r3, [pc, #56]	@ (8005880 <_svfiprintf_r+0x1f0>)
 8005848:	a904      	add	r1, sp, #16
 800584a:	4638      	mov	r0, r7
 800584c:	f3af 8000 	nop.w
 8005850:	1c42      	adds	r2, r0, #1
 8005852:	4606      	mov	r6, r0
 8005854:	d1d6      	bne.n	8005804 <_svfiprintf_r+0x174>
 8005856:	89ab      	ldrh	r3, [r5, #12]
 8005858:	065b      	lsls	r3, r3, #25
 800585a:	f53f af2d 	bmi.w	80056b8 <_svfiprintf_r+0x28>
 800585e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005860:	e72c      	b.n	80056bc <_svfiprintf_r+0x2c>
 8005862:	ab03      	add	r3, sp, #12
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	462a      	mov	r2, r5
 8005868:	4b05      	ldr	r3, [pc, #20]	@ (8005880 <_svfiprintf_r+0x1f0>)
 800586a:	a904      	add	r1, sp, #16
 800586c:	4638      	mov	r0, r7
 800586e:	f000 f879 	bl	8005964 <_printf_i>
 8005872:	e7ed      	b.n	8005850 <_svfiprintf_r+0x1c0>
 8005874:	08005da0 	.word	0x08005da0
 8005878:	08005daa 	.word	0x08005daa
 800587c:	00000000 	.word	0x00000000
 8005880:	080055d9 	.word	0x080055d9
 8005884:	08005da6 	.word	0x08005da6

08005888 <_printf_common>:
 8005888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800588c:	4616      	mov	r6, r2
 800588e:	4698      	mov	r8, r3
 8005890:	688a      	ldr	r2, [r1, #8]
 8005892:	690b      	ldr	r3, [r1, #16]
 8005894:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005898:	4293      	cmp	r3, r2
 800589a:	bfb8      	it	lt
 800589c:	4613      	movlt	r3, r2
 800589e:	6033      	str	r3, [r6, #0]
 80058a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80058a4:	4607      	mov	r7, r0
 80058a6:	460c      	mov	r4, r1
 80058a8:	b10a      	cbz	r2, 80058ae <_printf_common+0x26>
 80058aa:	3301      	adds	r3, #1
 80058ac:	6033      	str	r3, [r6, #0]
 80058ae:	6823      	ldr	r3, [r4, #0]
 80058b0:	0699      	lsls	r1, r3, #26
 80058b2:	bf42      	ittt	mi
 80058b4:	6833      	ldrmi	r3, [r6, #0]
 80058b6:	3302      	addmi	r3, #2
 80058b8:	6033      	strmi	r3, [r6, #0]
 80058ba:	6825      	ldr	r5, [r4, #0]
 80058bc:	f015 0506 	ands.w	r5, r5, #6
 80058c0:	d106      	bne.n	80058d0 <_printf_common+0x48>
 80058c2:	f104 0a19 	add.w	sl, r4, #25
 80058c6:	68e3      	ldr	r3, [r4, #12]
 80058c8:	6832      	ldr	r2, [r6, #0]
 80058ca:	1a9b      	subs	r3, r3, r2
 80058cc:	42ab      	cmp	r3, r5
 80058ce:	dc26      	bgt.n	800591e <_printf_common+0x96>
 80058d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058d4:	6822      	ldr	r2, [r4, #0]
 80058d6:	3b00      	subs	r3, #0
 80058d8:	bf18      	it	ne
 80058da:	2301      	movne	r3, #1
 80058dc:	0692      	lsls	r2, r2, #26
 80058de:	d42b      	bmi.n	8005938 <_printf_common+0xb0>
 80058e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058e4:	4641      	mov	r1, r8
 80058e6:	4638      	mov	r0, r7
 80058e8:	47c8      	blx	r9
 80058ea:	3001      	adds	r0, #1
 80058ec:	d01e      	beq.n	800592c <_printf_common+0xa4>
 80058ee:	6823      	ldr	r3, [r4, #0]
 80058f0:	6922      	ldr	r2, [r4, #16]
 80058f2:	f003 0306 	and.w	r3, r3, #6
 80058f6:	2b04      	cmp	r3, #4
 80058f8:	bf02      	ittt	eq
 80058fa:	68e5      	ldreq	r5, [r4, #12]
 80058fc:	6833      	ldreq	r3, [r6, #0]
 80058fe:	1aed      	subeq	r5, r5, r3
 8005900:	68a3      	ldr	r3, [r4, #8]
 8005902:	bf0c      	ite	eq
 8005904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005908:	2500      	movne	r5, #0
 800590a:	4293      	cmp	r3, r2
 800590c:	bfc4      	itt	gt
 800590e:	1a9b      	subgt	r3, r3, r2
 8005910:	18ed      	addgt	r5, r5, r3
 8005912:	2600      	movs	r6, #0
 8005914:	341a      	adds	r4, #26
 8005916:	42b5      	cmp	r5, r6
 8005918:	d11a      	bne.n	8005950 <_printf_common+0xc8>
 800591a:	2000      	movs	r0, #0
 800591c:	e008      	b.n	8005930 <_printf_common+0xa8>
 800591e:	2301      	movs	r3, #1
 8005920:	4652      	mov	r2, sl
 8005922:	4641      	mov	r1, r8
 8005924:	4638      	mov	r0, r7
 8005926:	47c8      	blx	r9
 8005928:	3001      	adds	r0, #1
 800592a:	d103      	bne.n	8005934 <_printf_common+0xac>
 800592c:	f04f 30ff 	mov.w	r0, #4294967295
 8005930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005934:	3501      	adds	r5, #1
 8005936:	e7c6      	b.n	80058c6 <_printf_common+0x3e>
 8005938:	18e1      	adds	r1, r4, r3
 800593a:	1c5a      	adds	r2, r3, #1
 800593c:	2030      	movs	r0, #48	@ 0x30
 800593e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005942:	4422      	add	r2, r4
 8005944:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005948:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800594c:	3302      	adds	r3, #2
 800594e:	e7c7      	b.n	80058e0 <_printf_common+0x58>
 8005950:	2301      	movs	r3, #1
 8005952:	4622      	mov	r2, r4
 8005954:	4641      	mov	r1, r8
 8005956:	4638      	mov	r0, r7
 8005958:	47c8      	blx	r9
 800595a:	3001      	adds	r0, #1
 800595c:	d0e6      	beq.n	800592c <_printf_common+0xa4>
 800595e:	3601      	adds	r6, #1
 8005960:	e7d9      	b.n	8005916 <_printf_common+0x8e>
	...

08005964 <_printf_i>:
 8005964:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005968:	7e0f      	ldrb	r7, [r1, #24]
 800596a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800596c:	2f78      	cmp	r7, #120	@ 0x78
 800596e:	4691      	mov	r9, r2
 8005970:	4680      	mov	r8, r0
 8005972:	460c      	mov	r4, r1
 8005974:	469a      	mov	sl, r3
 8005976:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800597a:	d807      	bhi.n	800598c <_printf_i+0x28>
 800597c:	2f62      	cmp	r7, #98	@ 0x62
 800597e:	d80a      	bhi.n	8005996 <_printf_i+0x32>
 8005980:	2f00      	cmp	r7, #0
 8005982:	f000 80d2 	beq.w	8005b2a <_printf_i+0x1c6>
 8005986:	2f58      	cmp	r7, #88	@ 0x58
 8005988:	f000 80b9 	beq.w	8005afe <_printf_i+0x19a>
 800598c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005990:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005994:	e03a      	b.n	8005a0c <_printf_i+0xa8>
 8005996:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800599a:	2b15      	cmp	r3, #21
 800599c:	d8f6      	bhi.n	800598c <_printf_i+0x28>
 800599e:	a101      	add	r1, pc, #4	@ (adr r1, 80059a4 <_printf_i+0x40>)
 80059a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059a4:	080059fd 	.word	0x080059fd
 80059a8:	08005a11 	.word	0x08005a11
 80059ac:	0800598d 	.word	0x0800598d
 80059b0:	0800598d 	.word	0x0800598d
 80059b4:	0800598d 	.word	0x0800598d
 80059b8:	0800598d 	.word	0x0800598d
 80059bc:	08005a11 	.word	0x08005a11
 80059c0:	0800598d 	.word	0x0800598d
 80059c4:	0800598d 	.word	0x0800598d
 80059c8:	0800598d 	.word	0x0800598d
 80059cc:	0800598d 	.word	0x0800598d
 80059d0:	08005b11 	.word	0x08005b11
 80059d4:	08005a3b 	.word	0x08005a3b
 80059d8:	08005acb 	.word	0x08005acb
 80059dc:	0800598d 	.word	0x0800598d
 80059e0:	0800598d 	.word	0x0800598d
 80059e4:	08005b33 	.word	0x08005b33
 80059e8:	0800598d 	.word	0x0800598d
 80059ec:	08005a3b 	.word	0x08005a3b
 80059f0:	0800598d 	.word	0x0800598d
 80059f4:	0800598d 	.word	0x0800598d
 80059f8:	08005ad3 	.word	0x08005ad3
 80059fc:	6833      	ldr	r3, [r6, #0]
 80059fe:	1d1a      	adds	r2, r3, #4
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	6032      	str	r2, [r6, #0]
 8005a04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e09d      	b.n	8005b4c <_printf_i+0x1e8>
 8005a10:	6833      	ldr	r3, [r6, #0]
 8005a12:	6820      	ldr	r0, [r4, #0]
 8005a14:	1d19      	adds	r1, r3, #4
 8005a16:	6031      	str	r1, [r6, #0]
 8005a18:	0606      	lsls	r6, r0, #24
 8005a1a:	d501      	bpl.n	8005a20 <_printf_i+0xbc>
 8005a1c:	681d      	ldr	r5, [r3, #0]
 8005a1e:	e003      	b.n	8005a28 <_printf_i+0xc4>
 8005a20:	0645      	lsls	r5, r0, #25
 8005a22:	d5fb      	bpl.n	8005a1c <_printf_i+0xb8>
 8005a24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a28:	2d00      	cmp	r5, #0
 8005a2a:	da03      	bge.n	8005a34 <_printf_i+0xd0>
 8005a2c:	232d      	movs	r3, #45	@ 0x2d
 8005a2e:	426d      	negs	r5, r5
 8005a30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a34:	4859      	ldr	r0, [pc, #356]	@ (8005b9c <_printf_i+0x238>)
 8005a36:	230a      	movs	r3, #10
 8005a38:	e011      	b.n	8005a5e <_printf_i+0xfa>
 8005a3a:	6821      	ldr	r1, [r4, #0]
 8005a3c:	6833      	ldr	r3, [r6, #0]
 8005a3e:	0608      	lsls	r0, r1, #24
 8005a40:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a44:	d402      	bmi.n	8005a4c <_printf_i+0xe8>
 8005a46:	0649      	lsls	r1, r1, #25
 8005a48:	bf48      	it	mi
 8005a4a:	b2ad      	uxthmi	r5, r5
 8005a4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a4e:	4853      	ldr	r0, [pc, #332]	@ (8005b9c <_printf_i+0x238>)
 8005a50:	6033      	str	r3, [r6, #0]
 8005a52:	bf14      	ite	ne
 8005a54:	230a      	movne	r3, #10
 8005a56:	2308      	moveq	r3, #8
 8005a58:	2100      	movs	r1, #0
 8005a5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a5e:	6866      	ldr	r6, [r4, #4]
 8005a60:	60a6      	str	r6, [r4, #8]
 8005a62:	2e00      	cmp	r6, #0
 8005a64:	bfa2      	ittt	ge
 8005a66:	6821      	ldrge	r1, [r4, #0]
 8005a68:	f021 0104 	bicge.w	r1, r1, #4
 8005a6c:	6021      	strge	r1, [r4, #0]
 8005a6e:	b90d      	cbnz	r5, 8005a74 <_printf_i+0x110>
 8005a70:	2e00      	cmp	r6, #0
 8005a72:	d04b      	beq.n	8005b0c <_printf_i+0x1a8>
 8005a74:	4616      	mov	r6, r2
 8005a76:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a7a:	fb03 5711 	mls	r7, r3, r1, r5
 8005a7e:	5dc7      	ldrb	r7, [r0, r7]
 8005a80:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a84:	462f      	mov	r7, r5
 8005a86:	42bb      	cmp	r3, r7
 8005a88:	460d      	mov	r5, r1
 8005a8a:	d9f4      	bls.n	8005a76 <_printf_i+0x112>
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	d10b      	bne.n	8005aa8 <_printf_i+0x144>
 8005a90:	6823      	ldr	r3, [r4, #0]
 8005a92:	07df      	lsls	r7, r3, #31
 8005a94:	d508      	bpl.n	8005aa8 <_printf_i+0x144>
 8005a96:	6923      	ldr	r3, [r4, #16]
 8005a98:	6861      	ldr	r1, [r4, #4]
 8005a9a:	4299      	cmp	r1, r3
 8005a9c:	bfde      	ittt	le
 8005a9e:	2330      	movle	r3, #48	@ 0x30
 8005aa0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005aa4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005aa8:	1b92      	subs	r2, r2, r6
 8005aaa:	6122      	str	r2, [r4, #16]
 8005aac:	f8cd a000 	str.w	sl, [sp]
 8005ab0:	464b      	mov	r3, r9
 8005ab2:	aa03      	add	r2, sp, #12
 8005ab4:	4621      	mov	r1, r4
 8005ab6:	4640      	mov	r0, r8
 8005ab8:	f7ff fee6 	bl	8005888 <_printf_common>
 8005abc:	3001      	adds	r0, #1
 8005abe:	d14a      	bne.n	8005b56 <_printf_i+0x1f2>
 8005ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ac4:	b004      	add	sp, #16
 8005ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	f043 0320 	orr.w	r3, r3, #32
 8005ad0:	6023      	str	r3, [r4, #0]
 8005ad2:	4833      	ldr	r0, [pc, #204]	@ (8005ba0 <_printf_i+0x23c>)
 8005ad4:	2778      	movs	r7, #120	@ 0x78
 8005ad6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ada:	6823      	ldr	r3, [r4, #0]
 8005adc:	6831      	ldr	r1, [r6, #0]
 8005ade:	061f      	lsls	r7, r3, #24
 8005ae0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ae4:	d402      	bmi.n	8005aec <_printf_i+0x188>
 8005ae6:	065f      	lsls	r7, r3, #25
 8005ae8:	bf48      	it	mi
 8005aea:	b2ad      	uxthmi	r5, r5
 8005aec:	6031      	str	r1, [r6, #0]
 8005aee:	07d9      	lsls	r1, r3, #31
 8005af0:	bf44      	itt	mi
 8005af2:	f043 0320 	orrmi.w	r3, r3, #32
 8005af6:	6023      	strmi	r3, [r4, #0]
 8005af8:	b11d      	cbz	r5, 8005b02 <_printf_i+0x19e>
 8005afa:	2310      	movs	r3, #16
 8005afc:	e7ac      	b.n	8005a58 <_printf_i+0xf4>
 8005afe:	4827      	ldr	r0, [pc, #156]	@ (8005b9c <_printf_i+0x238>)
 8005b00:	e7e9      	b.n	8005ad6 <_printf_i+0x172>
 8005b02:	6823      	ldr	r3, [r4, #0]
 8005b04:	f023 0320 	bic.w	r3, r3, #32
 8005b08:	6023      	str	r3, [r4, #0]
 8005b0a:	e7f6      	b.n	8005afa <_printf_i+0x196>
 8005b0c:	4616      	mov	r6, r2
 8005b0e:	e7bd      	b.n	8005a8c <_printf_i+0x128>
 8005b10:	6833      	ldr	r3, [r6, #0]
 8005b12:	6825      	ldr	r5, [r4, #0]
 8005b14:	6961      	ldr	r1, [r4, #20]
 8005b16:	1d18      	adds	r0, r3, #4
 8005b18:	6030      	str	r0, [r6, #0]
 8005b1a:	062e      	lsls	r6, r5, #24
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	d501      	bpl.n	8005b24 <_printf_i+0x1c0>
 8005b20:	6019      	str	r1, [r3, #0]
 8005b22:	e002      	b.n	8005b2a <_printf_i+0x1c6>
 8005b24:	0668      	lsls	r0, r5, #25
 8005b26:	d5fb      	bpl.n	8005b20 <_printf_i+0x1bc>
 8005b28:	8019      	strh	r1, [r3, #0]
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	6123      	str	r3, [r4, #16]
 8005b2e:	4616      	mov	r6, r2
 8005b30:	e7bc      	b.n	8005aac <_printf_i+0x148>
 8005b32:	6833      	ldr	r3, [r6, #0]
 8005b34:	1d1a      	adds	r2, r3, #4
 8005b36:	6032      	str	r2, [r6, #0]
 8005b38:	681e      	ldr	r6, [r3, #0]
 8005b3a:	6862      	ldr	r2, [r4, #4]
 8005b3c:	2100      	movs	r1, #0
 8005b3e:	4630      	mov	r0, r6
 8005b40:	f7fa fb46 	bl	80001d0 <memchr>
 8005b44:	b108      	cbz	r0, 8005b4a <_printf_i+0x1e6>
 8005b46:	1b80      	subs	r0, r0, r6
 8005b48:	6060      	str	r0, [r4, #4]
 8005b4a:	6863      	ldr	r3, [r4, #4]
 8005b4c:	6123      	str	r3, [r4, #16]
 8005b4e:	2300      	movs	r3, #0
 8005b50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b54:	e7aa      	b.n	8005aac <_printf_i+0x148>
 8005b56:	6923      	ldr	r3, [r4, #16]
 8005b58:	4632      	mov	r2, r6
 8005b5a:	4649      	mov	r1, r9
 8005b5c:	4640      	mov	r0, r8
 8005b5e:	47d0      	blx	sl
 8005b60:	3001      	adds	r0, #1
 8005b62:	d0ad      	beq.n	8005ac0 <_printf_i+0x15c>
 8005b64:	6823      	ldr	r3, [r4, #0]
 8005b66:	079b      	lsls	r3, r3, #30
 8005b68:	d413      	bmi.n	8005b92 <_printf_i+0x22e>
 8005b6a:	68e0      	ldr	r0, [r4, #12]
 8005b6c:	9b03      	ldr	r3, [sp, #12]
 8005b6e:	4298      	cmp	r0, r3
 8005b70:	bfb8      	it	lt
 8005b72:	4618      	movlt	r0, r3
 8005b74:	e7a6      	b.n	8005ac4 <_printf_i+0x160>
 8005b76:	2301      	movs	r3, #1
 8005b78:	4632      	mov	r2, r6
 8005b7a:	4649      	mov	r1, r9
 8005b7c:	4640      	mov	r0, r8
 8005b7e:	47d0      	blx	sl
 8005b80:	3001      	adds	r0, #1
 8005b82:	d09d      	beq.n	8005ac0 <_printf_i+0x15c>
 8005b84:	3501      	adds	r5, #1
 8005b86:	68e3      	ldr	r3, [r4, #12]
 8005b88:	9903      	ldr	r1, [sp, #12]
 8005b8a:	1a5b      	subs	r3, r3, r1
 8005b8c:	42ab      	cmp	r3, r5
 8005b8e:	dcf2      	bgt.n	8005b76 <_printf_i+0x212>
 8005b90:	e7eb      	b.n	8005b6a <_printf_i+0x206>
 8005b92:	2500      	movs	r5, #0
 8005b94:	f104 0619 	add.w	r6, r4, #25
 8005b98:	e7f5      	b.n	8005b86 <_printf_i+0x222>
 8005b9a:	bf00      	nop
 8005b9c:	08005db1 	.word	0x08005db1
 8005ba0:	08005dc2 	.word	0x08005dc2

08005ba4 <memmove>:
 8005ba4:	4288      	cmp	r0, r1
 8005ba6:	b510      	push	{r4, lr}
 8005ba8:	eb01 0402 	add.w	r4, r1, r2
 8005bac:	d902      	bls.n	8005bb4 <memmove+0x10>
 8005bae:	4284      	cmp	r4, r0
 8005bb0:	4623      	mov	r3, r4
 8005bb2:	d807      	bhi.n	8005bc4 <memmove+0x20>
 8005bb4:	1e43      	subs	r3, r0, #1
 8005bb6:	42a1      	cmp	r1, r4
 8005bb8:	d008      	beq.n	8005bcc <memmove+0x28>
 8005bba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005bc2:	e7f8      	b.n	8005bb6 <memmove+0x12>
 8005bc4:	4402      	add	r2, r0
 8005bc6:	4601      	mov	r1, r0
 8005bc8:	428a      	cmp	r2, r1
 8005bca:	d100      	bne.n	8005bce <memmove+0x2a>
 8005bcc:	bd10      	pop	{r4, pc}
 8005bce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005bd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bd6:	e7f7      	b.n	8005bc8 <memmove+0x24>

08005bd8 <_sbrk_r>:
 8005bd8:	b538      	push	{r3, r4, r5, lr}
 8005bda:	4d06      	ldr	r5, [pc, #24]	@ (8005bf4 <_sbrk_r+0x1c>)
 8005bdc:	2300      	movs	r3, #0
 8005bde:	4604      	mov	r4, r0
 8005be0:	4608      	mov	r0, r1
 8005be2:	602b      	str	r3, [r5, #0]
 8005be4:	f7fb fa50 	bl	8001088 <_sbrk>
 8005be8:	1c43      	adds	r3, r0, #1
 8005bea:	d102      	bne.n	8005bf2 <_sbrk_r+0x1a>
 8005bec:	682b      	ldr	r3, [r5, #0]
 8005bee:	b103      	cbz	r3, 8005bf2 <_sbrk_r+0x1a>
 8005bf0:	6023      	str	r3, [r4, #0]
 8005bf2:	bd38      	pop	{r3, r4, r5, pc}
 8005bf4:	20001cbc 	.word	0x20001cbc

08005bf8 <_realloc_r>:
 8005bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bfc:	4680      	mov	r8, r0
 8005bfe:	4615      	mov	r5, r2
 8005c00:	460c      	mov	r4, r1
 8005c02:	b921      	cbnz	r1, 8005c0e <_realloc_r+0x16>
 8005c04:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c08:	4611      	mov	r1, r2
 8005c0a:	f7ff bc59 	b.w	80054c0 <_malloc_r>
 8005c0e:	b92a      	cbnz	r2, 8005c1c <_realloc_r+0x24>
 8005c10:	f7ff fbea 	bl	80053e8 <_free_r>
 8005c14:	2400      	movs	r4, #0
 8005c16:	4620      	mov	r0, r4
 8005c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c1c:	f000 f81a 	bl	8005c54 <_malloc_usable_size_r>
 8005c20:	4285      	cmp	r5, r0
 8005c22:	4606      	mov	r6, r0
 8005c24:	d802      	bhi.n	8005c2c <_realloc_r+0x34>
 8005c26:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005c2a:	d8f4      	bhi.n	8005c16 <_realloc_r+0x1e>
 8005c2c:	4629      	mov	r1, r5
 8005c2e:	4640      	mov	r0, r8
 8005c30:	f7ff fc46 	bl	80054c0 <_malloc_r>
 8005c34:	4607      	mov	r7, r0
 8005c36:	2800      	cmp	r0, #0
 8005c38:	d0ec      	beq.n	8005c14 <_realloc_r+0x1c>
 8005c3a:	42b5      	cmp	r5, r6
 8005c3c:	462a      	mov	r2, r5
 8005c3e:	4621      	mov	r1, r4
 8005c40:	bf28      	it	cs
 8005c42:	4632      	movcs	r2, r6
 8005c44:	f7ff fbc2 	bl	80053cc <memcpy>
 8005c48:	4621      	mov	r1, r4
 8005c4a:	4640      	mov	r0, r8
 8005c4c:	f7ff fbcc 	bl	80053e8 <_free_r>
 8005c50:	463c      	mov	r4, r7
 8005c52:	e7e0      	b.n	8005c16 <_realloc_r+0x1e>

08005c54 <_malloc_usable_size_r>:
 8005c54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c58:	1f18      	subs	r0, r3, #4
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	bfbc      	itt	lt
 8005c5e:	580b      	ldrlt	r3, [r1, r0]
 8005c60:	18c0      	addlt	r0, r0, r3
 8005c62:	4770      	bx	lr

08005c64 <_init>:
 8005c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c66:	bf00      	nop
 8005c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c6a:	bc08      	pop	{r3}
 8005c6c:	469e      	mov	lr, r3
 8005c6e:	4770      	bx	lr

08005c70 <_fini>:
 8005c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c72:	bf00      	nop
 8005c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c76:	bc08      	pop	{r3}
 8005c78:	469e      	mov	lr, r3
 8005c7a:	4770      	bx	lr
