// Seed: 3384723106
module module_0;
  always @(posedge 1 or posedge 'd0) begin : LABEL_0
    begin : LABEL_0
    end
  end
  assign id_1 = 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = 1;
  assign id_6 = id_1;
  xnor primCall (id_2, id_5, id_7);
  module_0 modCall_1 ();
endmodule
