
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F3)
	S6= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                     Premise(F4)
	S7= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                         Premise(F5)
	S8= FU.Bub_IF=>CU_IF.Bub                                    Premise(F6)
	S9= FU.Halt_IF=>CU_IF.Halt                                  Premise(F7)
	S10= ICache.Hit=>CU_IF.ICacheHit                            Premise(F8)
	S11= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S12= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F10)
	S13= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F11)
	S14= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F13)
	S16= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F16)
	S19= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F17)
	S20= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S21= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F19)
	S22= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F20)
	S23= IR_WB.Out=>FU.IR_WB                                    Premise(F21)
	S24= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F22)
	S25= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F23)
	S26= ALUOut_WB.Out=>FU.InWB                                 Premise(F24)
	S27= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F25)
	S28= ALUOut_WB.Out=>GPR.WData                               Premise(F26)
	S29= IR_WB.Out20_16=>GPR.WReg                               Premise(F27)
	S30= IMMU.Addr=>IAddrReg.In                                 Premise(F28)
	S31= PC.Out=>ICache.IEA                                     Premise(F29)
	S32= ICache.IEA=addr                                        Path(S4,S31)
	S33= ICache.Hit=ICacheHit(addr)                             ICache-Search(S32)
	S34= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S33,S10)
	S35= FU.ICacheHit=ICacheHit(addr)                           Path(S33,S20)
	S36= PC.Out=>ICache.IEA                                     Premise(F30)
	S37= IMem.MEM8WordOut=>ICache.WData                         Premise(F31)
	S38= ICache.Out=>ICacheReg.In                               Premise(F32)
	S39= PC.Out=>IMMU.IEA                                       Premise(F33)
	S40= IMMU.IEA=addr                                          Path(S4,S39)
	S41= CP0.ASID=>IMMU.PID                                     Premise(F34)
	S42= IMMU.PID=pid                                           Path(S3,S41)
	S43= IMMU.Addr={pid,addr}                                   IMMU-Search(S42,S40)
	S44= IAddrReg.In={pid,addr}                                 Path(S43,S30)
	S45= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S42,S40)
	S46= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S45,S11)
	S47= IAddrReg.Out=>IMem.RAddr                               Premise(F35)
	S48= ICacheReg.Out=>IRMux.CacheData                         Premise(F36)
	S49= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F37)
	S50= IMem.Out=>IRMux.MemData                                Premise(F38)
	S51= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F39)
	S52= ICache.Out=>IR_ID.In                                   Premise(F40)
	S53= IRMux.Out=>IR_ID.In                                    Premise(F41)
	S54= ICache.Out=>IR_IMMU.In                                 Premise(F42)
	S55= IR_DMMU2.Out=>IR_WB.In                                 Premise(F43)
	S56= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F44)
	S57= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F45)
	S58= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F46)
	S59= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F47)
	S60= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F48)
	S61= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F49)
	S62= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F50)
	S63= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F51)
	S64= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F52)
	S65= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F53)
	S66= IR_EX.Out31_26=>CU_EX.Op                               Premise(F54)
	S67= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F55)
	S68= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F56)
	S69= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F57)
	S70= IR_ID.Out31_26=>CU_ID.Op                               Premise(F58)
	S71= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F59)
	S72= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F60)
	S73= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F61)
	S74= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F62)
	S75= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F63)
	S76= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F64)
	S77= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F65)
	S78= IR_WB.Out31_26=>CU_WB.Op                               Premise(F66)
	S79= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F67)
	S80= CtrlA_EX=0                                             Premise(F68)
	S81= CtrlB_EX=0                                             Premise(F69)
	S82= CtrlALUOut_MEM=0                                       Premise(F70)
	S83= CtrlALUOut_DMMU1=0                                     Premise(F71)
	S84= CtrlALUOut_DMMU2=0                                     Premise(F72)
	S85= CtrlALUOut_WB=0                                        Premise(F73)
	S86= CtrlA_MEM=0                                            Premise(F74)
	S87= CtrlA_WB=0                                             Premise(F75)
	S88= CtrlB_MEM=0                                            Premise(F76)
	S89= CtrlB_WB=0                                             Premise(F77)
	S90= CtrlICache=0                                           Premise(F78)
	S91= CtrlIMMU=0                                             Premise(F79)
	S92= CtrlIR_DMMU1=0                                         Premise(F80)
	S93= CtrlIR_DMMU2=0                                         Premise(F81)
	S94= CtrlIR_EX=0                                            Premise(F82)
	S95= CtrlIR_ID=0                                            Premise(F83)
	S96= CtrlIR_IMMU=1                                          Premise(F84)
	S97= CtrlIR_MEM=0                                           Premise(F85)
	S98= CtrlIR_WB=0                                            Premise(F86)
	S99= CtrlGPR=0                                              Premise(F87)
	S100= CtrlIAddrReg=1                                        Premise(F88)
	S101= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S44,S100)
	S102= CtrlPC=0                                              Premise(F89)
	S103= CtrlPCInc=0                                           Premise(F90)
	S104= PC[Out]=addr                                          PC-Hold(S1,S102,S103)
	S105= CtrlIMem=0                                            Premise(F91)
	S106= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S105)
	S107= CtrlICacheReg=1                                       Premise(F92)
	S108= CtrlASIDIn=0                                          Premise(F93)
	S109= CtrlCP0=0                                             Premise(F94)
	S110= CP0[ASID]=pid                                         CP0-Hold(S0,S109)
	S111= CtrlEPCIn=0                                           Premise(F95)
	S112= CtrlExCodeIn=0                                        Premise(F96)
	S113= CtrlIRMux=0                                           Premise(F97)
	S114= GPR[rS]=a                                             Premise(F98)

IMMU	S115= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S101)
	S116= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S101)
	S117= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S101)
	S118= PC.Out=addr                                           PC-Out(S104)
	S119= CP0.ASID=pid                                          CP0-Read-ASID(S110)
	S120= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F99)
	S121= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F100)
	S122= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F101)
	S123= FU.Bub_IF=>CU_IF.Bub                                  Premise(F102)
	S124= FU.Halt_IF=>CU_IF.Halt                                Premise(F103)
	S125= ICache.Hit=>CU_IF.ICacheHit                           Premise(F104)
	S126= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F105)
	S127= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F106)
	S128= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F107)
	S129= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F108)
	S130= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F109)
	S131= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F110)
	S132= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F111)
	S133= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F112)
	S134= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F113)
	S135= ICache.Hit=>FU.ICacheHit                              Premise(F114)
	S136= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F115)
	S137= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F116)
	S138= IR_WB.Out=>FU.IR_WB                                   Premise(F117)
	S139= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F118)
	S140= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F119)
	S141= ALUOut_WB.Out=>FU.InWB                                Premise(F120)
	S142= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F121)
	S143= ALUOut_WB.Out=>GPR.WData                              Premise(F122)
	S144= IR_WB.Out20_16=>GPR.WReg                              Premise(F123)
	S145= IMMU.Addr=>IAddrReg.In                                Premise(F124)
	S146= PC.Out=>ICache.IEA                                    Premise(F125)
	S147= ICache.IEA=addr                                       Path(S118,S146)
	S148= ICache.Hit=ICacheHit(addr)                            ICache-Search(S147)
	S149= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S148,S125)
	S150= FU.ICacheHit=ICacheHit(addr)                          Path(S148,S135)
	S151= PC.Out=>ICache.IEA                                    Premise(F126)
	S152= IMem.MEM8WordOut=>ICache.WData                        Premise(F127)
	S153= ICache.Out=>ICacheReg.In                              Premise(F128)
	S154= PC.Out=>IMMU.IEA                                      Premise(F129)
	S155= IMMU.IEA=addr                                         Path(S118,S154)
	S156= CP0.ASID=>IMMU.PID                                    Premise(F130)
	S157= IMMU.PID=pid                                          Path(S119,S156)
	S158= IMMU.Addr={pid,addr}                                  IMMU-Search(S157,S155)
	S159= IAddrReg.In={pid,addr}                                Path(S158,S145)
	S160= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S157,S155)
	S161= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S160,S126)
	S162= IAddrReg.Out=>IMem.RAddr                              Premise(F131)
	S163= IMem.RAddr={pid,addr}                                 Path(S115,S162)
	S164= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S163,S106)
	S165= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S163,S106)
	S166= ICache.WData=IMemGet8Word({pid,addr})                 Path(S165,S152)
	S167= ICacheReg.Out=>IRMux.CacheData                        Premise(F132)
	S168= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F133)
	S169= IMem.Out=>IRMux.MemData                               Premise(F134)
	S170= IRMux.MemData={13,rS,rT,UIMM}                         Path(S164,S169)
	S171= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S170)
	S172= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F135)
	S173= ICache.Out=>IR_ID.In                                  Premise(F136)
	S174= IRMux.Out=>IR_ID.In                                   Premise(F137)
	S175= IR_ID.In={13,rS,rT,UIMM}                              Path(S171,S174)
	S176= ICache.Out=>IR_IMMU.In                                Premise(F138)
	S177= IR_DMMU2.Out=>IR_WB.In                                Premise(F139)
	S178= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F140)
	S179= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F141)
	S180= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F142)
	S181= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F143)
	S182= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F144)
	S183= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F145)
	S184= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F146)
	S185= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F147)
	S186= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F148)
	S187= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F149)
	S188= IR_EX.Out31_26=>CU_EX.Op                              Premise(F150)
	S189= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F151)
	S190= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F152)
	S191= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F153)
	S192= IR_ID.Out31_26=>CU_ID.Op                              Premise(F154)
	S193= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F155)
	S194= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F156)
	S195= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F157)
	S196= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F158)
	S197= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F159)
	S198= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F160)
	S199= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F161)
	S200= IR_WB.Out31_26=>CU_WB.Op                              Premise(F162)
	S201= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F163)
	S202= CtrlA_EX=0                                            Premise(F164)
	S203= CtrlB_EX=0                                            Premise(F165)
	S204= CtrlALUOut_MEM=0                                      Premise(F166)
	S205= CtrlALUOut_DMMU1=0                                    Premise(F167)
	S206= CtrlALUOut_DMMU2=0                                    Premise(F168)
	S207= CtrlALUOut_WB=0                                       Premise(F169)
	S208= CtrlA_MEM=0                                           Premise(F170)
	S209= CtrlA_WB=0                                            Premise(F171)
	S210= CtrlB_MEM=0                                           Premise(F172)
	S211= CtrlB_WB=0                                            Premise(F173)
	S212= CtrlICache=1                                          Premise(F174)
	S213= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S147,S166,S212)
	S214= CtrlIMMU=0                                            Premise(F175)
	S215= CtrlIR_DMMU1=0                                        Premise(F176)
	S216= CtrlIR_DMMU2=0                                        Premise(F177)
	S217= CtrlIR_EX=0                                           Premise(F178)
	S218= CtrlIR_ID=1                                           Premise(F179)
	S219= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S175,S218)
	S220= CtrlIR_IMMU=0                                         Premise(F180)
	S221= CtrlIR_MEM=0                                          Premise(F181)
	S222= CtrlIR_WB=0                                           Premise(F182)
	S223= CtrlGPR=0                                             Premise(F183)
	S224= GPR[rS]=a                                             GPR-Hold(S114,S223)
	S225= CtrlIAddrReg=0                                        Premise(F184)
	S226= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S101,S225)
	S227= CtrlPC=0                                              Premise(F185)
	S228= CtrlPCInc=1                                           Premise(F186)
	S229= PC[Out]=addr+4                                        PC-Inc(S104,S227,S228)
	S230= PC[CIA]=addr                                          PC-Inc(S104,S227,S228)
	S231= CtrlIMem=0                                            Premise(F187)
	S232= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S106,S231)
	S233= CtrlICacheReg=0                                       Premise(F188)
	S234= CtrlASIDIn=0                                          Premise(F189)
	S235= CtrlCP0=0                                             Premise(F190)
	S236= CP0[ASID]=pid                                         CP0-Hold(S110,S235)
	S237= CtrlEPCIn=0                                           Premise(F191)
	S238= CtrlExCodeIn=0                                        Premise(F192)
	S239= CtrlIRMux=0                                           Premise(F193)

ID	S240= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S219)
	S241= IR_ID.Out31_26=13                                     IR-Out(S219)
	S242= IR_ID.Out25_21=rS                                     IR-Out(S219)
	S243= IR_ID.Out20_16=rT                                     IR-Out(S219)
	S244= IR_ID.Out15_0=UIMM                                    IR-Out(S219)
	S245= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S226)
	S246= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S226)
	S247= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S226)
	S248= PC.Out=addr+4                                         PC-Out(S229)
	S249= PC.CIA=addr                                           PC-Out(S230)
	S250= PC.CIA31_28=addr[31:28]                               PC-Out(S230)
	S251= CP0.ASID=pid                                          CP0-Read-ASID(S236)
	S252= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F194)
	S253= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F195)
	S254= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F196)
	S255= FU.Bub_IF=>CU_IF.Bub                                  Premise(F197)
	S256= FU.Halt_IF=>CU_IF.Halt                                Premise(F198)
	S257= ICache.Hit=>CU_IF.ICacheHit                           Premise(F199)
	S258= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F200)
	S259= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F201)
	S260= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F202)
	S261= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F203)
	S262= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F204)
	S263= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F205)
	S264= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F206)
	S265= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F207)
	S266= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F208)
	S267= ICache.Hit=>FU.ICacheHit                              Premise(F209)
	S268= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F210)
	S269= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F211)
	S270= IR_WB.Out=>FU.IR_WB                                   Premise(F212)
	S271= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F213)
	S272= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F214)
	S273= ALUOut_WB.Out=>FU.InWB                                Premise(F215)
	S274= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F216)
	S275= ALUOut_WB.Out=>GPR.WData                              Premise(F217)
	S276= IR_WB.Out20_16=>GPR.WReg                              Premise(F218)
	S277= IMMU.Addr=>IAddrReg.In                                Premise(F219)
	S278= PC.Out=>ICache.IEA                                    Premise(F220)
	S279= ICache.IEA=addr+4                                     Path(S248,S278)
	S280= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S279)
	S281= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S280,S257)
	S282= FU.ICacheHit=ICacheHit(addr+4)                        Path(S280,S267)
	S283= PC.Out=>ICache.IEA                                    Premise(F221)
	S284= IMem.MEM8WordOut=>ICache.WData                        Premise(F222)
	S285= ICache.Out=>ICacheReg.In                              Premise(F223)
	S286= PC.Out=>IMMU.IEA                                      Premise(F224)
	S287= IMMU.IEA=addr+4                                       Path(S248,S286)
	S288= CP0.ASID=>IMMU.PID                                    Premise(F225)
	S289= IMMU.PID=pid                                          Path(S251,S288)
	S290= IMMU.Addr={pid,addr+4}                                IMMU-Search(S289,S287)
	S291= IAddrReg.In={pid,addr+4}                              Path(S290,S277)
	S292= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S289,S287)
	S293= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S292,S258)
	S294= IAddrReg.Out=>IMem.RAddr                              Premise(F226)
	S295= IMem.RAddr={pid,addr}                                 Path(S245,S294)
	S296= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S295,S232)
	S297= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S295,S232)
	S298= ICache.WData=IMemGet8Word({pid,addr})                 Path(S297,S284)
	S299= ICacheReg.Out=>IRMux.CacheData                        Premise(F227)
	S300= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F228)
	S301= IMem.Out=>IRMux.MemData                               Premise(F229)
	S302= IRMux.MemData={13,rS,rT,UIMM}                         Path(S296,S301)
	S303= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S302)
	S304= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F230)
	S305= ICache.Out=>IR_ID.In                                  Premise(F231)
	S306= IRMux.Out=>IR_ID.In                                   Premise(F232)
	S307= IR_ID.In={13,rS,rT,UIMM}                              Path(S303,S306)
	S308= ICache.Out=>IR_IMMU.In                                Premise(F233)
	S309= IR_DMMU2.Out=>IR_WB.In                                Premise(F234)
	S310= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F235)
	S311= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F236)
	S312= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F237)
	S313= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F238)
	S314= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F239)
	S315= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F240)
	S316= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F241)
	S317= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F242)
	S318= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F243)
	S319= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F244)
	S320= IR_EX.Out31_26=>CU_EX.Op                              Premise(F245)
	S321= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F246)
	S322= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F247)
	S323= CU_ID.IRFunc1=rT                                      Path(S243,S322)
	S324= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F248)
	S325= CU_ID.IRFunc2=rS                                      Path(S242,S324)
	S326= IR_ID.Out31_26=>CU_ID.Op                              Premise(F249)
	S327= CU_ID.Op=13                                           Path(S241,S326)
	S328= CU_ID.Func=alu_add                                    CU_ID(S327)
	S329= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F250)
	S330= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F251)
	S331= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F252)
	S332= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F253)
	S333= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F254)
	S334= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F255)
	S335= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F256)
	S336= IR_WB.Out31_26=>CU_WB.Op                              Premise(F257)
	S337= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F258)
	S338= CtrlA_EX=1                                            Premise(F259)
	S339= CtrlB_EX=1                                            Premise(F260)
	S340= CtrlALUOut_MEM=0                                      Premise(F261)
	S341= CtrlALUOut_DMMU1=0                                    Premise(F262)
	S342= CtrlALUOut_DMMU2=0                                    Premise(F263)
	S343= CtrlALUOut_WB=0                                       Premise(F264)
	S344= CtrlA_MEM=0                                           Premise(F265)
	S345= CtrlA_WB=0                                            Premise(F266)
	S346= CtrlB_MEM=0                                           Premise(F267)
	S347= CtrlB_WB=0                                            Premise(F268)
	S348= CtrlICache=0                                          Premise(F269)
	S349= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S213,S348)
	S350= CtrlIMMU=0                                            Premise(F270)
	S351= CtrlIR_DMMU1=0                                        Premise(F271)
	S352= CtrlIR_DMMU2=0                                        Premise(F272)
	S353= CtrlIR_EX=1                                           Premise(F273)
	S354= CtrlIR_ID=0                                           Premise(F274)
	S355= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S219,S354)
	S356= CtrlIR_IMMU=0                                         Premise(F275)
	S357= CtrlIR_MEM=0                                          Premise(F276)
	S358= CtrlIR_WB=0                                           Premise(F277)
	S359= CtrlGPR=0                                             Premise(F278)
	S360= GPR[rS]=a                                             GPR-Hold(S224,S359)
	S361= CtrlIAddrReg=0                                        Premise(F279)
	S362= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S226,S361)
	S363= CtrlPC=0                                              Premise(F280)
	S364= CtrlPCInc=0                                           Premise(F281)
	S365= PC[CIA]=addr                                          PC-Hold(S230,S364)
	S366= PC[Out]=addr+4                                        PC-Hold(S229,S363,S364)
	S367= CtrlIMem=0                                            Premise(F282)
	S368= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S232,S367)
	S369= CtrlICacheReg=0                                       Premise(F283)
	S370= CtrlASIDIn=0                                          Premise(F284)
	S371= CtrlCP0=0                                             Premise(F285)
	S372= CP0[ASID]=pid                                         CP0-Hold(S236,S371)
	S373= CtrlEPCIn=0                                           Premise(F286)
	S374= CtrlExCodeIn=0                                        Premise(F287)
	S375= CtrlIRMux=0                                           Premise(F288)

EX	S376= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S355)
	S377= IR_ID.Out31_26=13                                     IR-Out(S355)
	S378= IR_ID.Out25_21=rS                                     IR-Out(S355)
	S379= IR_ID.Out20_16=rT                                     IR-Out(S355)
	S380= IR_ID.Out15_0=UIMM                                    IR-Out(S355)
	S381= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S362)
	S382= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S362)
	S383= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S362)
	S384= PC.CIA=addr                                           PC-Out(S365)
	S385= PC.CIA31_28=addr[31:28]                               PC-Out(S365)
	S386= PC.Out=addr+4                                         PC-Out(S366)
	S387= CP0.ASID=pid                                          CP0-Read-ASID(S372)
	S388= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F289)
	S389= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F290)
	S390= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F291)
	S391= FU.Bub_IF=>CU_IF.Bub                                  Premise(F292)
	S392= FU.Halt_IF=>CU_IF.Halt                                Premise(F293)
	S393= ICache.Hit=>CU_IF.ICacheHit                           Premise(F294)
	S394= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F295)
	S395= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F296)
	S396= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F297)
	S397= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F298)
	S398= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F299)
	S399= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F300)
	S400= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F301)
	S401= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F302)
	S402= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F303)
	S403= ICache.Hit=>FU.ICacheHit                              Premise(F304)
	S404= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F305)
	S405= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F306)
	S406= IR_WB.Out=>FU.IR_WB                                   Premise(F307)
	S407= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F308)
	S408= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F309)
	S409= ALUOut_WB.Out=>FU.InWB                                Premise(F310)
	S410= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F311)
	S411= ALUOut_WB.Out=>GPR.WData                              Premise(F312)
	S412= IR_WB.Out20_16=>GPR.WReg                              Premise(F313)
	S413= IMMU.Addr=>IAddrReg.In                                Premise(F314)
	S414= PC.Out=>ICache.IEA                                    Premise(F315)
	S415= ICache.IEA=addr+4                                     Path(S386,S414)
	S416= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S415)
	S417= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S416,S393)
	S418= FU.ICacheHit=ICacheHit(addr+4)                        Path(S416,S403)
	S419= PC.Out=>ICache.IEA                                    Premise(F316)
	S420= IMem.MEM8WordOut=>ICache.WData                        Premise(F317)
	S421= ICache.Out=>ICacheReg.In                              Premise(F318)
	S422= PC.Out=>IMMU.IEA                                      Premise(F319)
	S423= IMMU.IEA=addr+4                                       Path(S386,S422)
	S424= CP0.ASID=>IMMU.PID                                    Premise(F320)
	S425= IMMU.PID=pid                                          Path(S387,S424)
	S426= IMMU.Addr={pid,addr+4}                                IMMU-Search(S425,S423)
	S427= IAddrReg.In={pid,addr+4}                              Path(S426,S413)
	S428= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S425,S423)
	S429= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S428,S394)
	S430= IAddrReg.Out=>IMem.RAddr                              Premise(F321)
	S431= IMem.RAddr={pid,addr}                                 Path(S381,S430)
	S432= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S431,S368)
	S433= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S431,S368)
	S434= ICache.WData=IMemGet8Word({pid,addr})                 Path(S433,S420)
	S435= ICacheReg.Out=>IRMux.CacheData                        Premise(F322)
	S436= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F323)
	S437= IMem.Out=>IRMux.MemData                               Premise(F324)
	S438= IRMux.MemData={13,rS,rT,UIMM}                         Path(S432,S437)
	S439= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S438)
	S440= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F325)
	S441= ICache.Out=>IR_ID.In                                  Premise(F326)
	S442= IRMux.Out=>IR_ID.In                                   Premise(F327)
	S443= IR_ID.In={13,rS,rT,UIMM}                              Path(S439,S442)
	S444= ICache.Out=>IR_IMMU.In                                Premise(F328)
	S445= IR_DMMU2.Out=>IR_WB.In                                Premise(F329)
	S446= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F330)
	S447= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F331)
	S448= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F332)
	S449= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F333)
	S450= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F334)
	S451= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F335)
	S452= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F336)
	S453= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F337)
	S454= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F338)
	S455= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F339)
	S456= IR_EX.Out31_26=>CU_EX.Op                              Premise(F340)
	S457= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F341)
	S458= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F342)
	S459= CU_ID.IRFunc1=rT                                      Path(S379,S458)
	S460= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F343)
	S461= CU_ID.IRFunc2=rS                                      Path(S378,S460)
	S462= IR_ID.Out31_26=>CU_ID.Op                              Premise(F344)
	S463= CU_ID.Op=13                                           Path(S377,S462)
	S464= CU_ID.Func=alu_add                                    CU_ID(S463)
	S465= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F345)
	S466= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F346)
	S467= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F347)
	S468= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F348)
	S469= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F349)
	S470= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F350)
	S471= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F351)
	S472= IR_WB.Out31_26=>CU_WB.Op                              Premise(F352)
	S473= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F353)
	S474= CtrlA_EX=0                                            Premise(F354)
	S475= CtrlB_EX=0                                            Premise(F355)
	S476= CtrlALUOut_MEM=1                                      Premise(F356)
	S477= CtrlALUOut_DMMU1=0                                    Premise(F357)
	S478= CtrlALUOut_DMMU2=0                                    Premise(F358)
	S479= CtrlALUOut_WB=0                                       Premise(F359)
	S480= CtrlA_MEM=0                                           Premise(F360)
	S481= CtrlA_WB=0                                            Premise(F361)
	S482= CtrlB_MEM=0                                           Premise(F362)
	S483= CtrlB_WB=0                                            Premise(F363)
	S484= CtrlICache=0                                          Premise(F364)
	S485= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S349,S484)
	S486= CtrlIMMU=0                                            Premise(F365)
	S487= CtrlIR_DMMU1=0                                        Premise(F366)
	S488= CtrlIR_DMMU2=0                                        Premise(F367)
	S489= CtrlIR_EX=0                                           Premise(F368)
	S490= CtrlIR_ID=0                                           Premise(F369)
	S491= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S355,S490)
	S492= CtrlIR_IMMU=0                                         Premise(F370)
	S493= CtrlIR_MEM=1                                          Premise(F371)
	S494= CtrlIR_WB=0                                           Premise(F372)
	S495= CtrlGPR=0                                             Premise(F373)
	S496= GPR[rS]=a                                             GPR-Hold(S360,S495)
	S497= CtrlIAddrReg=0                                        Premise(F374)
	S498= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S362,S497)
	S499= CtrlPC=0                                              Premise(F375)
	S500= CtrlPCInc=0                                           Premise(F376)
	S501= PC[CIA]=addr                                          PC-Hold(S365,S500)
	S502= PC[Out]=addr+4                                        PC-Hold(S366,S499,S500)
	S503= CtrlIMem=0                                            Premise(F377)
	S504= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S368,S503)
	S505= CtrlICacheReg=0                                       Premise(F378)
	S506= CtrlASIDIn=0                                          Premise(F379)
	S507= CtrlCP0=0                                             Premise(F380)
	S508= CP0[ASID]=pid                                         CP0-Hold(S372,S507)
	S509= CtrlEPCIn=0                                           Premise(F381)
	S510= CtrlExCodeIn=0                                        Premise(F382)
	S511= CtrlIRMux=0                                           Premise(F383)

MEM	S512= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S491)
	S513= IR_ID.Out31_26=13                                     IR-Out(S491)
	S514= IR_ID.Out25_21=rS                                     IR-Out(S491)
	S515= IR_ID.Out20_16=rT                                     IR-Out(S491)
	S516= IR_ID.Out15_0=UIMM                                    IR-Out(S491)
	S517= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S498)
	S518= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S498)
	S519= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S498)
	S520= PC.CIA=addr                                           PC-Out(S501)
	S521= PC.CIA31_28=addr[31:28]                               PC-Out(S501)
	S522= PC.Out=addr+4                                         PC-Out(S502)
	S523= CP0.ASID=pid                                          CP0-Read-ASID(S508)
	S524= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F384)
	S525= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F385)
	S526= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F386)
	S527= FU.Bub_IF=>CU_IF.Bub                                  Premise(F387)
	S528= FU.Halt_IF=>CU_IF.Halt                                Premise(F388)
	S529= ICache.Hit=>CU_IF.ICacheHit                           Premise(F389)
	S530= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F390)
	S531= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F391)
	S532= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F392)
	S533= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F393)
	S534= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F394)
	S535= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F395)
	S536= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F396)
	S537= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F397)
	S538= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F398)
	S539= ICache.Hit=>FU.ICacheHit                              Premise(F399)
	S540= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F400)
	S541= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F401)
	S542= IR_WB.Out=>FU.IR_WB                                   Premise(F402)
	S543= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F403)
	S544= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F404)
	S545= ALUOut_WB.Out=>FU.InWB                                Premise(F405)
	S546= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F406)
	S547= ALUOut_WB.Out=>GPR.WData                              Premise(F407)
	S548= IR_WB.Out20_16=>GPR.WReg                              Premise(F408)
	S549= IMMU.Addr=>IAddrReg.In                                Premise(F409)
	S550= PC.Out=>ICache.IEA                                    Premise(F410)
	S551= ICache.IEA=addr+4                                     Path(S522,S550)
	S552= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S551)
	S553= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S552,S529)
	S554= FU.ICacheHit=ICacheHit(addr+4)                        Path(S552,S539)
	S555= PC.Out=>ICache.IEA                                    Premise(F411)
	S556= IMem.MEM8WordOut=>ICache.WData                        Premise(F412)
	S557= ICache.Out=>ICacheReg.In                              Premise(F413)
	S558= PC.Out=>IMMU.IEA                                      Premise(F414)
	S559= IMMU.IEA=addr+4                                       Path(S522,S558)
	S560= CP0.ASID=>IMMU.PID                                    Premise(F415)
	S561= IMMU.PID=pid                                          Path(S523,S560)
	S562= IMMU.Addr={pid,addr+4}                                IMMU-Search(S561,S559)
	S563= IAddrReg.In={pid,addr+4}                              Path(S562,S549)
	S564= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S561,S559)
	S565= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S564,S530)
	S566= IAddrReg.Out=>IMem.RAddr                              Premise(F416)
	S567= IMem.RAddr={pid,addr}                                 Path(S517,S566)
	S568= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S567,S504)
	S569= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S567,S504)
	S570= ICache.WData=IMemGet8Word({pid,addr})                 Path(S569,S556)
	S571= ICacheReg.Out=>IRMux.CacheData                        Premise(F417)
	S572= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F418)
	S573= IMem.Out=>IRMux.MemData                               Premise(F419)
	S574= IRMux.MemData={13,rS,rT,UIMM}                         Path(S568,S573)
	S575= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S574)
	S576= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F420)
	S577= ICache.Out=>IR_ID.In                                  Premise(F421)
	S578= IRMux.Out=>IR_ID.In                                   Premise(F422)
	S579= IR_ID.In={13,rS,rT,UIMM}                              Path(S575,S578)
	S580= ICache.Out=>IR_IMMU.In                                Premise(F423)
	S581= IR_DMMU2.Out=>IR_WB.In                                Premise(F424)
	S582= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F425)
	S583= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F426)
	S584= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F427)
	S585= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F428)
	S586= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F429)
	S587= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F430)
	S588= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F431)
	S589= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F432)
	S590= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F433)
	S591= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F434)
	S592= IR_EX.Out31_26=>CU_EX.Op                              Premise(F435)
	S593= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F436)
	S594= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F437)
	S595= CU_ID.IRFunc1=rT                                      Path(S515,S594)
	S596= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F438)
	S597= CU_ID.IRFunc2=rS                                      Path(S514,S596)
	S598= IR_ID.Out31_26=>CU_ID.Op                              Premise(F439)
	S599= CU_ID.Op=13                                           Path(S513,S598)
	S600= CU_ID.Func=alu_add                                    CU_ID(S599)
	S601= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F440)
	S602= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F441)
	S603= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F442)
	S604= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F443)
	S605= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F444)
	S606= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F445)
	S607= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F446)
	S608= IR_WB.Out31_26=>CU_WB.Op                              Premise(F447)
	S609= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F448)
	S610= CtrlA_EX=0                                            Premise(F449)
	S611= CtrlB_EX=0                                            Premise(F450)
	S612= CtrlALUOut_MEM=0                                      Premise(F451)
	S613= CtrlALUOut_DMMU1=1                                    Premise(F452)
	S614= CtrlALUOut_DMMU2=0                                    Premise(F453)
	S615= CtrlALUOut_WB=1                                       Premise(F454)
	S616= CtrlA_MEM=0                                           Premise(F455)
	S617= CtrlA_WB=1                                            Premise(F456)
	S618= CtrlB_MEM=0                                           Premise(F457)
	S619= CtrlB_WB=1                                            Premise(F458)
	S620= CtrlICache=0                                          Premise(F459)
	S621= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S485,S620)
	S622= CtrlIMMU=0                                            Premise(F460)
	S623= CtrlIR_DMMU1=1                                        Premise(F461)
	S624= CtrlIR_DMMU2=0                                        Premise(F462)
	S625= CtrlIR_EX=0                                           Premise(F463)
	S626= CtrlIR_ID=0                                           Premise(F464)
	S627= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S491,S626)
	S628= CtrlIR_IMMU=0                                         Premise(F465)
	S629= CtrlIR_MEM=0                                          Premise(F466)
	S630= CtrlIR_WB=1                                           Premise(F467)
	S631= CtrlGPR=0                                             Premise(F468)
	S632= GPR[rS]=a                                             GPR-Hold(S496,S631)
	S633= CtrlIAddrReg=0                                        Premise(F469)
	S634= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S498,S633)
	S635= CtrlPC=0                                              Premise(F470)
	S636= CtrlPCInc=0                                           Premise(F471)
	S637= PC[CIA]=addr                                          PC-Hold(S501,S636)
	S638= PC[Out]=addr+4                                        PC-Hold(S502,S635,S636)
	S639= CtrlIMem=0                                            Premise(F472)
	S640= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S504,S639)
	S641= CtrlICacheReg=0                                       Premise(F473)
	S642= CtrlASIDIn=0                                          Premise(F474)
	S643= CtrlCP0=0                                             Premise(F475)
	S644= CP0[ASID]=pid                                         CP0-Hold(S508,S643)
	S645= CtrlEPCIn=0                                           Premise(F476)
	S646= CtrlExCodeIn=0                                        Premise(F477)
	S647= CtrlIRMux=0                                           Premise(F478)

WB	S648= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S627)
	S649= IR_ID.Out31_26=13                                     IR-Out(S627)
	S650= IR_ID.Out25_21=rS                                     IR-Out(S627)
	S651= IR_ID.Out20_16=rT                                     IR-Out(S627)
	S652= IR_ID.Out15_0=UIMM                                    IR-Out(S627)
	S653= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S634)
	S654= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S634)
	S655= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S634)
	S656= PC.CIA=addr                                           PC-Out(S637)
	S657= PC.CIA31_28=addr[31:28]                               PC-Out(S637)
	S658= PC.Out=addr+4                                         PC-Out(S638)
	S659= CP0.ASID=pid                                          CP0-Read-ASID(S644)
	S660= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F669)
	S661= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F670)
	S662= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F671)
	S663= FU.Bub_IF=>CU_IF.Bub                                  Premise(F672)
	S664= FU.Halt_IF=>CU_IF.Halt                                Premise(F673)
	S665= ICache.Hit=>CU_IF.ICacheHit                           Premise(F674)
	S666= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F675)
	S667= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F676)
	S668= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F677)
	S669= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F678)
	S670= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F679)
	S671= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F680)
	S672= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F681)
	S673= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F682)
	S674= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F683)
	S675= ICache.Hit=>FU.ICacheHit                              Premise(F684)
	S676= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F685)
	S677= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F686)
	S678= IR_WB.Out=>FU.IR_WB                                   Premise(F687)
	S679= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F688)
	S680= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F689)
	S681= ALUOut_WB.Out=>FU.InWB                                Premise(F690)
	S682= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F691)
	S683= ALUOut_WB.Out=>GPR.WData                              Premise(F692)
	S684= IR_WB.Out20_16=>GPR.WReg                              Premise(F693)
	S685= IMMU.Addr=>IAddrReg.In                                Premise(F694)
	S686= PC.Out=>ICache.IEA                                    Premise(F695)
	S687= ICache.IEA=addr+4                                     Path(S658,S686)
	S688= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S687)
	S689= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S688,S665)
	S690= FU.ICacheHit=ICacheHit(addr+4)                        Path(S688,S675)
	S691= PC.Out=>ICache.IEA                                    Premise(F696)
	S692= IMem.MEM8WordOut=>ICache.WData                        Premise(F697)
	S693= ICache.Out=>ICacheReg.In                              Premise(F698)
	S694= PC.Out=>IMMU.IEA                                      Premise(F699)
	S695= IMMU.IEA=addr+4                                       Path(S658,S694)
	S696= CP0.ASID=>IMMU.PID                                    Premise(F700)
	S697= IMMU.PID=pid                                          Path(S659,S696)
	S698= IMMU.Addr={pid,addr+4}                                IMMU-Search(S697,S695)
	S699= IAddrReg.In={pid,addr+4}                              Path(S698,S685)
	S700= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S697,S695)
	S701= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S700,S666)
	S702= IAddrReg.Out=>IMem.RAddr                              Premise(F701)
	S703= IMem.RAddr={pid,addr}                                 Path(S653,S702)
	S704= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S703,S640)
	S705= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S703,S640)
	S706= ICache.WData=IMemGet8Word({pid,addr})                 Path(S705,S692)
	S707= ICacheReg.Out=>IRMux.CacheData                        Premise(F702)
	S708= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F703)
	S709= IMem.Out=>IRMux.MemData                               Premise(F704)
	S710= IRMux.MemData={13,rS,rT,UIMM}                         Path(S704,S709)
	S711= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S710)
	S712= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F705)
	S713= ICache.Out=>IR_ID.In                                  Premise(F706)
	S714= IRMux.Out=>IR_ID.In                                   Premise(F707)
	S715= IR_ID.In={13,rS,rT,UIMM}                              Path(S711,S714)
	S716= ICache.Out=>IR_IMMU.In                                Premise(F708)
	S717= IR_DMMU2.Out=>IR_WB.In                                Premise(F709)
	S718= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F710)
	S719= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F711)
	S720= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F712)
	S721= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F713)
	S722= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F714)
	S723= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F715)
	S724= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F716)
	S725= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F717)
	S726= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F718)
	S727= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F719)
	S728= IR_EX.Out31_26=>CU_EX.Op                              Premise(F720)
	S729= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F721)
	S730= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F722)
	S731= CU_ID.IRFunc1=rT                                      Path(S651,S730)
	S732= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F723)
	S733= CU_ID.IRFunc2=rS                                      Path(S650,S732)
	S734= IR_ID.Out31_26=>CU_ID.Op                              Premise(F724)
	S735= CU_ID.Op=13                                           Path(S649,S734)
	S736= CU_ID.Func=alu_add                                    CU_ID(S735)
	S737= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F725)
	S738= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F726)
	S739= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F727)
	S740= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F728)
	S741= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F729)
	S742= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F730)
	S743= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F731)
	S744= IR_WB.Out31_26=>CU_WB.Op                              Premise(F732)
	S745= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F733)
	S746= CtrlA_EX=0                                            Premise(F734)
	S747= CtrlB_EX=0                                            Premise(F735)
	S748= CtrlALUOut_MEM=0                                      Premise(F736)
	S749= CtrlALUOut_DMMU1=0                                    Premise(F737)
	S750= CtrlALUOut_DMMU2=0                                    Premise(F738)
	S751= CtrlALUOut_WB=0                                       Premise(F739)
	S752= CtrlA_MEM=0                                           Premise(F740)
	S753= CtrlA_WB=0                                            Premise(F741)
	S754= CtrlB_MEM=0                                           Premise(F742)
	S755= CtrlB_WB=0                                            Premise(F743)
	S756= CtrlICache=0                                          Premise(F744)
	S757= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S621,S756)
	S758= CtrlIMMU=0                                            Premise(F745)
	S759= CtrlIR_DMMU1=0                                        Premise(F746)
	S760= CtrlIR_DMMU2=0                                        Premise(F747)
	S761= CtrlIR_EX=0                                           Premise(F748)
	S762= CtrlIR_ID=0                                           Premise(F749)
	S763= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S627,S762)
	S764= CtrlIR_IMMU=0                                         Premise(F750)
	S765= CtrlIR_MEM=0                                          Premise(F751)
	S766= CtrlIR_WB=0                                           Premise(F752)
	S767= CtrlGPR=1                                             Premise(F753)
	S768= CtrlIAddrReg=0                                        Premise(F754)
	S769= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S634,S768)
	S770= CtrlPC=0                                              Premise(F755)
	S771= CtrlPCInc=0                                           Premise(F756)
	S772= PC[CIA]=addr                                          PC-Hold(S637,S771)
	S773= PC[Out]=addr+4                                        PC-Hold(S638,S770,S771)
	S774= CtrlIMem=0                                            Premise(F757)
	S775= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S640,S774)
	S776= CtrlICacheReg=0                                       Premise(F758)
	S777= CtrlASIDIn=0                                          Premise(F759)
	S778= CtrlCP0=0                                             Premise(F760)
	S779= CP0[ASID]=pid                                         CP0-Hold(S644,S778)
	S780= CtrlEPCIn=0                                           Premise(F761)
	S781= CtrlExCodeIn=0                                        Premise(F762)
	S782= CtrlIRMux=0                                           Premise(F763)

POST	S757= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S621,S756)
	S763= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S627,S762)
	S769= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S634,S768)
	S772= PC[CIA]=addr                                          PC-Hold(S637,S771)
	S773= PC[Out]=addr+4                                        PC-Hold(S638,S770,S771)
	S775= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S640,S774)
	S779= CP0[ASID]=pid                                         CP0-Hold(S644,S778)

