A synthesizable Verilog implementation of pipelined MIPS
==
Supported instructions:
![alt text](http://url/to/img.png)
