#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x561e4f925e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561e4f8f6d90 .scope module, "fifo_tb" "fifo_tb" 3 4;
 .timescale -9 -12;
v0x561e4f9639b0_0 .var "clk_in", 0 0;
v0x561e4f963a70_0 .net "data_out", 31 0, v0x561e4f962e40_0;  1 drivers
v0x561e4f963b40_0 .var "deq", 0 0;
v0x561e4f963c40_0 .net "empty", 0 0, v0x561e4f962ff0_0;  1 drivers
v0x561e4f963d10_0 .var "enq", 0 0;
v0x561e4f963db0_0 .var "enq_data", 31 0;
v0x561e4f963e80_0 .net "full", 0 0, v0x561e4f9632a0_0;  1 drivers
v0x561e4f963f50_0 .var "rst_in", 0 0;
v0x561e4f964020_0 .net "valid_out", 0 0, v0x561e4f9636a0_0;  1 drivers
S_0x561e4f8f6f20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 55, 3 55 0, S_0x561e4f8f6d90;
 .timescale -9 -12;
v0x561e4f8f70b0_0 .var/2s "i", 31 0;
S_0x561e4f961970 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 79, 3 79 0, S_0x561e4f8f6d90;
 .timescale -9 -12;
v0x561e4f961b70_0 .var/2s "i", 31 0;
S_0x561e4f961c50 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 91, 3 91 0, S_0x561e4f8f6d90;
 .timescale -9 -12;
v0x561e4f961e30_0 .var/2s "i", 31 0;
S_0x561e4f961f10 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 104, 3 104 0, S_0x561e4f8f6d90;
 .timescale -9 -12;
v0x561e4f9620f0_0 .var/2s "i", 31 0;
S_0x561e4f9621f0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 116, 3 116 0, S_0x561e4f8f6d90;
 .timescale -9 -12;
v0x561e4f962420_0 .var/2s "i", 31 0;
S_0x561e4f962520 .scope module, "Q" "FIFO" 3 19, 4 4 0, S_0x561e4f8f6d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq";
    .port_info 3 /INPUT 32 "enq_data";
    .port_info 4 /INPUT 1 "enq";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x561e4f929550 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
P_0x561e4f929590 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x561e4f962ca0 .array "Q", 0 7, 31 0;
v0x561e4f962d80_0 .net "clk_in", 0 0, v0x561e4f9639b0_0;  1 drivers
v0x561e4f962e40_0 .var "data_out", 31 0;
v0x561e4f962f30_0 .net "deq", 0 0, v0x561e4f963b40_0;  1 drivers
v0x561e4f962ff0_0 .var "empty", 0 0;
v0x561e4f963100_0 .net "enq", 0 0, v0x561e4f963d10_0;  1 drivers
v0x561e4f9631c0_0 .net "enq_data", 31 0, v0x561e4f963db0_0;  1 drivers
v0x561e4f9632a0_0 .var "full", 0 0;
v0x561e4f963360_0 .var "read_ptr", 3 0;
v0x561e4f963440_0 .net "rst_in", 0 0, v0x561e4f963f50_0;  1 drivers
v0x561e4f963500 .array "valid", 0 7, 0 0;
v0x561e4f9636a0_0 .var "valid_out", 0 0;
v0x561e4f963760_0 .var "write_ptr", 3 0;
E_0x561e4f93fc70 .event posedge, v0x561e4f962d80_0;
v0x561e4f963500_0 .array/port v0x561e4f963500, 0;
v0x561e4f963500_1 .array/port v0x561e4f963500, 1;
E_0x561e4f93d620/0 .event edge, v0x561e4f963360_0, v0x561e4f963760_0, v0x561e4f963500_0, v0x561e4f963500_1;
v0x561e4f963500_2 .array/port v0x561e4f963500, 2;
v0x561e4f963500_3 .array/port v0x561e4f963500, 3;
v0x561e4f963500_4 .array/port v0x561e4f963500, 4;
v0x561e4f963500_5 .array/port v0x561e4f963500, 5;
E_0x561e4f93d620/1 .event edge, v0x561e4f963500_2, v0x561e4f963500_3, v0x561e4f963500_4, v0x561e4f963500_5;
v0x561e4f963500_6 .array/port v0x561e4f963500, 6;
v0x561e4f963500_7 .array/port v0x561e4f963500, 7;
E_0x561e4f93d620/2 .event edge, v0x561e4f963500_6, v0x561e4f963500_7;
E_0x561e4f93d620 .event/or E_0x561e4f93d620/0, E_0x561e4f93d620/1, E_0x561e4f93d620/2;
S_0x561e4f9629a0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 4 27, 4 27 0, S_0x561e4f962520;
 .timescale -9 -12;
v0x561e4f962ba0_0 .var/2s "i", 31 0;
    .scope S_0x561e4f962520;
T_0 ;
Ewait_0 .event/or E_0x561e4f93d620, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x561e4f963360_0;
    %load/vec4 v0x561e4f963760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561e4f963360_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561e4f963500, 4;
    %nor/r;
    %and;
    %store/vec4 v0x561e4f962ff0_0, 0, 1;
    %load/vec4 v0x561e4f963360_0;
    %load/vec4 v0x561e4f963760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561e4f963360_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561e4f963500, 4;
    %and;
    %store/vec4 v0x561e4f9632a0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561e4f962520;
T_1 ;
    %wait E_0x561e4f93fc70;
    %load/vec4 v0x561e4f963440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x561e4f9629a0;
    %jmp t_0;
    .scope S_0x561e4f9629a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e4f962ba0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x561e4f962ba0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x561e4f962ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561e4f962ca0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x561e4f962ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561e4f963500, 0, 4;
    %load/vec4 v0x561e4f962ba0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561e4f962ba0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x561e4f962520;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561e4f962e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e4f9632a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e4f962ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561e4f963360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561e4f963760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e4f9636a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561e4f962f30_0;
    %load/vec4 v0x561e4f962ff0_0;
    %nor/r;
    %and;
    %load/vec4 v0x561e4f963360_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561e4f963500, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x561e4f963360_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561e4f962ca0, 4;
    %assign/vec4 v0x561e4f962e40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561e4f9636a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561e4f963360_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561e4f963500, 0, 4;
    %load/vec4 v0x561e4f963360_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x561e4f963360_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x561e4f963360_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561e4f9636a0_0, 0;
T_1.5 ;
    %load/vec4 v0x561e4f963100_0;
    %load/vec4 v0x561e4f9632a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x561e4f963760_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561e4f963500, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x561e4f9631c0_0;
    %load/vec4 v0x561e4f963760_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561e4f962ca0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x561e4f963760_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561e4f963500, 0, 4;
    %load/vec4 v0x561e4f963760_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_1.10, 8;
    %load/vec4 v0x561e4f963760_0;
    %addi 1, 0, 4;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %assign/vec4 v0x561e4f963760_0, 0;
T_1.8 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561e4f8f6d90;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x561e4f9639b0_0;
    %nor/r;
    %store/vec4 v0x561e4f9639b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561e4f8f6d90;
T_3 ;
    %vpi_call/w 3 40 "$dumpfile", "fifo_tb.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561e4f8f6d90 {0 0 0};
    %vpi_call/w 3 42 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f9639b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963d10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e4f963db0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561e4f963f50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963f50_0, 0, 1;
    %fork t_3, S_0x561e4f8f6f20;
    %jmp t_2;
    .scope S_0x561e4f8f6f20;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e4f8f70b0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x561e4f8f70b0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561e4f963d10_0, 0, 1;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x561e4f963db0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963d10_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561e4f963d10_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x561e4f963db0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963d10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561e4f963b40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963b40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561e4f963b40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963b40_0, 0, 1;
    %load/vec4 v0x561e4f8f70b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561e4f8f70b0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0x561e4f8f6d90;
t_2 %join;
    %fork t_5, S_0x561e4f961970;
    %jmp t_4;
    .scope S_0x561e4f961970;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e4f961b70_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x561e4f961b70_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v0x561e4f963e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561e4f963d10_0, 0, 1;
    %load/vec4 v0x561e4f961b70_0;
    %store/vec4 v0x561e4f963db0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963d10_0, 0, 1;
T_3.4 ;
    %load/vec4 v0x561e4f961b70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561e4f961b70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x561e4f8f6d90;
t_4 %join;
    %fork t_7, S_0x561e4f961c50;
    %jmp t_6;
    .scope S_0x561e4f961c50;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e4f961e30_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x561e4f961e30_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x561e4f963c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561e4f963b40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963b40_0, 0, 1;
T_3.8 ;
    %load/vec4 v0x561e4f961e30_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561e4f961e30_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %end;
    .scope S_0x561e4f8f6d90;
t_6 %join;
    %fork t_9, S_0x561e4f961f10;
    %jmp t_8;
    .scope S_0x561e4f961f10;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e4f9620f0_0, 0, 32;
T_3.10 ;
    %load/vec4 v0x561e4f9620f0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.11, 5;
    %load/vec4 v0x561e4f963e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561e4f963d10_0, 0, 1;
    %load/vec4 v0x561e4f9620f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561e4f963db0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963d10_0, 0, 1;
T_3.12 ;
    %load/vec4 v0x561e4f9620f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561e4f9620f0_0, 0, 32;
    %jmp T_3.10;
T_3.11 ;
    %end;
    .scope S_0x561e4f8f6d90;
t_8 %join;
    %fork t_11, S_0x561e4f9621f0;
    %jmp t_10;
    .scope S_0x561e4f9621f0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561e4f962420_0, 0, 32;
T_3.14 ;
    %load/vec4 v0x561e4f962420_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_3.15, 5;
    %load/vec4 v0x561e4f963c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561e4f963b40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561e4f963b40_0, 0, 1;
T_3.16 ;
    %load/vec4 v0x561e4f962420_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x561e4f962420_0, 0, 32;
    %jmp T_3.14;
T_3.15 ;
    %end;
    .scope S_0x561e4f8f6d90;
t_10 %join;
    %delay 500000, 0;
    %vpi_call/w 3 127 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 128 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/fifo_tb.sv";
    "hdl/fifo.sv";
