
MINI_SDV_SYSTEM_MAIN_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000186  00800100  000026ee  00002782  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000026ee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000285  00800286  00800286  00002908  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002908  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002964  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002c0  00000000  00000000  000029a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003cad  00000000  00000000  00002c60  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000144a  00000000  00000000  0000690d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001c8b  00000000  00000000  00007d57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000067c  00000000  00000000  000099e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c30  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d8e  00000000  00000000  0000ac90  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b0  00000000  00000000  0000ca1e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	4b c0       	rjmp	.+150    	; 0x98 <__ctors_end>
       2:	00 00       	nop
       4:	67 c0       	rjmp	.+206    	; 0xd4 <__bad_interrupt>
       6:	00 00       	nop
       8:	65 c0       	rjmp	.+202    	; 0xd4 <__bad_interrupt>
       a:	00 00       	nop
       c:	63 c0       	rjmp	.+198    	; 0xd4 <__bad_interrupt>
       e:	00 00       	nop
      10:	61 c0       	rjmp	.+194    	; 0xd4 <__bad_interrupt>
      12:	00 00       	nop
      14:	5f c0       	rjmp	.+190    	; 0xd4 <__bad_interrupt>
      16:	00 00       	nop
      18:	5d c0       	rjmp	.+186    	; 0xd4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	5b c0       	rjmp	.+182    	; 0xd4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	59 c0       	rjmp	.+178    	; 0xd4 <__bad_interrupt>
      22:	00 00       	nop
      24:	57 c0       	rjmp	.+174    	; 0xd4 <__bad_interrupt>
      26:	00 00       	nop
      28:	55 c0       	rjmp	.+170    	; 0xd4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	53 c0       	rjmp	.+166    	; 0xd4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	51 c0       	rjmp	.+162    	; 0xd4 <__bad_interrupt>
      32:	00 00       	nop
      34:	4f c0       	rjmp	.+158    	; 0xd4 <__bad_interrupt>
      36:	00 00       	nop
      38:	4d c0       	rjmp	.+154    	; 0xd4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	4b c0       	rjmp	.+150    	; 0xd4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	49 c0       	rjmp	.+146    	; 0xd4 <__bad_interrupt>
      42:	00 00       	nop
      44:	47 c0       	rjmp	.+142    	; 0xd4 <__bad_interrupt>
      46:	00 00       	nop
      48:	93 c4       	rjmp	.+2342   	; 0x970 <__vector_18>
      4a:	00 00       	nop
      4c:	b9 c4       	rjmp	.+2418   	; 0x9c0 <__vector_19>
      4e:	00 00       	nop
      50:	41 c0       	rjmp	.+130    	; 0xd4 <__bad_interrupt>
      52:	00 00       	nop
      54:	3f c0       	rjmp	.+126    	; 0xd4 <__bad_interrupt>
      56:	00 00       	nop
      58:	3d c0       	rjmp	.+122    	; 0xd4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	3b c0       	rjmp	.+118    	; 0xd4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	39 c0       	rjmp	.+114    	; 0xd4 <__bad_interrupt>
      62:	00 00       	nop
      64:	37 c0       	rjmp	.+110    	; 0xd4 <__bad_interrupt>
      66:	00 00       	nop
      68:	35 c0       	rjmp	.+106    	; 0xd4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	33 c0       	rjmp	.+102    	; 0xd4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	31 c0       	rjmp	.+98     	; 0xd4 <__bad_interrupt>
      72:	00 00       	nop
      74:	2f c0       	rjmp	.+94     	; 0xd4 <__bad_interrupt>
      76:	00 00       	nop
      78:	8d c3       	rjmp	.+1818   	; 0x794 <__vector_30>
      7a:	00 00       	nop
      7c:	b4 c3       	rjmp	.+1896   	; 0x7e6 <__vector_31>
      7e:	00 00       	nop
      80:	29 c0       	rjmp	.+82     	; 0xd4 <__bad_interrupt>
      82:	00 00       	nop
      84:	27 c0       	rjmp	.+78     	; 0xd4 <__bad_interrupt>
      86:	00 00       	nop
      88:	25 c0       	rjmp	.+74     	; 0xd4 <__bad_interrupt>
	...

0000008c <__trampolines_end>:
      8c:	63 64       	ori	r22, 0x43	; 67
      8e:	69 6e       	ori	r22, 0xE9	; 233
      90:	6f 70       	andi	r22, 0x0F	; 15
      92:	73 75       	andi	r23, 0x53	; 83
      94:	78 58       	subi	r23, 0x88	; 136
      96:	5b 00       	.word	0x005b	; ????

00000098 <__ctors_end>:
      98:	11 24       	eor	r1, r1
      9a:	1f be       	out	0x3f, r1	; 63
      9c:	cf ef       	ldi	r28, 0xFF	; 255
      9e:	d0 e1       	ldi	r29, 0x10	; 16
      a0:	de bf       	out	0x3e, r29	; 62
      a2:	cd bf       	out	0x3d, r28	; 61

000000a4 <__do_copy_data>:
      a4:	12 e0       	ldi	r17, 0x02	; 2
      a6:	a0 e0       	ldi	r26, 0x00	; 0
      a8:	b1 e0       	ldi	r27, 0x01	; 1
      aa:	ee ee       	ldi	r30, 0xEE	; 238
      ac:	f6 e2       	ldi	r31, 0x26	; 38
      ae:	00 e0       	ldi	r16, 0x00	; 0
      b0:	0b bf       	out	0x3b, r16	; 59
      b2:	02 c0       	rjmp	.+4      	; 0xb8 <__do_copy_data+0x14>
      b4:	07 90       	elpm	r0, Z+
      b6:	0d 92       	st	X+, r0
      b8:	a6 38       	cpi	r26, 0x86	; 134
      ba:	b1 07       	cpc	r27, r17
      bc:	d9 f7       	brne	.-10     	; 0xb4 <__do_copy_data+0x10>

000000be <__do_clear_bss>:
      be:	25 e0       	ldi	r18, 0x05	; 5
      c0:	a6 e8       	ldi	r26, 0x86	; 134
      c2:	b2 e0       	ldi	r27, 0x02	; 2
      c4:	01 c0       	rjmp	.+2      	; 0xc8 <.do_clear_bss_start>

000000c6 <.do_clear_bss_loop>:
      c6:	1d 92       	st	X+, r1

000000c8 <.do_clear_bss_start>:
      c8:	ab 30       	cpi	r26, 0x0B	; 11
      ca:	b2 07       	cpc	r27, r18
      cc:	e1 f7       	brne	.-8      	; 0xc6 <.do_clear_bss_loop>
      ce:	bb d4       	rcall	.+2422   	; 0xa46 <main>
      d0:	0c 94 75 13 	jmp	0x26ea	; 0x26ea <_exit>

000000d4 <__bad_interrupt>:
      d4:	95 cf       	rjmp	.-214    	; 0x0 <__vectors>

000000d6 <Control_UpdateFromDistance>:
	
}

void Control_UpdateFromDistance(void)
{
	uint16_t d= sdv_sys.distance_cm;
      d6:	60 91 f2 04 	lds	r22, 0x04F2	; 0x8004f2 <sdv_sys+0x4>
      da:	70 91 f3 04 	lds	r23, 0x04F3	; 0x8004f3 <sdv_sys+0x5>
      de:	80 91 f4 04 	lds	r24, 0x04F4	; 0x8004f4 <sdv_sys+0x6>
      e2:	90 91 f5 04 	lds	r25, 0x04F5	; 0x8004f5 <sdv_sys+0x7>
      e6:	0e 94 0c 0b 	call	0x1618	; 0x1618 <__fixunssfsi>
	
	if(d<=parameter.D_Emergency)
      ea:	80 91 eb 04 	lds	r24, 0x04EB	; 0x8004eb <parameter+0xa>
      ee:	90 91 ec 04 	lds	r25, 0x04EC	; 0x8004ec <parameter+0xb>
      f2:	86 17       	cp	r24, r22
      f4:	97 07       	cpc	r25, r23
      f6:	20 f0       	brcs	.+8      	; 0x100 <Control_UpdateFromDistance+0x2a>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;		
      f8:	83 e0       	ldi	r24, 0x03	; 3
      fa:	80 93 ef 04 	sts	0x04EF, r24	; 0x8004ef <sdv_sys+0x1>
      fe:	08 95       	ret
	}
	else if(d<=parameter.D_caution)
     100:	80 91 e9 04 	lds	r24, 0x04E9	; 0x8004e9 <parameter+0x8>
     104:	90 91 ea 04 	lds	r25, 0x04EA	; 0x8004ea <parameter+0x9>
     108:	86 17       	cp	r24, r22
     10a:	97 07       	cpc	r25, r23
     10c:	20 f0       	brcs	.+8      	; 0x116 <Control_UpdateFromDistance+0x40>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
     10e:	82 e0       	ldi	r24, 0x02	; 2
     110:	80 93 ef 04 	sts	0x04EF, r24	; 0x8004ef <sdv_sys+0x1>
     114:	08 95       	ret
	}
	else
	{
		
		if(sdv_sys.last_motor_cmd == SPEED_DOWN)
     116:	80 91 f0 04 	lds	r24, 0x04F0	; 0x8004f0 <sdv_sys+0x2>
     11a:	82 30       	cpi	r24, 0x02	; 2
     11c:	21 f4       	brne	.+8      	; 0x126 <Control_UpdateFromDistance+0x50>
			sdv_sys.motor_cmd=SPEED_UP;
     11e:	81 e0       	ldi	r24, 0x01	; 1
     120:	80 93 ef 04 	sts	0x04EF, r24	; 0x8004ef <sdv_sys+0x1>
     124:	08 95       	ret
		else if(sdv_sys.last_motor_cmd == MOTOR_STOP)
     126:	83 30       	cpi	r24, 0x03	; 3
     128:	21 f4       	brne	.+8      	; 0x132 <Control_UpdateFromDistance+0x5c>
			sdv_sys.motor_cmd=SPEED_DOWN;
     12a:	82 e0       	ldi	r24, 0x02	; 2
     12c:	80 93 ef 04 	sts	0x04EF, r24	; 0x8004ef <sdv_sys+0x1>
     130:	08 95       	ret
		else
			sdv_sys.motor_cmd=SPEED_STAY;
     132:	84 e0       	ldi	r24, 0x04	; 4
     134:	80 93 ef 04 	sts	0x04EF, r24	; 0x8004ef <sdv_sys+0x1>
     138:	08 95       	ret

0000013a <Control_UpdateFromFCW>:
	
	
}
void Control_UpdateFromFCW(void)
{
	fcw_states state= sdv_sys.fcw_state;
     13a:	80 91 06 05 	lds	r24, 0x0506	; 0x800506 <sdv_sys+0x18>
	static unsigned int safe_cnt=0;
	static uint8_t restarted = 0; // 재출발 완료 플래그
	if(state != FCW_SAFE){
     13e:	88 23       	and	r24, r24
     140:	31 f0       	breq	.+12     	; 0x14e <Control_UpdateFromFCW+0x14>
		safe_cnt = 0;
     142:	10 92 88 02 	sts	0x0288, r1	; 0x800288 <safe_cnt.1682+0x1>
     146:	10 92 87 02 	sts	0x0287, r1	; 0x800287 <safe_cnt.1682>
		restarted = 0;
     14a:	10 92 86 02 	sts	0x0286, r1	; 0x800286 <__data_end>
	}

	if(state==FCW_DANGER)
     14e:	82 30       	cpi	r24, 0x02	; 2
     150:	21 f4       	brne	.+8      	; 0x15a <Control_UpdateFromFCW+0x20>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;
     152:	83 e0       	ldi	r24, 0x03	; 3
     154:	80 93 ef 04 	sts	0x04EF, r24	; 0x8004ef <sdv_sys+0x1>
     158:	08 95       	ret
		//sdv_sys.mode=MODE_EMERGENCY;
	}
	else if(state==FCW_WARNING)
     15a:	81 30       	cpi	r24, 0x01	; 1
     15c:	21 f4       	brne	.+8      	; 0x166 <Control_UpdateFromFCW+0x2c>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
     15e:	82 e0       	ldi	r24, 0x02	; 2
     160:	80 93 ef 04 	sts	0x04EF, r24	; 0x8004ef <sdv_sys+0x1>
     164:	08 95       	ret
		//if(sdv_sys.mode != MODE_EMERGENCY)
			//sdv_sys.mode=MODE_AUTO;
	}
	else if(state== FCW_SAFE)
     166:	81 11       	cpse	r24, r1
     168:	1e c0       	rjmp	.+60     	; 0x1a6 <Control_UpdateFromFCW+0x6c>
	{
		if(!restarted){
     16a:	80 91 86 02 	lds	r24, 0x0286	; 0x800286 <__data_end>
     16e:	81 11       	cpse	r24, r1
     170:	18 c0       	rjmp	.+48     	; 0x1a2 <Control_UpdateFromFCW+0x68>
			if(safe_cnt < parameter.Safe_Cnt){
     172:	20 91 ed 04 	lds	r18, 0x04ED	; 0x8004ed <parameter+0xc>
     176:	30 e0       	ldi	r19, 0x00	; 0
     178:	80 91 87 02 	lds	r24, 0x0287	; 0x800287 <safe_cnt.1682>
     17c:	90 91 88 02 	lds	r25, 0x0288	; 0x800288 <safe_cnt.1682+0x1>
     180:	82 17       	cp	r24, r18
     182:	93 07       	cpc	r25, r19
     184:	48 f4       	brcc	.+18     	; 0x198 <Control_UpdateFromFCW+0x5e>
				safe_cnt++;
     186:	01 96       	adiw	r24, 0x01	; 1
     188:	90 93 88 02 	sts	0x0288, r25	; 0x800288 <safe_cnt.1682+0x1>
     18c:	80 93 87 02 	sts	0x0287, r24	; 0x800287 <safe_cnt.1682>
				sdv_sys.motor_cmd = MOTOR_STOP; // 기다리는 동안 정지 유지
     190:	83 e0       	ldi	r24, 0x03	; 3
     192:	80 93 ef 04 	sts	0x04EF, r24	; 0x8004ef <sdv_sys+0x1>
     196:	08 95       	ret
			}
			else{
				Control_UpdateFromDistance();  // 재출발 1회
     198:	9e df       	rcall	.-196    	; 0xd6 <Control_UpdateFromDistance>
				restarted = 1;
     19a:	81 e0       	ldi	r24, 0x01	; 1
     19c:	80 93 86 02 	sts	0x0286, r24	; 0x800286 <__data_end>
			}
		}
		else{
			Control_UpdateFromDistance();      // 이후는 거리 기반 주행
     1a0:	08 95       	ret
     1a2:	99 cf       	rjmp	.-206    	; 0xd6 <Control_UpdateFromDistance>
     1a4:	08 95       	ret
		}
		
	}
	 else if(state == FCW_ERROR)
     1a6:	83 30       	cpi	r24, 0x03	; 3
     1a8:	11 f4       	brne	.+4      	; 0x1ae <Control_UpdateFromFCW+0x74>
	 {
		 sdv_sys.motor_cmd = MOTOR_STOP;  // 안전 기본값
     1aa:	80 93 ef 04 	sts	0x04EF, r24	; 0x8004ef <sdv_sys+0x1>
     1ae:	08 95       	ret

000001b0 <corrected_distance>:
		case FCW_ERROR:
		return "ERROR";
		default:
		return "UNKNOWN";
	}
}
     1b0:	cf 92       	push	r12
     1b2:	df 92       	push	r13
     1b4:	ef 92       	push	r14
     1b6:	ff 92       	push	r15
     1b8:	60 91 f2 04 	lds	r22, 0x04F2	; 0x8004f2 <sdv_sys+0x4>
     1bc:	70 91 f3 04 	lds	r23, 0x04F3	; 0x8004f3 <sdv_sys+0x5>
     1c0:	80 91 f4 04 	lds	r24, 0x04F4	; 0x8004f4 <sdv_sys+0x6>
     1c4:	90 91 f5 04 	lds	r25, 0x04F5	; 0x8004f5 <sdv_sys+0x7>
     1c8:	20 e0       	ldi	r18, 0x00	; 0
     1ca:	30 e0       	ldi	r19, 0x00	; 0
     1cc:	40 e3       	ldi	r20, 0x30	; 48
     1ce:	51 e4       	ldi	r21, 0x41	; 65
     1d0:	0e 94 36 0a 	call	0x146c	; 0x146c <__subsf3>
     1d4:	6b 01       	movw	r12, r22
     1d6:	7c 01       	movw	r14, r24
     1d8:	20 e0       	ldi	r18, 0x00	; 0
     1da:	30 e0       	ldi	r19, 0x00	; 0
     1dc:	a9 01       	movw	r20, r18
     1de:	0e 94 9b 0a 	call	0x1536	; 0x1536 <__cmpsf2>
     1e2:	88 23       	and	r24, r24
     1e4:	1c f4       	brge	.+6      	; 0x1ec <corrected_distance+0x3c>
     1e6:	c1 2c       	mov	r12, r1
     1e8:	d1 2c       	mov	r13, r1
     1ea:	76 01       	movw	r14, r12
     1ec:	c0 92 f2 04 	sts	0x04F2, r12	; 0x8004f2 <sdv_sys+0x4>
     1f0:	d0 92 f3 04 	sts	0x04F3, r13	; 0x8004f3 <sdv_sys+0x5>
     1f4:	e0 92 f4 04 	sts	0x04F4, r14	; 0x8004f4 <sdv_sys+0x6>
     1f8:	f0 92 f5 04 	sts	0x04F5, r15	; 0x8004f5 <sdv_sys+0x7>
     1fc:	ff 90       	pop	r15
     1fe:	ef 90       	pop	r14
     200:	df 90       	pop	r13
     202:	cf 90       	pop	r12
     204:	08 95       	ret

00000206 <fcw_get_relative_speed>:




void fcw_get_relative_speed(void){
     206:	8f 92       	push	r8
     208:	9f 92       	push	r9
     20a:	af 92       	push	r10
     20c:	bf 92       	push	r11
     20e:	cf 92       	push	r12
     210:	df 92       	push	r13
     212:	ef 92       	push	r14
     214:	ff 92       	push	r15
     216:	cf 93       	push	r28
     218:	df 93       	push	r29
	
	// NOTE: distance update period is fixed at 100ms from SUB MCU
	float dt = 0.1;  // seconds
	float delta_distance = sdv_sys.distance_cm - sdv_sys.last_distance_cm;
     21a:	ce ee       	ldi	r28, 0xEE	; 238
     21c:	d4 e0       	ldi	r29, 0x04	; 4
     21e:	cc 80       	ldd	r12, Y+4	; 0x04
     220:	dd 80       	ldd	r13, Y+5	; 0x05
     222:	ee 80       	ldd	r14, Y+6	; 0x06
     224:	ff 80       	ldd	r15, Y+7	; 0x07
     226:	28 85       	ldd	r18, Y+8	; 0x08
     228:	39 85       	ldd	r19, Y+9	; 0x09
     22a:	4a 85       	ldd	r20, Y+10	; 0x0a
     22c:	5b 85       	ldd	r21, Y+11	; 0x0b
     22e:	c7 01       	movw	r24, r14
     230:	b6 01       	movw	r22, r12
     232:	0e 94 36 0a 	call	0x146c	; 0x146c <__subsf3>
	float v_cms = delta_distance / dt; // cm/s
     236:	2d ec       	ldi	r18, 0xCD	; 205
     238:	3c ec       	ldi	r19, 0xCC	; 204
     23a:	4c ec       	ldi	r20, 0xCC	; 204
     23c:	5d e3       	ldi	r21, 0x3D	; 61
     23e:	0e 94 9f 0a 	call	0x153e	; 0x153e <__divsf3>
	const float beta = 0.4; // 필터 계수 (0 < beta < 1)
	sdv_sys.speed_cms= beta * v_cms + (1 - beta) *sdv_sys.last_speed_cms;
     242:	2d ec       	ldi	r18, 0xCD	; 205
     244:	3c ec       	ldi	r19, 0xCC	; 204
     246:	4c ec       	ldi	r20, 0xCC	; 204
     248:	5e e3       	ldi	r21, 0x3E	; 62
     24a:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <__mulsf3>
     24e:	4b 01       	movw	r8, r22
     250:	5c 01       	movw	r10, r24
     252:	68 89       	ldd	r22, Y+16	; 0x10
     254:	79 89       	ldd	r23, Y+17	; 0x11
     256:	8a 89       	ldd	r24, Y+18	; 0x12
     258:	9b 89       	ldd	r25, Y+19	; 0x13
     25a:	2a e9       	ldi	r18, 0x9A	; 154
     25c:	39 e9       	ldi	r19, 0x99	; 153
     25e:	49 e1       	ldi	r20, 0x19	; 25
     260:	5f e3       	ldi	r21, 0x3F	; 63
     262:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <__mulsf3>
     266:	9b 01       	movw	r18, r22
     268:	ac 01       	movw	r20, r24
     26a:	c5 01       	movw	r24, r10
     26c:	b4 01       	movw	r22, r8
     26e:	0e 94 37 0a 	call	0x146e	; 0x146e <__addsf3>
     272:	6c 87       	std	Y+12, r22	; 0x0c
     274:	7d 87       	std	Y+13, r23	; 0x0d
     276:	8e 87       	std	Y+14, r24	; 0x0e
     278:	9f 87       	std	Y+15, r25	; 0x0f
	sdv_sys.last_speed_cms = sdv_sys.speed_cms;
     27a:	68 8b       	std	Y+16, r22	; 0x10
     27c:	79 8b       	std	Y+17, r23	; 0x11
     27e:	8a 8b       	std	Y+18, r24	; 0x12
     280:	9b 8b       	std	Y+19, r25	; 0x13
	sdv_sys.last_distance_cm = sdv_sys.distance_cm;
     282:	c8 86       	std	Y+8, r12	; 0x08
     284:	d9 86       	std	Y+9, r13	; 0x09
     286:	ea 86       	std	Y+10, r14	; 0x0a
     288:	fb 86       	std	Y+11, r15	; 0x0b
	

}
     28a:	df 91       	pop	r29
     28c:	cf 91       	pop	r28
     28e:	ff 90       	pop	r15
     290:	ef 90       	pop	r14
     292:	df 90       	pop	r13
     294:	cf 90       	pop	r12
     296:	bf 90       	pop	r11
     298:	af 90       	pop	r10
     29a:	9f 90       	pop	r9
     29c:	8f 90       	pop	r8
     29e:	08 95       	ret

000002a0 <fcw_get_ttc>:

float fcw_get_ttc(void){
     2a0:	cf 92       	push	r12
     2a2:	df 92       	push	r13
     2a4:	ef 92       	push	r14
     2a6:	ff 92       	push	r15
	fcw_get_relative_speed();
     2a8:	ae df       	rcall	.-164    	; 0x206 <fcw_get_relative_speed>
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=1.0;
	if (sdv_sys.speed_cms >= -v_min){
     2aa:	c0 90 fa 04 	lds	r12, 0x04FA	; 0x8004fa <sdv_sys+0xc>
     2ae:	d0 90 fb 04 	lds	r13, 0x04FB	; 0x8004fb <sdv_sys+0xd>
     2b2:	e0 90 fc 04 	lds	r14, 0x04FC	; 0x8004fc <sdv_sys+0xe>
     2b6:	f0 90 fd 04 	lds	r15, 0x04FD	; 0x8004fd <sdv_sys+0xf>
     2ba:	20 e0       	ldi	r18, 0x00	; 0
     2bc:	30 e0       	ldi	r19, 0x00	; 0
     2be:	40 e8       	ldi	r20, 0x80	; 128
     2c0:	5f eb       	ldi	r21, 0xBF	; 191
     2c2:	c7 01       	movw	r24, r14
     2c4:	b6 01       	movw	r22, r12
     2c6:	0e 94 ea 0b 	call	0x17d4	; 0x17d4 <__gesf2>
     2ca:	88 23       	and	r24, r24
     2cc:	94 f4       	brge	.+36     	; 0x2f2 <fcw_get_ttc+0x52>
		return 9999.0; // Object is moving away
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
     2ce:	60 91 f2 04 	lds	r22, 0x04F2	; 0x8004f2 <sdv_sys+0x4>
     2d2:	70 91 f3 04 	lds	r23, 0x04F3	; 0x8004f3 <sdv_sys+0x5>
     2d6:	80 91 f4 04 	lds	r24, 0x04F4	; 0x8004f4 <sdv_sys+0x6>
     2da:	90 91 f5 04 	lds	r25, 0x04F5	; 0x8004f5 <sdv_sys+0x7>
     2de:	a7 01       	movw	r20, r14
     2e0:	96 01       	movw	r18, r12
     2e2:	50 58       	subi	r21, 0x80	; 128
     2e4:	0e 94 9f 0a 	call	0x153e	; 0x153e <__divsf3>
	
	return ttc;
     2e8:	56 2f       	mov	r21, r22
     2ea:	47 2f       	mov	r20, r23
     2ec:	38 2f       	mov	r19, r24
     2ee:	29 2f       	mov	r18, r25
     2f0:	04 c0       	rjmp	.+8      	; 0x2fa <fcw_get_ttc+0x5a>
float fcw_get_ttc(void){
	fcw_get_relative_speed();
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=1.0;
	if (sdv_sys.speed_cms >= -v_min){
		return 9999.0; // Object is moving away
     2f2:	50 e0       	ldi	r21, 0x00	; 0
     2f4:	4c e3       	ldi	r20, 0x3C	; 60
     2f6:	3c e1       	ldi	r19, 0x1C	; 28
     2f8:	26 e4       	ldi	r18, 0x46	; 70
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
	
	return ttc;
     2fa:	65 2f       	mov	r22, r21
     2fc:	74 2f       	mov	r23, r20
     2fe:	83 2f       	mov	r24, r19
     300:	92 2f       	mov	r25, r18
     302:	ff 90       	pop	r15
     304:	ef 90       	pop	r14
     306:	df 90       	pop	r13
     308:	cf 90       	pop	r12
     30a:	08 95       	ret

0000030c <fcw_update>:
	sdv_sys.distance_cm=d;
	
}


void fcw_update(void){
     30c:	cf 92       	push	r12
     30e:	df 92       	push	r13
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
	
	static uint32_t danger_cnt = 0;
	
	float ttc = fcw_get_ttc();
     314:	c5 df       	rcall	.-118    	; 0x2a0 <fcw_get_ttc>
     316:	6b 01       	movw	r12, r22
     318:	7c 01       	movw	r14, r24
	sdv_sys.ttc=ttc;
     31a:	ee ee       	ldi	r30, 0xEE	; 238
     31c:	f4 e0       	ldi	r31, 0x04	; 4
     31e:	64 8b       	std	Z+20, r22	; 0x14
     320:	75 8b       	std	Z+21, r23	; 0x15
     322:	86 8b       	std	Z+22, r24	; 0x16
     324:	97 8b       	std	Z+23, r25	; 0x17
	if(sdv_sys.fcw_state==FCW_DANGER){
     326:	80 8d       	ldd	r24, Z+24	; 0x18
     328:	82 30       	cpi	r24, 0x02	; 2
     32a:	79 f5       	brne	.+94     	; 0x38a <fcw_update+0x7e>
		if(danger_cnt > 0){			
     32c:	80 91 89 02 	lds	r24, 0x0289	; 0x800289 <danger_cnt.2504>
     330:	90 91 8a 02 	lds	r25, 0x028A	; 0x80028a <danger_cnt.2504+0x1>
     334:	a0 91 8b 02 	lds	r26, 0x028B	; 0x80028b <danger_cnt.2504+0x2>
     338:	b0 91 8c 02 	lds	r27, 0x028C	; 0x80028c <danger_cnt.2504+0x3>
     33c:	00 97       	sbiw	r24, 0x00	; 0
     33e:	a1 05       	cpc	r26, r1
     340:	b1 05       	cpc	r27, r1
     342:	61 f0       	breq	.+24     	; 0x35c <fcw_update+0x50>
			danger_cnt--;
     344:	01 97       	sbiw	r24, 0x01	; 1
     346:	a1 09       	sbc	r26, r1
     348:	b1 09       	sbc	r27, r1
     34a:	80 93 89 02 	sts	0x0289, r24	; 0x800289 <danger_cnt.2504>
     34e:	90 93 8a 02 	sts	0x028A, r25	; 0x80028a <danger_cnt.2504+0x1>
     352:	a0 93 8b 02 	sts	0x028B, r26	; 0x80028b <danger_cnt.2504+0x2>
     356:	b0 93 8c 02 	sts	0x028C, r27	; 0x80028c <danger_cnt.2504+0x3>
			return;
     35a:	52 c0       	rjmp	.+164    	; 0x400 <__LOCK_REGION_LENGTH__>
		}
	
		 if(ttc < parameter.ttc_danger && ttc > 0){
     35c:	20 91 e1 04 	lds	r18, 0x04E1	; 0x8004e1 <parameter>
     360:	30 91 e2 04 	lds	r19, 0x04E2	; 0x8004e2 <parameter+0x1>
     364:	40 91 e3 04 	lds	r20, 0x04E3	; 0x8004e3 <parameter+0x2>
     368:	50 91 e4 04 	lds	r21, 0x04E4	; 0x8004e4 <parameter+0x3>
     36c:	c7 01       	movw	r24, r14
     36e:	b6 01       	movw	r22, r12
     370:	0e 94 9b 0a 	call	0x1536	; 0x1536 <__cmpsf2>
     374:	88 23       	and	r24, r24
     376:	4c f4       	brge	.+18     	; 0x38a <fcw_update+0x7e>
     378:	20 e0       	ldi	r18, 0x00	; 0
     37a:	30 e0       	ldi	r19, 0x00	; 0
     37c:	a9 01       	movw	r20, r18
     37e:	c7 01       	movw	r24, r14
     380:	b6 01       	movw	r22, r12
     382:	0e 94 ea 0b 	call	0x17d4	; 0x17d4 <__gesf2>
     386:	18 16       	cp	r1, r24
     388:	dc f1       	brlt	.+118    	; 0x400 <__LOCK_REGION_LENGTH__>
			   return;
		   }
		
	}
	if (ttc < parameter.ttc_danger &&  ttc>0)
     38a:	20 91 e1 04 	lds	r18, 0x04E1	; 0x8004e1 <parameter>
     38e:	30 91 e2 04 	lds	r19, 0x04E2	; 0x8004e2 <parameter+0x1>
     392:	40 91 e3 04 	lds	r20, 0x04E3	; 0x8004e3 <parameter+0x2>
     396:	50 91 e4 04 	lds	r21, 0x04E4	; 0x8004e4 <parameter+0x3>
     39a:	c7 01       	movw	r24, r14
     39c:	b6 01       	movw	r22, r12
     39e:	0e 94 9b 0a 	call	0x1536	; 0x1536 <__cmpsf2>
     3a2:	88 23       	and	r24, r24
     3a4:	cc f4       	brge	.+50     	; 0x3d8 <fcw_update+0xcc>
     3a6:	20 e0       	ldi	r18, 0x00	; 0
     3a8:	30 e0       	ldi	r19, 0x00	; 0
     3aa:	a9 01       	movw	r20, r18
     3ac:	c7 01       	movw	r24, r14
     3ae:	b6 01       	movw	r22, r12
     3b0:	0e 94 ea 0b 	call	0x17d4	; 0x17d4 <__gesf2>
     3b4:	18 16       	cp	r1, r24
     3b6:	84 f4       	brge	.+32     	; 0x3d8 <fcw_update+0xcc>
	{
		sdv_sys.fcw_state=FCW_DANGER;
     3b8:	82 e0       	ldi	r24, 0x02	; 2
     3ba:	80 93 06 05 	sts	0x0506, r24	; 0x800506 <sdv_sys+0x18>
		danger_cnt=DANGER_RELEASE_CNT;
     3be:	88 e0       	ldi	r24, 0x08	; 8
     3c0:	90 e0       	ldi	r25, 0x00	; 0
     3c2:	a0 e0       	ldi	r26, 0x00	; 0
     3c4:	b0 e0       	ldi	r27, 0x00	; 0
     3c6:	80 93 89 02 	sts	0x0289, r24	; 0x800289 <danger_cnt.2504>
     3ca:	90 93 8a 02 	sts	0x028A, r25	; 0x80028a <danger_cnt.2504+0x1>
     3ce:	a0 93 8b 02 	sts	0x028B, r26	; 0x80028b <danger_cnt.2504+0x2>
     3d2:	b0 93 8c 02 	sts	0x028C, r27	; 0x80028c <danger_cnt.2504+0x3>
		return;
     3d6:	14 c0       	rjmp	.+40     	; 0x400 <__LOCK_REGION_LENGTH__>
	}
	if(ttc < parameter.ttc_warning){
     3d8:	20 91 e5 04 	lds	r18, 0x04E5	; 0x8004e5 <parameter+0x4>
     3dc:	30 91 e6 04 	lds	r19, 0x04E6	; 0x8004e6 <parameter+0x5>
     3e0:	40 91 e7 04 	lds	r20, 0x04E7	; 0x8004e7 <parameter+0x6>
     3e4:	50 91 e8 04 	lds	r21, 0x04E8	; 0x8004e8 <parameter+0x7>
     3e8:	c7 01       	movw	r24, r14
     3ea:	b6 01       	movw	r22, r12
     3ec:	0e 94 9b 0a 	call	0x1536	; 0x1536 <__cmpsf2>
     3f0:	88 23       	and	r24, r24
     3f2:	24 f4       	brge	.+8      	; 0x3fc <fcw_update+0xf0>
		sdv_sys.fcw_state=FCW_WARNING;
     3f4:	81 e0       	ldi	r24, 0x01	; 1
     3f6:	80 93 06 05 	sts	0x0506, r24	; 0x800506 <sdv_sys+0x18>
     3fa:	02 c0       	rjmp	.+4      	; 0x400 <__LOCK_REGION_LENGTH__>
	}
	else
		sdv_sys.fcw_state=FCW_SAFE;
     3fc:	10 92 06 05 	sts	0x0506, r1	; 0x800506 <sdv_sys+0x18>
	sdv_sys.ttc=ttc;
	
	
}
     400:	ff 90       	pop	r15
     402:	ef 90       	pop	r14
     404:	df 90       	pop	r13
     406:	cf 90       	pop	r12
     408:	08 95       	ret

0000040a <HAL_USART0_Init>:
 */ 
#include<avr/io.h>
#include "hal_uart.h"
#define F_CPU 14745600UL
void HAL_USART0_Init(uint32_t baud){
	const uint16_t ubrr0 = (F_CPU/(16UL*baud)) - 1;
     40a:	dc 01       	movw	r26, r24
     40c:	cb 01       	movw	r24, r22
     40e:	88 0f       	add	r24, r24
     410:	99 1f       	adc	r25, r25
     412:	aa 1f       	adc	r26, r26
     414:	bb 1f       	adc	r27, r27
     416:	88 0f       	add	r24, r24
     418:	99 1f       	adc	r25, r25
     41a:	aa 1f       	adc	r26, r26
     41c:	bb 1f       	adc	r27, r27
     41e:	9c 01       	movw	r18, r24
     420:	ad 01       	movw	r20, r26
     422:	22 0f       	add	r18, r18
     424:	33 1f       	adc	r19, r19
     426:	44 1f       	adc	r20, r20
     428:	55 1f       	adc	r21, r21
     42a:	22 0f       	add	r18, r18
     42c:	33 1f       	adc	r19, r19
     42e:	44 1f       	adc	r20, r20
     430:	55 1f       	adc	r21, r21
     432:	60 e0       	ldi	r22, 0x00	; 0
     434:	70 e0       	ldi	r23, 0x00	; 0
     436:	81 ee       	ldi	r24, 0xE1	; 225
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <__udivmodsi4>
     43e:	21 50       	subi	r18, 0x01	; 1
     440:	31 09       	sbc	r19, r1
	UBRR0H = (uint8_t)(ubrr0 >> 8);
     442:	30 93 90 00 	sts	0x0090, r19	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = (uint8_t)(ubrr0 & 0xFF);
     446:	29 b9       	out	0x09, r18	; 9
	UCSR0A = 0x00;
     448:	1b b8       	out	0x0b, r1	; 11
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
     44a:	88 e9       	ldi	r24, 0x98	; 152
     44c:	8a b9       	out	0x0a, r24	; 10
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
     44e:	86 e0       	ldi	r24, 0x06	; 6
     450:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     454:	08 95       	ret

00000456 <HAL_USART1_Init>:
}
/* ================= UART1 ================= */
void HAL_USART1_Init(uint32_t baud){
	const uint16_t ubrr1 = (F_CPU/(16UL*baud)) - 1;
     456:	dc 01       	movw	r26, r24
     458:	cb 01       	movw	r24, r22
     45a:	88 0f       	add	r24, r24
     45c:	99 1f       	adc	r25, r25
     45e:	aa 1f       	adc	r26, r26
     460:	bb 1f       	adc	r27, r27
     462:	88 0f       	add	r24, r24
     464:	99 1f       	adc	r25, r25
     466:	aa 1f       	adc	r26, r26
     468:	bb 1f       	adc	r27, r27
     46a:	9c 01       	movw	r18, r24
     46c:	ad 01       	movw	r20, r26
     46e:	22 0f       	add	r18, r18
     470:	33 1f       	adc	r19, r19
     472:	44 1f       	adc	r20, r20
     474:	55 1f       	adc	r21, r21
     476:	22 0f       	add	r18, r18
     478:	33 1f       	adc	r19, r19
     47a:	44 1f       	adc	r20, r20
     47c:	55 1f       	adc	r21, r21
     47e:	60 e0       	ldi	r22, 0x00	; 0
     480:	70 e0       	ldi	r23, 0x00	; 0
     482:	81 ee       	ldi	r24, 0xE1	; 225
     484:	90 e0       	ldi	r25, 0x00	; 0
     486:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <__udivmodsi4>
     48a:	21 50       	subi	r18, 0x01	; 1
     48c:	31 09       	sbc	r19, r1
	UBRR1H = (uint8_t)(ubrr1 >> 8);
     48e:	30 93 98 00 	sts	0x0098, r19	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	UBRR1L = (uint8_t)(ubrr1 & 0xFF);
     492:	20 93 99 00 	sts	0x0099, r18	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
	UCSR1A = 0x00;
     496:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
	UCSR1B = (1<<RXCIE1) | (1<<RXEN1) | (1<<TXEN1);  // RX IRQ, RX/TX enable
     49a:	88 e9       	ldi	r24, 0x98	; 152
     49c:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
	UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);              // 8N1
     4a0:	86 e0       	ldi	r24, 0x06	; 6
     4a2:	80 93 9d 00 	sts	0x009D, r24	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
     4a6:	08 95       	ret

000004a8 <HAL_USART1_Enable_Tx_Int>:
}

void HAL_USART1_Enable_Tx_Int(void){UCSR1B |= (1<<UDRIE1);}
     4a8:	ea e9       	ldi	r30, 0x9A	; 154
     4aa:	f0 e0       	ldi	r31, 0x00	; 0
     4ac:	80 81       	ld	r24, Z
     4ae:	80 62       	ori	r24, 0x20	; 32
     4b0:	80 83       	st	Z, r24
     4b2:	08 95       	ret

000004b4 <HAL_USART1_Disable_Tx_Int>:
void HAL_USART1_Disable_Tx_Int(void){UCSR1B &= ~(1<<UDRIE1);}
     4b4:	ea e9       	ldi	r30, 0x9A	; 154
     4b6:	f0 e0       	ldi	r31, 0x00	; 0
     4b8:	80 81       	ld	r24, Z
     4ba:	8f 7d       	andi	r24, 0xDF	; 223
     4bc:	80 83       	st	Z, r24
     4be:	08 95       	ret

000004c0 <HAL_USART0_Enable_Tx_Int>:
void HAL_USART0_Enable_Tx_Int(void){UCSR0B |= (1<<UDRIE0);}
     4c0:	8a b1       	in	r24, 0x0a	; 10
     4c2:	80 62       	ori	r24, 0x20	; 32
     4c4:	8a b9       	out	0x0a, r24	; 10
     4c6:	08 95       	ret

000004c8 <HAL_USART0_Disable_Tx_Int>:
     4c8:	8a b1       	in	r24, 0x0a	; 10
     4ca:	8f 7d       	andi	r24, 0xDF	; 223
     4cc:	8a b9       	out	0x0a, r24	; 10
     4ce:	08 95       	ret

000004d0 <PC_Init>:
static volatile uint8_t rx_overflow = 0;


void PC_Init(void)
{
	HAL_USART1_Init(38400);
     4d0:	60 e0       	ldi	r22, 0x00	; 0
     4d2:	76 e9       	ldi	r23, 0x96	; 150
     4d4:	80 e0       	ldi	r24, 0x00	; 0
     4d6:	90 e0       	ldi	r25, 0x00	; 0
     4d8:	be df       	rcall	.-132    	; 0x456 <HAL_USART1_Init>
	rx_idx = 0;
     4da:	10 92 11 03 	sts	0x0311, r1	; 0x800311 <rx_idx>
	tx_idx = 0;
     4de:	10 92 90 02 	sts	0x0290, r1	; 0x800290 <tx_idx>
	tx_len=0;
     4e2:	10 92 8f 02 	sts	0x028F, r1	; 0x80028f <tx_len>
	line_ready = false;
     4e6:	10 92 8e 02 	sts	0x028E, r1	; 0x80028e <line_ready>
     4ea:	08 95       	ret

000004ec <PC_ProcessTx>:
	 rx_idx = 0;
	 line_ready = false;
}

void PC_ProcessTx(void)
{
     4ec:	4f 92       	push	r4
     4ee:	5f 92       	push	r5
     4f0:	6f 92       	push	r6
     4f2:	7f 92       	push	r7
     4f4:	8f 92       	push	r8
     4f6:	9f 92       	push	r9
     4f8:	af 92       	push	r10
     4fa:	bf 92       	push	r11
     4fc:	cf 92       	push	r12
     4fe:	df 92       	push	r13
     500:	ef 92       	push	r14
     502:	ff 92       	push	r15
     504:	0f 93       	push	r16
     506:	1f 93       	push	r17
     508:	cf 93       	push	r28
     50a:	df 93       	push	r29
	// TODO: 주기적으로 STATE:MODE=...;MOTOR=...;ULTRA=...
	// 문자열 만들어서 UART0로 전송
	if (sdv_sys.ota_active) return;  
     50c:	80 91 09 05 	lds	r24, 0x0509	; 0x800509 <sdv_sys+0x1b>
     510:	81 11       	cpse	r24, r1
     512:	71 c0       	rjmp	.+226    	; 0x5f6 <PC_ProcessTx+0x10a>
	uint16_t ttc10;
	if (tx_len != 0) return; // 전송 중이면 무시
     514:	80 91 8f 02 	lds	r24, 0x028F	; 0x80028f <tx_len>
     518:	81 11       	cpse	r24, r1
     51a:	6d c0       	rjmp	.+218    	; 0x5f6 <PC_ProcessTx+0x10a>

	
	cli();
     51c:	f8 94       	cli
	ttc10=sdv_sys.ttc*10;
     51e:	ce ee       	ldi	r28, 0xEE	; 238
     520:	d4 e0       	ldi	r29, 0x04	; 4
     522:	6c 89       	ldd	r22, Y+20	; 0x14
     524:	7d 89       	ldd	r23, Y+21	; 0x15
     526:	8e 89       	ldd	r24, Y+22	; 0x16
     528:	9f 89       	ldd	r25, Y+23	; 0x17
     52a:	20 e0       	ldi	r18, 0x00	; 0
     52c:	30 e0       	ldi	r19, 0x00	; 0
     52e:	40 e2       	ldi	r20, 0x20	; 32
     530:	51 e4       	ldi	r21, 0x41	; 65
     532:	0e 94 ee 0b 	call	0x17dc	; 0x17dc <__mulsf3>
     536:	0e 94 0c 0b 	call	0x1618	; 0x1618 <__fixunssfsi>
     53a:	6b 01       	movw	r12, r22
     53c:	7c 01       	movw	r14, r24
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
	(int)sdv_sys.speed_cms,
	(unsigned int)sdv_sys.fcw_state,
     53e:	48 8d       	ldd	r20, Y+24	; 0x18
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
	(int)sdv_sys.speed_cms,
     540:	4c 84       	ldd	r4, Y+12	; 0x0c
     542:	5d 84       	ldd	r5, Y+13	; 0x0d
     544:	6e 84       	ldd	r6, Y+14	; 0x0e
     546:	7f 84       	ldd	r7, Y+15	; 0x0f
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
     548:	09 81       	ldd	r16, Y+1	; 0x01
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
     54a:	18 81       	ld	r17, Y
	
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
     54c:	8c 80       	ldd	r8, Y+4	; 0x04
     54e:	9d 80       	ldd	r9, Y+5	; 0x05
     550:	ae 80       	ldd	r10, Y+6	; 0x06
     552:	bf 80       	ldd	r11, Y+7	; 0x07
	if (tx_len != 0) return; // 전송 중이면 무시

	
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
     554:	9b 01       	movw	r18, r22
     556:	ad ec       	ldi	r26, 0xCD	; 205
     558:	bc ec       	ldi	r27, 0xCC	; 204
     55a:	0e 94 86 0c 	call	0x190c	; 0x190c <__umulhisi3>
     55e:	96 95       	lsr	r25
     560:	87 95       	ror	r24
     562:	96 95       	lsr	r25
     564:	87 95       	ror	r24
     566:	96 95       	lsr	r25
     568:	87 95       	ror	r24
     56a:	9c 01       	movw	r18, r24
     56c:	22 0f       	add	r18, r18
     56e:	33 1f       	adc	r19, r19
     570:	88 0f       	add	r24, r24
     572:	99 1f       	adc	r25, r25
     574:	88 0f       	add	r24, r24
     576:	99 1f       	adc	r25, r25
     578:	88 0f       	add	r24, r24
     57a:	99 1f       	adc	r25, r25
     57c:	82 0f       	add	r24, r18
     57e:	93 1f       	adc	r25, r19
     580:	96 01       	movw	r18, r12
     582:	28 1b       	sub	r18, r24
     584:	39 0b       	sbc	r19, r25
     586:	c9 01       	movw	r24, r18
     588:	9f 93       	push	r25
     58a:	2f 93       	push	r18
     58c:	96 01       	movw	r18, r12
     58e:	0e 94 86 0c 	call	0x190c	; 0x190c <__umulhisi3>
     592:	96 95       	lsr	r25
     594:	87 95       	ror	r24
     596:	96 95       	lsr	r25
     598:	87 95       	ror	r24
     59a:	96 95       	lsr	r25
     59c:	87 95       	ror	r24
     59e:	9f 93       	push	r25
     5a0:	8f 93       	push	r24
     5a2:	1f 92       	push	r1
     5a4:	4f 93       	push	r20
     5a6:	c3 01       	movw	r24, r6
     5a8:	b2 01       	movw	r22, r4
     5aa:	0e 94 07 0b 	call	0x160e	; 0x160e <__fixsfsi>
     5ae:	7f 93       	push	r23
     5b0:	6f 93       	push	r22
     5b2:	1f 92       	push	r1
     5b4:	0f 93       	push	r16
     5b6:	1f 92       	push	r1
     5b8:	1f 93       	push	r17
     5ba:	c5 01       	movw	r24, r10
     5bc:	b4 01       	movw	r22, r8
     5be:	0e 94 0c 0b 	call	0x1618	; 0x1618 <__fixunssfsi>
     5c2:	7f 93       	push	r23
     5c4:	6f 93       	push	r22
     5c6:	80 e0       	ldi	r24, 0x00	; 0
     5c8:	91 e0       	ldi	r25, 0x01	; 1
     5ca:	9f 93       	push	r25
     5cc:	8f 93       	push	r24
     5ce:	81 e9       	ldi	r24, 0x91	; 145
     5d0:	92 e0       	ldi	r25, 0x02	; 2
     5d2:	9f 93       	push	r25
     5d4:	8f 93       	push	r24
     5d6:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <sprintf>
     5da:	80 93 8f 02 	sts	0x028F, r24	; 0x80028f <tx_len>
	(unsigned int)sdv_sys.fcw_state,
	(ttc10/10),
	(ttc10%10));
	

	tx_idx = 0;
     5de:	10 92 90 02 	sts	0x0290, r1	; 0x800290 <tx_idx>
	HAL_USART1_Enable_Tx_Int();
     5e2:	62 df       	rcall	.-316    	; 0x4a8 <HAL_USART1_Enable_Tx_Int>

	sei();
     5e4:	78 94       	sei
     5e6:	8d b7       	in	r24, 0x3d	; 61
     5e8:	9e b7       	in	r25, 0x3e	; 62
     5ea:	42 96       	adiw	r24, 0x12	; 18
     5ec:	0f b6       	in	r0, 0x3f	; 63
     5ee:	f8 94       	cli
     5f0:	9e bf       	out	0x3e, r25	; 62
     5f2:	0f be       	out	0x3f, r0	; 63
     5f4:	8d bf       	out	0x3d, r24	; 61
}
     5f6:	df 91       	pop	r29
     5f8:	cf 91       	pop	r28
     5fa:	1f 91       	pop	r17
     5fc:	0f 91       	pop	r16
     5fe:	ff 90       	pop	r15
     600:	ef 90       	pop	r14
     602:	df 90       	pop	r13
     604:	cf 90       	pop	r12
     606:	bf 90       	pop	r11
     608:	af 90       	pop	r10
     60a:	9f 90       	pop	r9
     60c:	8f 90       	pop	r8
     60e:	7f 90       	pop	r7
     610:	6f 90       	pop	r6
     612:	5f 90       	pop	r5
     614:	4f 90       	pop	r4
     616:	08 95       	ret

00000618 <PC_OnRxByte>:

// ISR glue
void PC_OnRxByte(uint8_t data)
{
	if (data == '\r') return; // CR 제거
     618:	8d 30       	cpi	r24, 0x0D	; 13
     61a:	01 f1       	breq	.+64     	; 0x65c <PC_OnRxByte+0x44>

	if (data == '\n') {
     61c:	8a 30       	cpi	r24, 0x0A	; 10
     61e:	51 f4       	brne	.+20     	; 0x634 <PC_OnRxByte+0x1c>
		rx_line[rx_idx] = '\0';
     620:	e0 91 11 03 	lds	r30, 0x0311	; 0x800311 <rx_idx>
     624:	f0 e0       	ldi	r31, 0x00	; 0
     626:	ee 5e       	subi	r30, 0xEE	; 238
     628:	fc 4f       	sbci	r31, 0xFC	; 252
     62a:	10 82       	st	Z, r1
		line_ready = true;
     62c:	81 e0       	ldi	r24, 0x01	; 1
     62e:	80 93 8e 02 	sts	0x028E, r24	; 0x80028e <line_ready>
		return;
     632:	08 95       	ret
	}

	if (rx_overflow) {
     634:	90 91 8d 02 	lds	r25, 0x028D	; 0x80028d <rx_overflow>
     638:	91 11       	cpse	r25, r1
     63a:	10 c0       	rjmp	.+32     	; 0x65c <PC_OnRxByte+0x44>
		// overflow 상태면 newline 나올 때까지 버림
		return;
	}

	if (rx_idx < sizeof(rx_line) - 1) {
     63c:	e0 91 11 03 	lds	r30, 0x0311	; 0x800311 <rx_idx>
     640:	ef 3f       	cpi	r30, 0xFF	; 255
     642:	49 f0       	breq	.+18     	; 0x656 <PC_OnRxByte+0x3e>
		rx_line[rx_idx++] = data;
     644:	91 e0       	ldi	r25, 0x01	; 1
     646:	9e 0f       	add	r25, r30
     648:	90 93 11 03 	sts	0x0311, r25	; 0x800311 <rx_idx>
     64c:	f0 e0       	ldi	r31, 0x00	; 0
     64e:	ee 5e       	subi	r30, 0xEE	; 238
     650:	fc 4f       	sbci	r31, 0xFC	; 252
     652:	80 83       	st	Z, r24
     654:	08 95       	ret
		} else {
		// 버퍼 꽉 참 → overflow 상태
		rx_overflow = 1;
     656:	81 e0       	ldi	r24, 0x01	; 1
     658:	80 93 8d 02 	sts	0x028D, r24	; 0x80028d <rx_overflow>
     65c:	08 95       	ret

0000065e <PC_ONTxEmpty>:
	}
}
void PC_ONTxEmpty(void)
{
	
	if(tx_idx<tx_len)
     65e:	e0 91 90 02 	lds	r30, 0x0290	; 0x800290 <tx_idx>
     662:	80 91 8f 02 	lds	r24, 0x028F	; 0x80028f <tx_len>
     666:	e8 17       	cp	r30, r24
     668:	58 f4       	brcc	.+22     	; 0x680 <PC_ONTxEmpty+0x22>
	{
		UDR1=tx_line[tx_idx++];
     66a:	81 e0       	ldi	r24, 0x01	; 1
     66c:	8e 0f       	add	r24, r30
     66e:	80 93 90 02 	sts	0x0290, r24	; 0x800290 <tx_idx>
     672:	f0 e0       	ldi	r31, 0x00	; 0
     674:	ef 56       	subi	r30, 0x6F	; 111
     676:	fd 4f       	sbci	r31, 0xFD	; 253
     678:	80 81       	ld	r24, Z
     67a:	80 93 9c 00 	sts	0x009C, r24	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
     67e:	08 95       	ret
	}
	else{
		HAL_USART1_Disable_Tx_Int();
     680:	19 df       	rcall	.-462    	; 0x4b4 <HAL_USART1_Disable_Tx_Int>
		tx_idx=0;
     682:	10 92 90 02 	sts	0x0290, r1	; 0x800290 <tx_idx>
		tx_len=0;
     686:	10 92 8f 02 	sts	0x028F, r1	; 0x80028f <tx_len>
     68a:	08 95       	ret

0000068c <PC_SendLine>:
	}
}

void PC_SendLine(const char *msg)
{
	while (tx_len != 0) { /* wait until previous send done */ }
     68c:	20 91 8f 02 	lds	r18, 0x028F	; 0x80028f <tx_len>
     690:	21 11       	cpse	r18, r1
     692:	fc cf       	rjmp	.-8      	; 0x68c <PC_SendLine>
	tx_len = snprintf(tx_line, sizeof(tx_line), "%s\n", msg);
     694:	9f 93       	push	r25
     696:	8f 93       	push	r24
     698:	8e e3       	ldi	r24, 0x3E	; 62
     69a:	91 e0       	ldi	r25, 0x01	; 1
     69c:	9f 93       	push	r25
     69e:	8f 93       	push	r24
     6a0:	1f 92       	push	r1
     6a2:	80 e8       	ldi	r24, 0x80	; 128
     6a4:	8f 93       	push	r24
     6a6:	81 e9       	ldi	r24, 0x91	; 145
     6a8:	92 e0       	ldi	r25, 0x02	; 2
     6aa:	9f 93       	push	r25
     6ac:	8f 93       	push	r24
     6ae:	0e 94 cf 0c 	call	0x199e	; 0x199e <snprintf>
     6b2:	80 93 8f 02 	sts	0x028F, r24	; 0x80028f <tx_len>
	tx_idx = 0;
     6b6:	10 92 90 02 	sts	0x0290, r1	; 0x800290 <tx_idx>
	HAL_USART1_Enable_Tx_Int();
     6ba:	f6 de       	rcall	.-532    	; 0x4a8 <HAL_USART1_Enable_Tx_Int>
}
     6bc:	8d b7       	in	r24, 0x3d	; 61
     6be:	9e b7       	in	r25, 0x3e	; 62
     6c0:	08 96       	adiw	r24, 0x08	; 8
     6c2:	0f b6       	in	r0, 0x3f	; 63
     6c4:	f8 94       	cli
     6c6:	9e bf       	out	0x3e, r25	; 62
     6c8:	0f be       	out	0x3f, r0	; 63
     6ca:	8d bf       	out	0x3d, r24	; 61
     6cc:	08 95       	ret

000006ce <PC_ProcessRx>:
}


void PC_ProcessRx(void)
{
	if (!line_ready) return;
     6ce:	80 91 8e 02 	lds	r24, 0x028E	; 0x80028e <line_ready>
     6d2:	88 23       	and	r24, r24
     6d4:	09 f4       	brne	.+2      	; 0x6d8 <PC_ProcessRx+0xa>
     6d6:	5d c0       	rjmp	.+186    	; 0x792 <PC_ProcessRx+0xc4>

	if (rx_overflow) {
     6d8:	80 91 8d 02 	lds	r24, 0x028D	; 0x80028d <rx_overflow>
     6dc:	88 23       	and	r24, r24
     6de:	51 f0       	breq	.+20     	; 0x6f4 <PC_ProcessRx+0x26>
		rx_overflow = 0;
     6e0:	10 92 8d 02 	sts	0x028D, r1	; 0x80028d <rx_overflow>
		rx_idx = 0;
     6e4:	10 92 11 03 	sts	0x0311, r1	; 0x800311 <rx_idx>
		line_ready = false;
     6e8:	10 92 8e 02 	sts	0x028E, r1	; 0x80028e <line_ready>
		PC_SendLine("OTA:NAK:RX_OVERFLOW");
     6ec:	82 e4       	ldi	r24, 0x42	; 66
     6ee:	91 e0       	ldi	r25, 0x01	; 1
     6f0:	cd cf       	rjmp	.-102    	; 0x68c <PC_SendLine>
		return;
     6f2:	08 95       	ret
	}
	 // \r 제거 (윈도우 터미널 대비)
	size_t n = strlen(rx_line);
     6f4:	e2 e1       	ldi	r30, 0x12	; 18
     6f6:	f3 e0       	ldi	r31, 0x03	; 3
     6f8:	01 90       	ld	r0, Z+
     6fa:	00 20       	and	r0, r0
     6fc:	e9 f7       	brne	.-6      	; 0x6f8 <PC_ProcessRx+0x2a>
     6fe:	31 97       	sbiw	r30, 0x01	; 1
     700:	e2 51       	subi	r30, 0x12	; 18
     702:	f3 40       	sbci	r31, 0x03	; 3
	if (n > 0 && rx_line[n-1] == '\r') rx_line[n-1] = '\0';
     704:	49 f0       	breq	.+18     	; 0x718 <PC_ProcessRx+0x4a>
     706:	31 97       	sbiw	r30, 0x01	; 1
     708:	df 01       	movw	r26, r30
     70a:	ae 5e       	subi	r26, 0xEE	; 238
     70c:	bc 4f       	sbci	r27, 0xFC	; 252
     70e:	8c 91       	ld	r24, X
     710:	8d 30       	cpi	r24, 0x0D	; 13
     712:	11 f4       	brne	.+4      	; 0x718 <PC_ProcessRx+0x4a>
     714:	fd 01       	movw	r30, r26
     716:	10 82       	st	Z, r1

	if (strncmp(rx_line, "OTA:BEGIN:MAIN", 14) == 0) {
     718:	4e e0       	ldi	r20, 0x0E	; 14
     71a:	50 e0       	ldi	r21, 0x00	; 0
     71c:	66 e5       	ldi	r22, 0x56	; 86
     71e:	71 e0       	ldi	r23, 0x01	; 1
     720:	82 e1       	ldi	r24, 0x12	; 18
     722:	93 e0       	ldi	r25, 0x03	; 3
     724:	0e 94 b2 0c 	call	0x1964	; 0x1964 <strncmp>
     728:	89 2b       	or	r24, r25
     72a:	19 f4       	brne	.+6      	; 0x732 <PC_ProcessRx+0x64>
		OTA_Bridge_Begin(OTA_TARGET_MAIN);
     72c:	81 e0       	ldi	r24, 0x01	; 1
     72e:	5a d4       	rcall	.+2228   	; 0xfe4 <OTA_Bridge_Begin>
     730:	2c c0       	rjmp	.+88     	; 0x78a <PC_ProcessRx+0xbc>
	}
	else if (strncmp(rx_line, "OTA:BEGIN:SUB", 13) == 0) {
     732:	4d e0       	ldi	r20, 0x0D	; 13
     734:	50 e0       	ldi	r21, 0x00	; 0
     736:	65 e6       	ldi	r22, 0x65	; 101
     738:	71 e0       	ldi	r23, 0x01	; 1
     73a:	82 e1       	ldi	r24, 0x12	; 18
     73c:	93 e0       	ldi	r25, 0x03	; 3
     73e:	0e 94 b2 0c 	call	0x1964	; 0x1964 <strncmp>
     742:	89 2b       	or	r24, r25
		OTA_Bridge_Begin(OTA_TARGET_SUB);
     744:	19 f4       	brne	.+6      	; 0x74c <PC_ProcessRx+0x7e>
     746:	82 e0       	ldi	r24, 0x02	; 2
     748:	4d d4       	rcall	.+2202   	; 0xfe4 <OTA_Bridge_Begin>
     74a:	1f c0       	rjmp	.+62     	; 0x78a <PC_ProcessRx+0xbc>
	}
	else if (strncmp(rx_line, "OTA:END", 7) == 0) {
     74c:	47 e0       	ldi	r20, 0x07	; 7
     74e:	50 e0       	ldi	r21, 0x00	; 0
     750:	63 e7       	ldi	r22, 0x73	; 115
     752:	71 e0       	ldi	r23, 0x01	; 1
     754:	82 e1       	ldi	r24, 0x12	; 18
     756:	93 e0       	ldi	r25, 0x03	; 3
     758:	0e 94 b2 0c 	call	0x1964	; 0x1964 <strncmp>
     75c:	89 2b       	or	r24, r25
		OTA_Bridge_End();
     75e:	11 f4       	brne	.+4      	; 0x764 <PC_ProcessRx+0x96>
     760:	c3 d4       	rcall	.+2438   	; 0x10e8 <OTA_Bridge_End>
     762:	13 c0       	rjmp	.+38     	; 0x78a <PC_ProcessRx+0xbc>
	}
	else if (rx_line[0] == ':') {
     764:	80 91 12 03 	lds	r24, 0x0312	; 0x800312 <rx_line>
     768:	8a 33       	cpi	r24, 0x3A	; 58
     76a:	61 f4       	brne	.+24     	; 0x784 <PC_ProcessRx+0xb6>
		 //  "OTA:DATA:" 없이 순수 HEX 라인
		 if (sdv_sys.ota_active) {
     76c:	80 91 09 05 	lds	r24, 0x0509	; 0x800509 <sdv_sys+0x1b>
     770:	88 23       	and	r24, r24
			 OTA_Bridge_Data(rx_line);
     772:	21 f0       	breq	.+8      	; 0x77c <PC_ProcessRx+0xae>
     774:	82 e1       	ldi	r24, 0x12	; 18
     776:	93 e0       	ldi	r25, 0x03	; 3
     778:	52 d4       	rcall	.+2212   	; 0x101e <OTA_Bridge_Data>
			 } 
		else{
			 PC_SendLine("OTA:NAK:NOT_IN_SUB_OTA");
     77a:	07 c0       	rjmp	.+14     	; 0x78a <PC_ProcessRx+0xbc>
     77c:	8b e7       	ldi	r24, 0x7B	; 123
     77e:	91 e0       	ldi	r25, 0x01	; 1
     780:	85 df       	rcall	.-246    	; 0x68c <PC_SendLine>
		 }
	 }
	
	else {
		// 일반 커맨드 처리(나중에)
		PC_SendLine("DBG:UNKNOWN CMD");
     782:	03 c0       	rjmp	.+6      	; 0x78a <PC_ProcessRx+0xbc>
     784:	82 e9       	ldi	r24, 0x92	; 146
     786:	91 e0       	ldi	r25, 0x01	; 1
     788:	81 df       	rcall	.-254    	; 0x68c <PC_SendLine>
	}
	 rx_idx = 0;
     78a:	10 92 11 03 	sts	0x0311, r1	; 0x800311 <rx_idx>
	 line_ready = false;
     78e:	10 92 8e 02 	sts	0x028E, r1	; 0x80028e <line_ready>
     792:	08 95       	ret

00000794 <__vector_30>:
	HAL_USART1_Enable_Tx_Int();
}


ISR(USART1_RX_vect)
{
     794:	1f 92       	push	r1
     796:	0f 92       	push	r0
     798:	0f b6       	in	r0, 0x3f	; 63
     79a:	0f 92       	push	r0
     79c:	11 24       	eor	r1, r1
     79e:	0b b6       	in	r0, 0x3b	; 59
     7a0:	0f 92       	push	r0
     7a2:	2f 93       	push	r18
     7a4:	3f 93       	push	r19
     7a6:	4f 93       	push	r20
     7a8:	5f 93       	push	r21
     7aa:	6f 93       	push	r22
     7ac:	7f 93       	push	r23
     7ae:	8f 93       	push	r24
     7b0:	9f 93       	push	r25
     7b2:	af 93       	push	r26
     7b4:	bf 93       	push	r27
     7b6:	ef 93       	push	r30
     7b8:	ff 93       	push	r31
	uint8_t d = UDR1;
     7ba:	80 91 9c 00 	lds	r24, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	PC_OnRxByte(d);
     7be:	2c df       	rcall	.-424    	; 0x618 <PC_OnRxByte>
}
     7c0:	ff 91       	pop	r31
     7c2:	ef 91       	pop	r30
     7c4:	bf 91       	pop	r27
     7c6:	af 91       	pop	r26
     7c8:	9f 91       	pop	r25
     7ca:	8f 91       	pop	r24
     7cc:	7f 91       	pop	r23
     7ce:	6f 91       	pop	r22
     7d0:	5f 91       	pop	r21
     7d2:	4f 91       	pop	r20
     7d4:	3f 91       	pop	r19
     7d6:	2f 91       	pop	r18
     7d8:	0f 90       	pop	r0
     7da:	0b be       	out	0x3b, r0	; 59
     7dc:	0f 90       	pop	r0
     7de:	0f be       	out	0x3f, r0	; 63
     7e0:	0f 90       	pop	r0
     7e2:	1f 90       	pop	r1
     7e4:	18 95       	reti

000007e6 <__vector_31>:
ISR(USART1_UDRE_vect)
{
     7e6:	1f 92       	push	r1
     7e8:	0f 92       	push	r0
     7ea:	0f b6       	in	r0, 0x3f	; 63
     7ec:	0f 92       	push	r0
     7ee:	11 24       	eor	r1, r1
     7f0:	0b b6       	in	r0, 0x3b	; 59
     7f2:	0f 92       	push	r0
     7f4:	2f 93       	push	r18
     7f6:	3f 93       	push	r19
     7f8:	4f 93       	push	r20
     7fa:	5f 93       	push	r21
     7fc:	6f 93       	push	r22
     7fe:	7f 93       	push	r23
     800:	8f 93       	push	r24
     802:	9f 93       	push	r25
     804:	af 93       	push	r26
     806:	bf 93       	push	r27
     808:	ef 93       	push	r30
     80a:	ff 93       	push	r31
	
	PC_ONTxEmpty();
     80c:	28 df       	rcall	.-432    	; 0x65e <PC_ONTxEmpty>
	
     80e:	ff 91       	pop	r31
     810:	ef 91       	pop	r30
     812:	bf 91       	pop	r27
     814:	af 91       	pop	r26
     816:	9f 91       	pop	r25
     818:	8f 91       	pop	r24
     81a:	7f 91       	pop	r23
     81c:	6f 91       	pop	r22
     81e:	5f 91       	pop	r21
     820:	4f 91       	pop	r20
     822:	3f 91       	pop	r19
     824:	2f 91       	pop	r18
     826:	0f 90       	pop	r0
     828:	0b be       	out	0x3b, r0	; 59
     82a:	0f 90       	pop	r0
     82c:	0f be       	out	0x3f, r0	; 63
     82e:	0f 90       	pop	r0
     830:	1f 90       	pop	r1
     832:	18 95       	reti

00000834 <SUB_Init>:
static char sub_tx_buf[192];
static const char *sub_tx_ptr = NULL;
static volatile uint8_t sub_tx_busy = 0;

void SUB_Init(void){
	HAL_USART0_Init(38400);
     834:	60 e0       	ldi	r22, 0x00	; 0
     836:	76 e9       	ldi	r23, 0x96	; 150
     838:	80 e0       	ldi	r24, 0x00	; 0
     83a:	90 e0       	ldi	r25, 0x00	; 0
     83c:	e6 dd       	rcall	.-1076   	; 0x40a <HAL_USART0_Init>
	srf_idx=0;
     83e:	10 92 da 04 	sts	0x04DA, r1	; 0x8004da <srf_idx>
     842:	08 95       	ret

00000844 <SUB_TX_motorcmd>:
}

void SUB_TX_motorcmd()
{
     844:	cf 93       	push	r28
     846:	df 93       	push	r29
	static uint8_t last_fcw_state=FCW_SAFE;
	static uint8_t init = 0;

	if (!init) {
     848:	80 91 13 04 	lds	r24, 0x0413	; 0x800413 <init.2179>
     84c:	81 11       	cpse	r24, r1
     84e:	0a c0       	rjmp	.+20     	; 0x864 <SUB_TX_motorcmd+0x20>
		last_fcw_state = sdv_sys.fcw_state;
     850:	ee ee       	ldi	r30, 0xEE	; 238
     852:	f4 e0       	ldi	r31, 0x04	; 4
     854:	80 8d       	ldd	r24, Z+24	; 0x18
     856:	80 93 12 04 	sts	0x0412, r24	; 0x800412 <last_fcw_state.2178>
		sdv_sys.last_motor_cmd = sdv_sys.motor_cmd;
     85a:	81 81       	ldd	r24, Z+1	; 0x01
     85c:	82 83       	std	Z+2, r24	; 0x02
		init = 1;
     85e:	81 e0       	ldi	r24, 0x01	; 1
     860:	80 93 13 04 	sts	0x0413, r24	; 0x800413 <init.2179>
		
	}

	if((sdv_sys.motor_cmd != sdv_sys.last_motor_cmd) || sdv_sys.fcw_state !=last_fcw_state)
     864:	ee ee       	ldi	r30, 0xEE	; 238
     866:	f4 e0       	ldi	r31, 0x04	; 4
     868:	81 81       	ldd	r24, Z+1	; 0x01
     86a:	92 81       	ldd	r25, Z+2	; 0x02
     86c:	89 13       	cpse	r24, r25
     86e:	06 c0       	rjmp	.+12     	; 0x87c <SUB_TX_motorcmd+0x38>
     870:	20 91 06 05 	lds	r18, 0x0506	; 0x800506 <sdv_sys+0x18>
     874:	90 91 12 04 	lds	r25, 0x0412	; 0x800412 <last_fcw_state.2178>
     878:	29 17       	cp	r18, r25
     87a:	79 f0       	breq	.+30     	; 0x89a <SUB_TX_motorcmd+0x56>
	{
		tx_buf[0]=(uint8_t)sdv_sys.motor_cmd;
     87c:	e8 ed       	ldi	r30, 0xD8	; 216
     87e:	f4 e0       	ldi	r31, 0x04	; 4
     880:	80 83       	st	Z, r24
		tx_buf[1] =(uint8_t)sdv_sys.fcw_state;
     882:	ce ee       	ldi	r28, 0xEE	; 238
     884:	d4 e0       	ldi	r29, 0x04	; 4
     886:	88 8d       	ldd	r24, Y+24	; 0x18
     888:	81 83       	std	Z+1, r24	; 0x01
		tx_idx=0;
     88a:	10 92 d7 04 	sts	0x04D7, r1	; 0x8004d7 <tx_idx>
		HAL_USART0_Enable_Tx_Int();
     88e:	18 de       	rcall	.-976    	; 0x4c0 <HAL_USART0_Enable_Tx_Int>
		sdv_sys.last_motor_cmd=sdv_sys.motor_cmd;
     890:	89 81       	ldd	r24, Y+1	; 0x01
     892:	8a 83       	std	Y+2, r24	; 0x02
		last_fcw_state=sdv_sys.fcw_state;
     894:	88 8d       	ldd	r24, Y+24	; 0x18
     896:	80 93 12 04 	sts	0x0412, r24	; 0x800412 <last_fcw_state.2178>
	}
	
}
     89a:	df 91       	pop	r29
     89c:	cf 91       	pop	r28
     89e:	08 95       	ret

000008a0 <SUB_OnRxByte>:

void SUB_OnRxByte(uint8_t data){
     8a0:	cf 93       	push	r28
     8a2:	df 93       	push	r29
	srf_buf[srf_idx++]=data;
     8a4:	e0 91 da 04 	lds	r30, 0x04DA	; 0x8004da <srf_idx>
     8a8:	91 e0       	ldi	r25, 0x01	; 1
     8aa:	9e 0f       	add	r25, r30
     8ac:	90 93 da 04 	sts	0x04DA, r25	; 0x8004da <srf_idx>
     8b0:	f0 e0       	ldi	r31, 0x00	; 0
     8b2:	e5 52       	subi	r30, 0x25	; 37
     8b4:	fb 4f       	sbci	r31, 0xFB	; 251
     8b6:	80 83       	st	Z, r24
	if(srf_idx>=2)
     8b8:	80 91 da 04 	lds	r24, 0x04DA	; 0x8004da <srf_idx>
     8bc:	82 30       	cpi	r24, 0x02	; 2
     8be:	b8 f0       	brcs	.+46     	; 0x8ee <SUB_OnRxByte+0x4e>
	{
		srf_idx=0;
     8c0:	10 92 da 04 	sts	0x04DA, r1	; 0x8004da <srf_idx>
		sdv_sys.distance_cm=(srf_buf[1]<<8)|srf_buf[0];
     8c4:	eb ed       	ldi	r30, 0xDB	; 219
     8c6:	f4 e0       	ldi	r31, 0x04	; 4
     8c8:	61 81       	ldd	r22, Z+1	; 0x01
     8ca:	70 e0       	ldi	r23, 0x00	; 0
     8cc:	76 2f       	mov	r23, r22
     8ce:	66 27       	eor	r22, r22
     8d0:	80 81       	ld	r24, Z
     8d2:	68 2b       	or	r22, r24
     8d4:	ce ee       	ldi	r28, 0xEE	; 238
     8d6:	d4 e0       	ldi	r29, 0x04	; 4
     8d8:	07 2e       	mov	r0, r23
     8da:	00 0c       	add	r0, r0
     8dc:	88 0b       	sbc	r24, r24
     8de:	99 0b       	sbc	r25, r25
     8e0:	c9 d6       	rcall	.+3474   	; 0x1674 <__floatsisf>
     8e2:	6c 83       	std	Y+4, r22	; 0x04
     8e4:	7d 83       	std	Y+5, r23	; 0x05
     8e6:	8e 83       	std	Y+6, r24	; 0x06
     8e8:	9f 83       	std	Y+7, r25	; 0x07
		sdv_sys.distance_flag=true;
     8ea:	81 e0       	ldi	r24, 0x01	; 1
     8ec:	89 8f       	std	Y+25, r24	; 0x19
		
	}
}
     8ee:	df 91       	pop	r29
     8f0:	cf 91       	pop	r28
     8f2:	08 95       	ret

000008f4 <SUB_SendLine>:


void SUB_SendLine(const char *line)
{
     8f4:	bc 01       	movw	r22, r24
	// 송신 중이면 기다림(짧게)
	while (sub_tx_busy) {;}
     8f6:	90 91 14 04 	lds	r25, 0x0414	; 0x800414 <sub_tx_busy>
     8fa:	91 11       	cpse	r25, r1
     8fc:	fc cf       	rjmp	.-8      	; 0x8f6 <SUB_SendLine+0x2>

	// 내부 버퍼에 복사 (깨짐 방지)
	strncpy(sub_tx_buf, line, sizeof(sub_tx_buf)-1);
     8fe:	4f eb       	ldi	r20, 0xBF	; 191
     900:	50 e0       	ldi	r21, 0x00	; 0
     902:	87 e1       	ldi	r24, 0x17	; 23
     904:	94 e0       	ldi	r25, 0x04	; 4
     906:	0e 94 c0 0c 	call	0x1980	; 0x1980 <strncpy>
	sub_tx_buf[sizeof(sub_tx_buf)-1] = '\0';
     90a:	10 92 d6 04 	sts	0x04D6, r1	; 0x8004d6 <sub_tx_buf+0xbf>

	sub_tx_ptr  = sub_tx_buf;
     90e:	87 e1       	ldi	r24, 0x17	; 23
     910:	94 e0       	ldi	r25, 0x04	; 4
     912:	90 93 16 04 	sts	0x0416, r25	; 0x800416 <sub_tx_ptr+0x1>
     916:	80 93 15 04 	sts	0x0415, r24	; 0x800415 <sub_tx_ptr>
	sub_tx_busy = 1;
     91a:	81 e0       	ldi	r24, 0x01	; 1
     91c:	80 93 14 04 	sts	0x0414, r24	; 0x800414 <sub_tx_busy>

	sub_proto_mode = SUB_PROTO_OTA_TEXT;   //  텍스트로 보낼 때는 모드 보장
     920:	80 93 e0 04 	sts	0x04E0, r24	; 0x8004e0 <sub_proto_mode>
	HAL_USART0_Enable_Tx_Int();
     924:	cd cd       	rjmp	.-1126   	; 0x4c0 <HAL_USART0_Enable_Tx_Int>
     926:	08 95       	ret

00000928 <SUB_OnTxEmpty>:
}

void SUB_OnTxEmpty(void)
{
	if (sub_tx_ptr && *sub_tx_ptr) {
     928:	e0 91 15 04 	lds	r30, 0x0415	; 0x800415 <sub_tx_ptr>
     92c:	f0 91 16 04 	lds	r31, 0x0416	; 0x800416 <sub_tx_ptr+0x1>
     930:	30 97       	sbiw	r30, 0x00	; 0
     932:	51 f0       	breq	.+20     	; 0x948 <SUB_OnTxEmpty+0x20>
     934:	80 81       	ld	r24, Z
     936:	88 23       	and	r24, r24
     938:	39 f0       	breq	.+14     	; 0x948 <SUB_OnTxEmpty+0x20>
		UDR0 = *sub_tx_ptr++;
     93a:	31 96       	adiw	r30, 0x01	; 1
     93c:	f0 93 16 04 	sts	0x0416, r31	; 0x800416 <sub_tx_ptr+0x1>
     940:	e0 93 15 04 	sts	0x0415, r30	; 0x800415 <sub_tx_ptr>
     944:	8c b9       	out	0x0c, r24	; 12
     946:	08 95       	ret
		} 
	else {
		UDR0 = '\n';
     948:	8a e0       	ldi	r24, 0x0A	; 10
     94a:	8c b9       	out	0x0c, r24	; 12
		sub_tx_ptr = NULL;
     94c:	10 92 16 04 	sts	0x0416, r1	; 0x800416 <sub_tx_ptr+0x1>
     950:	10 92 15 04 	sts	0x0415, r1	; 0x800415 <sub_tx_ptr>
		sub_tx_busy = 0;
     954:	10 92 14 04 	sts	0x0414, r1	; 0x800414 <sub_tx_busy>
		HAL_USART0_Disable_Tx_Int();
     958:	b7 cd       	rjmp	.-1170   	; 0x4c8 <HAL_USART0_Disable_Tx_Int>
     95a:	08 95       	ret

0000095c <SUB_SendToken2>:
	}
}

void SUB_SendToken2(uint8_t a, uint8_t b)
{
	tx_buf[0] = a;
     95c:	e8 ed       	ldi	r30, 0xD8	; 216
     95e:	f4 e0       	ldi	r31, 0x04	; 4
     960:	80 83       	st	Z, r24
	tx_buf[1] = b;
     962:	61 83       	std	Z+1, r22	; 0x01
	tx_idx = 0;
     964:	10 92 d7 04 	sts	0x04D7, r1	; 0x8004d7 <tx_idx>
	sub_proto_mode = SUB_PROTO_BINARY;
     968:	10 92 e0 04 	sts	0x04E0, r1	; 0x8004e0 <sub_proto_mode>
	HAL_USART0_Enable_Tx_Int();
     96c:	a9 cd       	rjmp	.-1198   	; 0x4c0 <HAL_USART0_Enable_Tx_Int>
     96e:	08 95       	ret

00000970 <__vector_18>:
}

ISR(USART0_RX_vect)
{
     970:	1f 92       	push	r1
     972:	0f 92       	push	r0
     974:	0f b6       	in	r0, 0x3f	; 63
     976:	0f 92       	push	r0
     978:	11 24       	eor	r1, r1
     97a:	0b b6       	in	r0, 0x3b	; 59
     97c:	0f 92       	push	r0
     97e:	2f 93       	push	r18
     980:	3f 93       	push	r19
     982:	4f 93       	push	r20
     984:	5f 93       	push	r21
     986:	6f 93       	push	r22
     988:	7f 93       	push	r23
     98a:	8f 93       	push	r24
     98c:	9f 93       	push	r25
     98e:	af 93       	push	r26
     990:	bf 93       	push	r27
     992:	ef 93       	push	r30
     994:	ff 93       	push	r31
	uint8_t data= UDR0;
     996:	8c b1       	in	r24, 0x0c	; 12
	SUB_OnRxByte(data);
     998:	83 df       	rcall	.-250    	; 0x8a0 <SUB_OnRxByte>
}
     99a:	ff 91       	pop	r31
     99c:	ef 91       	pop	r30
     99e:	bf 91       	pop	r27
     9a0:	af 91       	pop	r26
     9a2:	9f 91       	pop	r25
     9a4:	8f 91       	pop	r24
     9a6:	7f 91       	pop	r23
     9a8:	6f 91       	pop	r22
     9aa:	5f 91       	pop	r21
     9ac:	4f 91       	pop	r20
     9ae:	3f 91       	pop	r19
     9b0:	2f 91       	pop	r18
     9b2:	0f 90       	pop	r0
     9b4:	0b be       	out	0x3b, r0	; 59
     9b6:	0f 90       	pop	r0
     9b8:	0f be       	out	0x3f, r0	; 63
     9ba:	0f 90       	pop	r0
     9bc:	1f 90       	pop	r1
     9be:	18 95       	reti

000009c0 <__vector_19>:
ISR(USART0_UDRE_vect)
{
     9c0:	1f 92       	push	r1
     9c2:	0f 92       	push	r0
     9c4:	0f b6       	in	r0, 0x3f	; 63
     9c6:	0f 92       	push	r0
     9c8:	11 24       	eor	r1, r1
     9ca:	0b b6       	in	r0, 0x3b	; 59
     9cc:	0f 92       	push	r0
     9ce:	2f 93       	push	r18
     9d0:	3f 93       	push	r19
     9d2:	4f 93       	push	r20
     9d4:	5f 93       	push	r21
     9d6:	6f 93       	push	r22
     9d8:	7f 93       	push	r23
     9da:	8f 93       	push	r24
     9dc:	9f 93       	push	r25
     9de:	af 93       	push	r26
     9e0:	bf 93       	push	r27
     9e2:	ef 93       	push	r30
     9e4:	ff 93       	push	r31
	if (sub_proto_mode == SUB_PROTO_OTA_TEXT) {
     9e6:	80 91 e0 04 	lds	r24, 0x04E0	; 0x8004e0 <sub_proto_mode>
     9ea:	81 30       	cpi	r24, 0x01	; 1
     9ec:	11 f4       	brne	.+4      	; 0x9f2 <__vector_19+0x32>
		SUB_OnTxEmpty();
     9ee:	9c df       	rcall	.-200    	; 0x928 <SUB_OnTxEmpty>
     9f0:	10 c0       	rjmp	.+32     	; 0xa12 <__vector_19+0x52>
		} 
	else {
		// 기존 2바이트 binary 전송
		UDR0 = tx_buf[tx_idx++];
     9f2:	e0 91 d7 04 	lds	r30, 0x04D7	; 0x8004d7 <tx_idx>
     9f6:	81 e0       	ldi	r24, 0x01	; 1
     9f8:	8e 0f       	add	r24, r30
     9fa:	80 93 d7 04 	sts	0x04D7, r24	; 0x8004d7 <tx_idx>
     9fe:	f0 e0       	ldi	r31, 0x00	; 0
     a00:	e8 52       	subi	r30, 0x28	; 40
     a02:	fb 4f       	sbci	r31, 0xFB	; 251
     a04:	80 81       	ld	r24, Z
     a06:	8c b9       	out	0x0c, r24	; 12
		if (tx_idx >= 2) {
     a08:	80 91 d7 04 	lds	r24, 0x04D7	; 0x8004d7 <tx_idx>
     a0c:	82 30       	cpi	r24, 0x02	; 2
			HAL_USART0_Disable_Tx_Int();
     a0e:	08 f0       	brcs	.+2      	; 0xa12 <__vector_19+0x52>
     a10:	5b dd       	rcall	.-1354   	; 0x4c8 <HAL_USART0_Disable_Tx_Int>
		}
	}
     a12:	ff 91       	pop	r31
     a14:	ef 91       	pop	r30
     a16:	bf 91       	pop	r27
     a18:	af 91       	pop	r26
     a1a:	9f 91       	pop	r25
     a1c:	8f 91       	pop	r24
     a1e:	7f 91       	pop	r23
     a20:	6f 91       	pop	r22
     a22:	5f 91       	pop	r21
     a24:	4f 91       	pop	r20
     a26:	3f 91       	pop	r19
     a28:	2f 91       	pop	r18
     a2a:	0f 90       	pop	r0
     a2c:	0b be       	out	0x3b, r0	; 59
     a2e:	0f 90       	pop	r0
     a30:	0f be       	out	0x3f, r0	; 63
     a32:	0f 90       	pop	r0
     a34:	1f 90       	pop	r1
     a36:	18 95       	reti

00000a38 <disable_jtag>:
	MCUCSR |= (1<<JTD);
}



void OTA_Bridge_Process(void) {}
     a38:	84 b7       	in	r24, 0x34	; 52
     a3a:	80 68       	ori	r24, 0x80	; 128
     a3c:	84 bf       	out	0x34, r24	; 52
     a3e:	84 b7       	in	r24, 0x34	; 52
     a40:	80 68       	ori	r24, 0x80	; 128
     a42:	84 bf       	out	0x34, r24	; 52
     a44:	08 95       	ret

00000a46 <main>:
int main(void)
{
     a46:	cf 93       	push	r28
     a48:	df 93       	push	r29
     a4a:	cd b7       	in	r28, 0x3d	; 61
     a4c:	de b7       	in	r29, 0x3e	; 62
     a4e:	c0 54       	subi	r28, 0x40	; 64
     a50:	d1 09       	sbc	r29, r1
     a52:	0f b6       	in	r0, 0x3f	; 63
     a54:	f8 94       	cli
     a56:	de bf       	out	0x3e, r29	; 62
     a58:	0f be       	out	0x3f, r0	; 63
     a5a:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     a5c:	ed df       	rcall	.-38     	; 0xa38 <disable_jtag>
	SystemState_Init();
     a5e:	e1 d4       	rcall	.+2498   	; 0x1422 <SystemState_Init>
	Parameter_Init();
     a60:	6b d3       	rcall	.+1750   	; 0x1138 <Parameter_Init>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     a64:	8a bb       	out	0x1a, r24	; 26
     a66:	e4 e6       	ldi	r30, 0x64	; 100
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     a68:	f0 e0       	ldi	r31, 0x00	; 0
     a6a:	80 81       	ld	r24, Z
     a6c:	87 60       	ori	r24, 0x07	; 7
     a6e:	80 83       	st	Z, r24
     a70:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     a72:	f0 e0       	ldi	r31, 0x00	; 0
     a74:	80 81       	ld	r24, Z
     a76:	8b 7f       	andi	r24, 0xFB	; 251
     a78:	80 83       	st	Z, r24
     a7a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     a7c:	8d 7f       	andi	r24, 0xFD	; 253
     a7e:	80 83       	st	Z, r24
     a80:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     a82:	81 60       	ori	r24, 0x01	; 1
     a84:	80 83       	st	Z, r24
     a86:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a88:	2a 95       	dec	r18
     a8a:	f1 f7       	brne	.-4      	; 0xa88 <main+0x42>
     a8c:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     a8e:	8b bb       	out	0x1b, r24	; 27
     a90:	86 ef       	ldi	r24, 0xF6	; 246
     a92:	8a 95       	dec	r24
     a94:	f1 f7       	brne	.-4      	; 0xa92 <main+0x4c>
     a96:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     a98:	8e 7f       	andi	r24, 0xFE	; 254
     a9a:	80 83       	st	Z, r24
     a9c:	84 e0       	ldi	r24, 0x04	; 4
     a9e:	06 c0       	rjmp	.+12     	; 0xaac <main+0x66>
     aa0:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     aa2:	fe e0       	ldi	r31, 0x0E	; 14
     aa4:	31 97       	sbiw	r30, 0x01	; 1
     aa6:	f1 f7       	brne	.-4      	; 0xaa4 <main+0x5e>
     aa8:	00 00       	nop
     aaa:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     aac:	9f ef       	ldi	r25, 0xFF	; 255
     aae:	98 0f       	add	r25, r24
     ab0:	81 11       	cpse	r24, r1
     ab2:	f6 cf       	rjmp	.-20     	; 0xaa0 <main+0x5a>
     ab4:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     ab6:	f0 e0       	ldi	r31, 0x00	; 0
     ab8:	80 81       	ld	r24, Z
     aba:	8b 7f       	andi	r24, 0xFB	; 251
     abc:	80 83       	st	Z, r24
     abe:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     ac0:	8d 7f       	andi	r24, 0xFD	; 253
     ac2:	80 83       	st	Z, r24
     ac4:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ac6:	81 60       	ori	r24, 0x01	; 1
     ac8:	80 83       	st	Z, r24
     aca:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     acc:	2a 95       	dec	r18
     ace:	f1 f7       	brne	.-4      	; 0xacc <main+0x86>
     ad0:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     ad2:	8b bb       	out	0x1b, r24	; 27
     ad4:	86 ef       	ldi	r24, 0xF6	; 246
     ad6:	8a 95       	dec	r24
     ad8:	f1 f7       	brne	.-4      	; 0xad6 <main+0x90>
     ada:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     adc:	8e 7f       	andi	r24, 0xFE	; 254
     ade:	80 83       	st	Z, r24
     ae0:	84 e0       	ldi	r24, 0x04	; 4
     ae2:	06 c0       	rjmp	.+12     	; 0xaf0 <main+0xaa>
     ae4:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ae6:	fe e0       	ldi	r31, 0x0E	; 14
     ae8:	31 97       	sbiw	r30, 0x01	; 1
     aea:	f1 f7       	brne	.-4      	; 0xae8 <main+0xa2>
     aec:	00 00       	nop
     aee:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     af0:	9f ef       	ldi	r25, 0xFF	; 255
     af2:	98 0f       	add	r25, r24
     af4:	81 11       	cpse	r24, r1
     af6:	f6 cf       	rjmp	.-20     	; 0xae4 <main+0x9e>
     af8:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     afa:	f0 e0       	ldi	r31, 0x00	; 0
     afc:	80 81       	ld	r24, Z
     afe:	8b 7f       	andi	r24, 0xFB	; 251
     b00:	80 83       	st	Z, r24
     b02:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b04:	8d 7f       	andi	r24, 0xFD	; 253
     b06:	80 83       	st	Z, r24
     b08:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b0a:	81 60       	ori	r24, 0x01	; 1
     b0c:	80 83       	st	Z, r24
     b0e:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b10:	2a 95       	dec	r18
     b12:	f1 f7       	brne	.-4      	; 0xb10 <main+0xca>
     b14:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     b16:	8b bb       	out	0x1b, r24	; 27
     b18:	86 ef       	ldi	r24, 0xF6	; 246
     b1a:	8a 95       	dec	r24
     b1c:	f1 f7       	brne	.-4      	; 0xb1a <main+0xd4>
     b1e:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b20:	8e 7f       	andi	r24, 0xFE	; 254
     b22:	80 83       	st	Z, r24
     b24:	84 e0       	ldi	r24, 0x04	; 4
     b26:	06 c0       	rjmp	.+12     	; 0xb34 <main+0xee>
     b28:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b2a:	fe e0       	ldi	r31, 0x0E	; 14
     b2c:	31 97       	sbiw	r30, 0x01	; 1
     b2e:	f1 f7       	brne	.-4      	; 0xb2c <main+0xe6>
     b30:	00 00       	nop
     b32:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     b34:	9f ef       	ldi	r25, 0xFF	; 255
     b36:	98 0f       	add	r25, r24
     b38:	81 11       	cpse	r24, r1
     b3a:	f6 cf       	rjmp	.-20     	; 0xb28 <main+0xe2>
     b3c:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b3e:	f0 e0       	ldi	r31, 0x00	; 0
     b40:	80 81       	ld	r24, Z
     b42:	8b 7f       	andi	r24, 0xFB	; 251
     b44:	80 83       	st	Z, r24
     b46:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b48:	8d 7f       	andi	r24, 0xFD	; 253
     b4a:	80 83       	st	Z, r24
     b4c:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b4e:	81 60       	ori	r24, 0x01	; 1
     b50:	80 83       	st	Z, r24
     b52:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b54:	2a 95       	dec	r18
     b56:	f1 f7       	brne	.-4      	; 0xb54 <main+0x10e>
     b58:	8e e0       	ldi	r24, 0x0E	; 14
    _delay_us(50);
    LCD_WINST = command;          // put command
     b5a:	8b bb       	out	0x1b, r24	; 27
     b5c:	86 ef       	ldi	r24, 0xF6	; 246
     b5e:	8a 95       	dec	r24
     b60:	f1 f7       	brne	.-4      	; 0xb5e <main+0x118>
     b62:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b64:	8e 7f       	andi	r24, 0xFE	; 254
     b66:	80 83       	st	Z, r24
     b68:	82 e0       	ldi	r24, 0x02	; 2
     b6a:	06 c0       	rjmp	.+12     	; 0xb78 <main+0x132>
     b6c:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b6e:	fe e0       	ldi	r31, 0x0E	; 14
     b70:	31 97       	sbiw	r30, 0x01	; 1
     b72:	f1 f7       	brne	.-4      	; 0xb70 <main+0x12a>
     b74:	00 00       	nop
     b76:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     b78:	9f ef       	ldi	r25, 0xFF	; 255
     b7a:	98 0f       	add	r25, r24
     b7c:	81 11       	cpse	r24, r1
     b7e:	f6 cf       	rjmp	.-20     	; 0xb6c <main+0x126>
     b80:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b82:	f0 e0       	ldi	r31, 0x00	; 0
     b84:	80 81       	ld	r24, Z
     b86:	8b 7f       	andi	r24, 0xFB	; 251
     b88:	80 83       	st	Z, r24
     b8a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b8c:	8d 7f       	andi	r24, 0xFD	; 253
     b8e:	80 83       	st	Z, r24
     b90:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b92:	81 60       	ori	r24, 0x01	; 1
     b94:	80 83       	st	Z, r24
     b96:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b98:	2a 95       	dec	r18
     b9a:	f1 f7       	brne	.-4      	; 0xb98 <main+0x152>
     b9c:	86 e0       	ldi	r24, 0x06	; 6
    _delay_us(50);
    LCD_WINST = command;          // put command
     b9e:	8b bb       	out	0x1b, r24	; 27
     ba0:	86 ef       	ldi	r24, 0xF6	; 246
     ba2:	8a 95       	dec	r24
     ba4:	f1 f7       	brne	.-4      	; 0xba2 <main+0x15c>
     ba6:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     ba8:	8e 7f       	andi	r24, 0xFE	; 254
     baa:	80 83       	st	Z, r24
     bac:	82 e0       	ldi	r24, 0x02	; 2
     bae:	06 c0       	rjmp	.+12     	; 0xbbc <main+0x176>
     bb0:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bb2:	fe e0       	ldi	r31, 0x0E	; 14
     bb4:	31 97       	sbiw	r30, 0x01	; 1
     bb6:	f1 f7       	brne	.-4      	; 0xbb4 <main+0x16e>
     bb8:	00 00       	nop
     bba:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     bbc:	9f ef       	ldi	r25, 0xFF	; 255
     bbe:	98 0f       	add	r25, r24
     bc0:	81 11       	cpse	r24, r1
     bc2:	f6 cf       	rjmp	.-20     	; 0xbb0 <main+0x16a>
     bc4:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     bc6:	f0 e0       	ldi	r31, 0x00	; 0
     bc8:	80 81       	ld	r24, Z
     bca:	8b 7f       	andi	r24, 0xFB	; 251
     bcc:	80 83       	st	Z, r24
     bce:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     bd0:	8d 7f       	andi	r24, 0xFD	; 253
     bd2:	80 83       	st	Z, r24
     bd4:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     bd6:	81 60       	ori	r24, 0x01	; 1
     bd8:	80 83       	st	Z, r24
     bda:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bdc:	2a 95       	dec	r18
     bde:	f1 f7       	brne	.-4      	; 0xbdc <main+0x196>
     be0:	81 e0       	ldi	r24, 0x01	; 1
    _delay_us(50);
    LCD_WINST = command;          // put command
     be2:	8b bb       	out	0x1b, r24	; 27
     be4:	86 ef       	ldi	r24, 0xF6	; 246
     be6:	8a 95       	dec	r24
     be8:	f1 f7       	brne	.-4      	; 0xbe6 <main+0x1a0>
     bea:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     bec:	8e 7f       	andi	r24, 0xFE	; 254
     bee:	80 83       	st	Z, r24
     bf0:	82 e0       	ldi	r24, 0x02	; 2
     bf2:	06 c0       	rjmp	.+12     	; 0xc00 <main+0x1ba>
     bf4:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bf6:	fe e0       	ldi	r31, 0x0E	; 14
     bf8:	31 97       	sbiw	r30, 0x01	; 1
     bfa:	f1 f7       	brne	.-4      	; 0xbf8 <main+0x1b2>
     bfc:	00 00       	nop
     bfe:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     c00:	9f ef       	ldi	r25, 0xFF	; 255
     c02:	98 0f       	add	r25, r24
     c04:	81 11       	cpse	r24, r1
	LCD_Init();
	SUB_Init();
     c06:	f6 cf       	rjmp	.-20     	; 0xbf4 <main+0x1ae>
	PC_Init();
     c08:	15 de       	rcall	.-982    	; 0x834 <SUB_Init>
     c0a:	62 dc       	rcall	.-1852   	; 0x4d0 <PC_Init>
	OTA_Bridge_Init();
     c0c:	e6 d1       	rcall	.+972    	; 0xfda <OTA_Bridge_Init>
     c0e:	78 94       	sei
	
	sei();
     c10:	6d dc       	rcall	.-1830   	; 0x4ec <PC_ProcessTx>
	char v_msg[32];
	char msg[32];
	static uint8_t last_fcw_state=FCW_SAFE;
	PC_ProcessTx();
     c12:	ff ef       	ldi	r31, 0xFF	; 255
     c14:	2f e7       	ldi	r18, 0x7F	; 127
     c16:	86 e1       	ldi	r24, 0x16	; 22
     c18:	f1 50       	subi	r31, 0x01	; 1
     c1a:	20 40       	sbci	r18, 0x00	; 0
     c1c:	80 40       	sbci	r24, 0x00	; 0
     c1e:	e1 f7       	brne	.-8      	; 0xc18 <main+0x1d2>
     c20:	00 c0       	rjmp	.+0      	; 0xc22 <main+0x1dc>
     c22:	00 00       	nop
     c24:	54 dd       	rcall	.-1368   	; 0x6ce <PC_ProcessRx>
	uint16_t ttc10;
	
	while (1)
	{
		
		PC_ProcessRx();   
     c26:	80 91 09 05 	lds	r24, 0x0509	; 0x800509 <sdv_sys+0x1b>
		if (sdv_sys.ota_active) {	
     c2a:	88 23       	and	r24, r24
     c2c:	51 f0       	breq	.+20     	; 0xc42 <main+0x1fc>
     c2e:	9f ef       	ldi	r25, 0xFF	; 255
     c30:	ef ef       	ldi	r30, 0xFF	; 255
     c32:	f8 e0       	ldi	r31, 0x08	; 8
     c34:	91 50       	subi	r25, 0x01	; 1
     c36:	e0 40       	sbci	r30, 0x00	; 0
     c38:	f0 40       	sbci	r31, 0x00	; 0
     c3a:	e1 f7       	brne	.-8      	; 0xc34 <main+0x1ee>
     c3c:	00 c0       	rjmp	.+0      	; 0xc3e <main+0x1f8>
     c3e:	00 00       	nop
     c40:	f1 cf       	rjmp	.-30     	; 0xc24 <main+0x1de>
			OTA_Bridge_Process();
			_delay_ms(200);
			continue;
		}
		else if(!sdv_sys.ota_active)
     c42:	81 11       	cpse	r24, r1
     c44:	ef cf       	rjmp	.-34     	; 0xc24 <main+0x1de>
		{
			
			if(sdv_sys.distance_flag){
     c46:	80 91 07 05 	lds	r24, 0x0507	; 0x800507 <sdv_sys+0x19>
     c4a:	88 23       	and	r24, r24
				//if(sdv_sys.mode==MODE_EMERGENCY && sdv_sys.distance_cm>=100){
					//Control_ClearEmergency();
				//} 
				
				corrected_distance();
     c4c:	59 f3       	breq	.-42     	; 0xc24 <main+0x1de>
     c4e:	b0 da       	rcall	.-2720   	; 0x1b0 <corrected_distance>
				fcw_update();
     c50:	5d db       	rcall	.-2374   	; 0x30c <fcw_update>
     c52:	0e ee       	ldi	r16, 0xEE	; 238
				sdv_sys.distance_flag=false;
     c54:	14 e0       	ldi	r17, 0x04	; 4
     c56:	f8 01       	movw	r30, r16
     c58:	11 8e       	std	Z+25, r1	; 0x19
     c5a:	6f da       	rcall	.-2850   	; 0x13a <Control_UpdateFromFCW>
				Control_UpdateFromFCW();
     c5c:	f3 dd       	rcall	.-1050   	; 0x844 <SUB_TX_motorcmd>
				//sub로 모터 명령 전송
				SUB_TX_motorcmd();
     c5e:	f8 01       	movw	r30, r16
				
				//lcd 출력===============================================
				ttc10=sdv_sys.ttc*10;
     c60:	64 89       	ldd	r22, Z+20	; 0x14
     c62:	75 89       	ldd	r23, Z+21	; 0x15
     c64:	86 89       	ldd	r24, Z+22	; 0x16
     c66:	97 89       	ldd	r25, Z+23	; 0x17
     c68:	20 e0       	ldi	r18, 0x00	; 0
     c6a:	30 e0       	ldi	r19, 0x00	; 0
     c6c:	40 e2       	ldi	r20, 0x20	; 32
     c6e:	51 e4       	ldi	r21, 0x41	; 65
     c70:	b5 d5       	rcall	.+2922   	; 0x17dc <__mulsf3>
     c72:	d2 d4       	rcall	.+2468   	; 0x1618 <__fixunssfsi>
     c74:	6b 01       	movw	r12, r22
     c76:	7c 01       	movw	r14, r24
     c78:	f8 01       	movw	r30, r16
     c7a:	80 8d       	ldd	r24, Z+24	; 0x18
     c7c:	88 23       	and	r24, r24
				//상태가 바뀌면 바로 출력
				if(sdv_sys.fcw_state != last_fcw_state)
     c7e:	09 f4       	brne	.+2      	; 0xc82 <main+0x23c>
     c80:	cf c0       	rjmp	.+414    	; 0xe20 <main+0x3da>
     c82:	10 92 de 04 	sts	0x04DE, r1	; 0x8004de <lcd_cnt+0x1>
     c86:	10 92 dd 04 	sts	0x04DD, r1	; 0x8004dd <lcd_cnt>
				{
					lcd_cnt=0;
     c8a:	e5 e6       	ldi	r30, 0x65	; 101
     c8c:	f0 e0       	ldi	r31, 0x00	; 0
     c8e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c90:	8b 7f       	andi	r24, 0xFB	; 251
     c92:	80 83       	st	Z, r24
     c94:	80 81       	ld	r24, Z
     c96:	8d 7f       	andi	r24, 0xFD	; 253
     c98:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c9a:	80 81       	ld	r24, Z
     c9c:	81 60       	ori	r24, 0x01	; 1
     c9e:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ca0:	26 ef       	ldi	r18, 0xF6	; 246
     ca2:	2a 95       	dec	r18
     ca4:	f1 f7       	brne	.-4      	; 0xca2 <main+0x25c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ca6:	80 e8       	ldi	r24, 0x80	; 128
     ca8:	8b bb       	out	0x1b, r24	; 27
     caa:	86 ef       	ldi	r24, 0xF6	; 246
    _delay_us(50);
    LCD_WINST = command;          // put command
     cac:	8a 95       	dec	r24
     cae:	f1 f7       	brne	.-4      	; 0xcac <main+0x266>
     cb0:	80 81       	ld	r24, Z
     cb2:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     cb4:	80 83       	st	Z, r24
     cb6:	60 91 fa 04 	lds	r22, 0x04FA	; 0x8004fa <sdv_sys+0xc>
					LCD_Pos(0,0);
					sprintf(v_msg, "Speed: %d cm/s   ",(unsigned int)sdv_sys.speed_cms);
     cba:	70 91 fb 04 	lds	r23, 0x04FB	; 0x8004fb <sdv_sys+0xd>
     cbe:	80 91 fc 04 	lds	r24, 0x04FC	; 0x8004fc <sdv_sys+0xe>
     cc2:	90 91 fd 04 	lds	r25, 0x04FD	; 0x8004fd <sdv_sys+0xf>
     cc6:	a8 d4       	rcall	.+2384   	; 0x1618 <__fixunssfsi>
     cc8:	7f 93       	push	r23
     cca:	6f 93       	push	r22
     ccc:	82 ea       	ldi	r24, 0xA2	; 162
     cce:	91 e0       	ldi	r25, 0x01	; 1
     cd0:	9f 93       	push	r25
     cd2:	8f 93       	push	r24
     cd4:	8e 01       	movw	r16, r28
     cd6:	0f 5f       	subi	r16, 0xFF	; 255
     cd8:	1f 4f       	sbci	r17, 0xFF	; 255
     cda:	1f 93       	push	r17
     cdc:	0f 93       	push	r16
     cde:	9b d6       	rcall	.+3382   	; 0x1a16 <sprintf>
     ce0:	0f 90       	pop	r0
     ce2:	0f 90       	pop	r0
     ce4:	0f 90       	pop	r0
     ce6:	0f 90       	pop	r0
     ce8:	0f 90       	pop	r0
     cea:	0f 90       	pop	r0
     cec:	d8 01       	movw	r26, r16
     cee:	22 c0       	rjmp	.+68     	; 0xd34 <main+0x2ee>
     cf0:	11 96       	adiw	r26, 0x01	; 1
     cf2:	81 e0       	ldi	r24, 0x01	; 1
     cf4:	06 c0       	rjmp	.+12     	; 0xd02 <main+0x2bc>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     cf6:	e6 e6       	ldi	r30, 0x66	; 102
     cf8:	fe e0       	ldi	r31, 0x0E	; 14
     cfa:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cfc:	f1 f7       	brne	.-4      	; 0xcfa <main+0x2b4>
     cfe:	00 00       	nop
     d00:	82 2f       	mov	r24, r18
     d02:	2f ef       	ldi	r18, 0xFF	; 255
     d04:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     d06:	81 11       	cpse	r24, r1
     d08:	f6 cf       	rjmp	.-20     	; 0xcf6 <main+0x2b0>
     d0a:	e5 e6       	ldi	r30, 0x65	; 101
     d0c:	f0 e0       	ldi	r31, 0x00	; 0
     d0e:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     d10:	84 60       	ori	r24, 0x04	; 4
     d12:	80 83       	st	Z, r24
     d14:	80 81       	ld	r24, Z
     d16:	8d 7f       	andi	r24, 0xFD	; 253
     d18:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d1a:	80 81       	ld	r24, Z
     d1c:	81 60       	ori	r24, 0x01	; 1
     d1e:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d20:	26 ef       	ldi	r18, 0xF6	; 246
     d22:	2a 95       	dec	r18
     d24:	f1 f7       	brne	.-4      	; 0xd22 <main+0x2dc>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d26:	9b bb       	out	0x1b, r25	; 27
     d28:	86 ef       	ldi	r24, 0xF6	; 246
     d2a:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     d2c:	f1 f7       	brne	.-4      	; 0xd2a <main+0x2e4>
     d2e:	80 81       	ld	r24, Z
     d30:	8e 7f       	andi	r24, 0xFE	; 254
     d32:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d34:	9c 91       	ld	r25, X
     d36:	91 11       	cpse	r25, r1
     d38:	db cf       	rjmp	.-74     	; 0xcf0 <main+0x2aa>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     d3a:	e5 e6       	ldi	r30, 0x65	; 101
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     d40:	8b 7f       	andi	r24, 0xFB	; 251
     d42:	80 83       	st	Z, r24
     d44:	80 81       	ld	r24, Z
     d46:	8d 7f       	andi	r24, 0xFD	; 253
     d48:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d4a:	80 81       	ld	r24, Z
     d4c:	81 60       	ori	r24, 0x01	; 1
     d4e:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d50:	96 ef       	ldi	r25, 0xF6	; 246
     d52:	9a 95       	dec	r25
     d54:	f1 f7       	brne	.-4      	; 0xd52 <main+0x30c>
     d56:	80 ec       	ldi	r24, 0xC0	; 192
     d58:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     d5a:	26 ef       	ldi	r18, 0xF6	; 246
     d5c:	2a 95       	dec	r18
     d5e:	f1 f7       	brne	.-4      	; 0xd5c <main+0x316>
     d60:	80 81       	ld	r24, Z
     d62:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d64:	80 83       	st	Z, r24
     d66:	96 01       	movw	r18, r12
     d68:	ad ec       	ldi	r26, 0xCD	; 205
					LCD_Str(v_msg);
					LCD_Pos(1,0);
					sprintf(msg, "TTC:%2u.%1u s   ",(unsigned)(ttc10/10), (unsigned)(ttc10%10));
     d6a:	bc ec       	ldi	r27, 0xCC	; 204
     d6c:	cf d5       	rcall	.+2974   	; 0x190c <__umulhisi3>
     d6e:	ac 01       	movw	r20, r24
     d70:	56 95       	lsr	r21
     d72:	47 95       	ror	r20
     d74:	56 95       	lsr	r21
     d76:	47 95       	ror	r20
     d78:	56 95       	lsr	r21
     d7a:	47 95       	ror	r20
     d7c:	ca 01       	movw	r24, r20
     d7e:	88 0f       	add	r24, r24
     d80:	99 1f       	adc	r25, r25
     d82:	44 0f       	add	r20, r20
     d84:	55 1f       	adc	r21, r21
     d86:	44 0f       	add	r20, r20
     d88:	55 1f       	adc	r21, r21
     d8a:	44 0f       	add	r20, r20
     d8c:	55 1f       	adc	r21, r21
     d8e:	48 0f       	add	r20, r24
     d90:	59 1f       	adc	r21, r25
     d92:	c6 01       	movw	r24, r12
     d94:	84 1b       	sub	r24, r20
     d96:	95 0b       	sbc	r25, r21
     d98:	ac 01       	movw	r20, r24
     d9a:	b8 d5       	rcall	.+2928   	; 0x190c <__umulhisi3>
     d9c:	96 95       	lsr	r25
     d9e:	87 95       	ror	r24
     da0:	96 95       	lsr	r25
     da2:	87 95       	ror	r24
     da4:	96 95       	lsr	r25
     da6:	87 95       	ror	r24
     da8:	5f 93       	push	r21
     daa:	4f 93       	push	r20
     dac:	9f 93       	push	r25
     dae:	8f 93       	push	r24
     db0:	84 eb       	ldi	r24, 0xB4	; 180
     db2:	91 e0       	ldi	r25, 0x01	; 1
     db4:	9f 93       	push	r25
     db6:	8f 93       	push	r24
     db8:	7e 01       	movw	r14, r28
     dba:	91 e2       	ldi	r25, 0x21	; 33
     dbc:	e9 0e       	add	r14, r25
     dbe:	f1 1c       	adc	r15, r1
     dc0:	ff 92       	push	r15
     dc2:	ef 92       	push	r14
     dc4:	28 d6       	rcall	.+3152   	; 0x1a16 <sprintf>
     dc6:	0f b6       	in	r0, 0x3f	; 63
     dc8:	f8 94       	cli
     dca:	de bf       	out	0x3e, r29	; 62
     dcc:	0f be       	out	0x3f, r0	; 63
     dce:	cd bf       	out	0x3d, r28	; 61
     dd0:	d7 01       	movw	r26, r14
     dd2:	22 c0       	rjmp	.+68     	; 0xe18 <main+0x3d2>
     dd4:	11 96       	adiw	r26, 0x01	; 1
     dd6:	81 e0       	ldi	r24, 0x01	; 1
     dd8:	06 c0       	rjmp	.+12     	; 0xde6 <main+0x3a0>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     dda:	e6 e6       	ldi	r30, 0x66	; 102
     ddc:	fe e0       	ldi	r31, 0x0E	; 14
     dde:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     de0:	f1 f7       	brne	.-4      	; 0xdde <main+0x398>
     de2:	00 00       	nop
     de4:	82 2f       	mov	r24, r18
     de6:	2f ef       	ldi	r18, 0xFF	; 255
     de8:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     dea:	81 11       	cpse	r24, r1
     dec:	f6 cf       	rjmp	.-20     	; 0xdda <main+0x394>
     dee:	e5 e6       	ldi	r30, 0x65	; 101
     df0:	f0 e0       	ldi	r31, 0x00	; 0
     df2:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     df4:	84 60       	ori	r24, 0x04	; 4
     df6:	80 83       	st	Z, r24
     df8:	80 81       	ld	r24, Z
     dfa:	8d 7f       	andi	r24, 0xFD	; 253
     dfc:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     dfe:	80 81       	ld	r24, Z
     e00:	81 60       	ori	r24, 0x01	; 1
     e02:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     e04:	26 ef       	ldi	r18, 0xF6	; 246
     e06:	2a 95       	dec	r18
     e08:	f1 f7       	brne	.-4      	; 0xe06 <main+0x3c0>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e0a:	9b bb       	out	0x1b, r25	; 27
     e0c:	86 ef       	ldi	r24, 0xF6	; 246
     e0e:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     e10:	f1 f7       	brne	.-4      	; 0xe0e <main+0x3c8>
     e12:	80 81       	ld	r24, Z
     e14:	8e 7f       	andi	r24, 0xFE	; 254
     e16:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     e18:	9c 91       	ld	r25, X
     e1a:	91 11       	cpse	r25, r1
     e1c:	db cf       	rjmp	.-74     	; 0xdd4 <main+0x38e>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     e1e:	db c0       	rjmp	.+438    	; 0xfd6 <main+0x590>
     e20:	80 91 dd 04 	lds	r24, 0x04DD	; 0x8004dd <lcd_cnt>
     e24:	90 91 de 04 	lds	r25, 0x04DE	; 0x8004de <lcd_cnt+0x1>
					LCD_Str(msg);
					
				}
				//상태 유지시 1초에 한번 출력
				else if(lcd_cnt<LCD_UPDATE_CNT){
     e28:	8a 30       	cpi	r24, 0x0A	; 10
     e2a:	91 05       	cpc	r25, r1
     e2c:	30 f4       	brcc	.+12     	; 0xe3a <main+0x3f4>
     e2e:	01 96       	adiw	r24, 0x01	; 1
     e30:	90 93 de 04 	sts	0x04DE, r25	; 0x8004de <lcd_cnt+0x1>
					lcd_cnt++;
     e34:	80 93 dd 04 	sts	0x04DD, r24	; 0x8004dd <lcd_cnt>
     e38:	ce c0       	rjmp	.+412    	; 0xfd6 <main+0x590>
     e3a:	10 92 de 04 	sts	0x04DE, r1	; 0x8004de <lcd_cnt+0x1>
     e3e:	10 92 dd 04 	sts	0x04DD, r1	; 0x8004dd <lcd_cnt>
					
				}
				else{
					lcd_cnt=0;
     e42:	e5 e6       	ldi	r30, 0x65	; 101
     e44:	f0 e0       	ldi	r31, 0x00	; 0
     e46:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     e48:	8b 7f       	andi	r24, 0xFB	; 251
     e4a:	80 83       	st	Z, r24
     e4c:	80 81       	ld	r24, Z
     e4e:	8d 7f       	andi	r24, 0xFD	; 253
     e50:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     e52:	80 81       	ld	r24, Z
     e54:	81 60       	ori	r24, 0x01	; 1
     e56:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     e58:	96 ef       	ldi	r25, 0xF6	; 246
     e5a:	9a 95       	dec	r25
     e5c:	f1 f7       	brne	.-4      	; 0xe5a <main+0x414>
     e5e:	80 e8       	ldi	r24, 0x80	; 128
     e60:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     e62:	26 ef       	ldi	r18, 0xF6	; 246
     e64:	2a 95       	dec	r18
     e66:	f1 f7       	brne	.-4      	; 0xe64 <main+0x41e>
     e68:	80 81       	ld	r24, Z
     e6a:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     e6c:	80 83       	st	Z, r24
     e6e:	60 91 fa 04 	lds	r22, 0x04FA	; 0x8004fa <sdv_sys+0xc>
					LCD_Pos(0,0);
					sprintf(v_msg, "Speed: %d cm/s   ",(unsigned int)sdv_sys.speed_cms);
     e72:	70 91 fb 04 	lds	r23, 0x04FB	; 0x8004fb <sdv_sys+0xd>
     e76:	80 91 fc 04 	lds	r24, 0x04FC	; 0x8004fc <sdv_sys+0xe>
     e7a:	90 91 fd 04 	lds	r25, 0x04FD	; 0x8004fd <sdv_sys+0xf>
     e7e:	cc d3       	rcall	.+1944   	; 0x1618 <__fixunssfsi>
     e80:	7f 93       	push	r23
     e82:	6f 93       	push	r22
     e84:	82 ea       	ldi	r24, 0xA2	; 162
     e86:	91 e0       	ldi	r25, 0x01	; 1
     e88:	9f 93       	push	r25
     e8a:	8f 93       	push	r24
     e8c:	8e 01       	movw	r16, r28
     e8e:	0f 5f       	subi	r16, 0xFF	; 255
     e90:	1f 4f       	sbci	r17, 0xFF	; 255
     e92:	1f 93       	push	r17
     e94:	0f 93       	push	r16
     e96:	bf d5       	rcall	.+2942   	; 0x1a16 <sprintf>
     e98:	0f 90       	pop	r0
     e9a:	0f 90       	pop	r0
     e9c:	0f 90       	pop	r0
     e9e:	0f 90       	pop	r0
     ea0:	0f 90       	pop	r0
     ea2:	0f 90       	pop	r0
     ea4:	d8 01       	movw	r26, r16
     ea6:	22 c0       	rjmp	.+68     	; 0xeec <main+0x4a6>
     ea8:	11 96       	adiw	r26, 0x01	; 1
     eaa:	81 e0       	ldi	r24, 0x01	; 1
     eac:	06 c0       	rjmp	.+12     	; 0xeba <main+0x474>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     eae:	e6 e6       	ldi	r30, 0x66	; 102
     eb0:	fe e0       	ldi	r31, 0x0E	; 14
     eb2:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     eb4:	f1 f7       	brne	.-4      	; 0xeb2 <main+0x46c>
     eb6:	00 00       	nop
     eb8:	82 2f       	mov	r24, r18
     eba:	2f ef       	ldi	r18, 0xFF	; 255
     ebc:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     ebe:	81 11       	cpse	r24, r1
     ec0:	f6 cf       	rjmp	.-20     	; 0xeae <main+0x468>
     ec2:	e5 e6       	ldi	r30, 0x65	; 101
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     ec8:	84 60       	ori	r24, 0x04	; 4
     eca:	80 83       	st	Z, r24
     ecc:	80 81       	ld	r24, Z
     ece:	8d 7f       	andi	r24, 0xFD	; 253
     ed0:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     ed2:	80 81       	ld	r24, Z
     ed4:	81 60       	ori	r24, 0x01	; 1
     ed6:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ed8:	26 ef       	ldi	r18, 0xF6	; 246
     eda:	2a 95       	dec	r18
     edc:	f1 f7       	brne	.-4      	; 0xeda <main+0x494>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ede:	9b bb       	out	0x1b, r25	; 27
     ee0:	86 ef       	ldi	r24, 0xF6	; 246
     ee2:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     ee4:	f1 f7       	brne	.-4      	; 0xee2 <main+0x49c>
     ee6:	80 81       	ld	r24, Z
     ee8:	8e 7f       	andi	r24, 0xFE	; 254
     eea:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     eec:	9c 91       	ld	r25, X
     eee:	91 11       	cpse	r25, r1
     ef0:	db cf       	rjmp	.-74     	; 0xea8 <main+0x462>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     ef2:	e5 e6       	ldi	r30, 0x65	; 101
     ef4:	f0 e0       	ldi	r31, 0x00	; 0
     ef6:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     ef8:	8b 7f       	andi	r24, 0xFB	; 251
     efa:	80 83       	st	Z, r24
     efc:	80 81       	ld	r24, Z
     efe:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     f00:	80 83       	st	Z, r24
     f02:	80 81       	ld	r24, Z
     f04:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     f06:	80 83       	st	Z, r24
     f08:	96 ef       	ldi	r25, 0xF6	; 246
     f0a:	9a 95       	dec	r25
     f0c:	f1 f7       	brne	.-4      	; 0xf0a <main+0x4c4>
     f0e:	80 ec       	ldi	r24, 0xC0	; 192
     f10:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     f12:	26 ef       	ldi	r18, 0xF6	; 246
     f14:	2a 95       	dec	r18
     f16:	f1 f7       	brne	.-4      	; 0xf14 <main+0x4ce>
     f18:	80 81       	ld	r24, Z
     f1a:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     f1c:	80 83       	st	Z, r24
     f1e:	96 01       	movw	r18, r12
     f20:	ad ec       	ldi	r26, 0xCD	; 205
					LCD_Str(v_msg);
					LCD_Pos(1,0);
					sprintf(msg, "TTC:%2u.%1u s   ",(unsigned)(ttc10/10), (unsigned)(ttc10%10));
     f22:	bc ec       	ldi	r27, 0xCC	; 204
     f24:	f3 d4       	rcall	.+2534   	; 0x190c <__umulhisi3>
     f26:	ac 01       	movw	r20, r24
     f28:	56 95       	lsr	r21
     f2a:	47 95       	ror	r20
     f2c:	56 95       	lsr	r21
     f2e:	47 95       	ror	r20
     f30:	56 95       	lsr	r21
     f32:	47 95       	ror	r20
     f34:	ca 01       	movw	r24, r20
     f36:	88 0f       	add	r24, r24
     f38:	99 1f       	adc	r25, r25
     f3a:	44 0f       	add	r20, r20
     f3c:	55 1f       	adc	r21, r21
     f3e:	44 0f       	add	r20, r20
     f40:	55 1f       	adc	r21, r21
     f42:	44 0f       	add	r20, r20
     f44:	55 1f       	adc	r21, r21
     f46:	48 0f       	add	r20, r24
     f48:	59 1f       	adc	r21, r25
     f4a:	c6 01       	movw	r24, r12
     f4c:	84 1b       	sub	r24, r20
     f4e:	95 0b       	sbc	r25, r21
     f50:	ac 01       	movw	r20, r24
     f52:	dc d4       	rcall	.+2488   	; 0x190c <__umulhisi3>
     f54:	96 95       	lsr	r25
     f56:	87 95       	ror	r24
     f58:	96 95       	lsr	r25
     f5a:	87 95       	ror	r24
     f5c:	96 95       	lsr	r25
     f5e:	87 95       	ror	r24
     f60:	5f 93       	push	r21
     f62:	4f 93       	push	r20
     f64:	9f 93       	push	r25
     f66:	8f 93       	push	r24
     f68:	84 eb       	ldi	r24, 0xB4	; 180
     f6a:	91 e0       	ldi	r25, 0x01	; 1
     f6c:	9f 93       	push	r25
     f6e:	8f 93       	push	r24
     f70:	7e 01       	movw	r14, r28
     f72:	91 e2       	ldi	r25, 0x21	; 33
     f74:	e9 0e       	add	r14, r25
     f76:	f1 1c       	adc	r15, r1
     f78:	ff 92       	push	r15
     f7a:	ef 92       	push	r14
     f7c:	4c d5       	rcall	.+2712   	; 0x1a16 <sprintf>
     f7e:	0f b6       	in	r0, 0x3f	; 63
     f80:	f8 94       	cli
     f82:	de bf       	out	0x3e, r29	; 62
     f84:	0f be       	out	0x3f, r0	; 63
     f86:	cd bf       	out	0x3d, r28	; 61
     f88:	d7 01       	movw	r26, r14
     f8a:	22 c0       	rjmp	.+68     	; 0xfd0 <main+0x58a>
     f8c:	11 96       	adiw	r26, 0x01	; 1
     f8e:	81 e0       	ldi	r24, 0x01	; 1
     f90:	06 c0       	rjmp	.+12     	; 0xf9e <main+0x558>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     f92:	e6 e6       	ldi	r30, 0x66	; 102
     f94:	fe e0       	ldi	r31, 0x0E	; 14
     f96:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f98:	f1 f7       	brne	.-4      	; 0xf96 <main+0x550>
     f9a:	00 00       	nop
     f9c:	82 2f       	mov	r24, r18
     f9e:	2f ef       	ldi	r18, 0xFF	; 255
     fa0:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     fa2:	81 11       	cpse	r24, r1
     fa4:	f6 cf       	rjmp	.-20     	; 0xf92 <main+0x54c>
     fa6:	e5 e6       	ldi	r30, 0x65	; 101
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     fac:	84 60       	ori	r24, 0x04	; 4
     fae:	80 83       	st	Z, r24
     fb0:	80 81       	ld	r24, Z
     fb2:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     fb4:	80 83       	st	Z, r24
     fb6:	80 81       	ld	r24, Z
     fb8:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     fba:	80 83       	st	Z, r24
     fbc:	26 ef       	ldi	r18, 0xF6	; 246
     fbe:	2a 95       	dec	r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     fc0:	f1 f7       	brne	.-4      	; 0xfbe <main+0x578>
     fc2:	9b bb       	out	0x1b, r25	; 27
     fc4:	86 ef       	ldi	r24, 0xF6	; 246
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     fc6:	8a 95       	dec	r24
     fc8:	f1 f7       	brne	.-4      	; 0xfc6 <main+0x580>
     fca:	80 81       	ld	r24, Z
     fcc:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     fce:	80 83       	st	Z, r24
     fd0:	9c 91       	ld	r25, X
     fd2:	91 11       	cpse	r25, r1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     fd4:	db cf       	rjmp	.-74     	; 0xf8c <main+0x546>
     fd6:	8a da       	rcall	.-2796   	; 0x4ec <PC_ProcessTx>
     fd8:	25 ce       	rjmp	.-950    	; 0xc24 <main+0x1de>

00000fda <OTA_Bridge_Init>:



void OTA_Bridge_Init(void)
{
	sdv_sys.ota_active = false;
     fda:	ee ee       	ldi	r30, 0xEE	; 238
     fdc:	f4 e0       	ldi	r31, 0x04	; 4
     fde:	13 8e       	std	Z+27, r1	; 0x1b
	sdv_sys.ota_target = OTA_IDLE;
     fe0:	14 8e       	std	Z+28, r1	; 0x1c
     fe2:	08 95       	ret

00000fe4 <OTA_Bridge_Begin>:
}

void OTA_Bridge_Begin(OtaTarget target){
	sdv_sys.ota_active = true;
     fe4:	ee ee       	ldi	r30, 0xEE	; 238
     fe6:	f4 e0       	ldi	r31, 0x04	; 4
     fe8:	91 e0       	ldi	r25, 0x01	; 1
     fea:	93 8f       	std	Z+27, r25	; 0x1b
	sdv_sys.ota_target = target;
     fec:	84 8f       	std	Z+28, r24	; 0x1c
	
	if(target == OTA_TARGET_MAIN){
     fee:	81 30       	cpi	r24, 0x01	; 1
     ff0:	51 f4       	brne	.+20     	; 0x1006 <__DATA_REGION_LENGTH__+0x6>
		eeprom_update_byte(EE_OTA_REQ_ADDR, OTA_REQ_MAGIC);
     ff2:	65 ea       	ldi	r22, 0xA5	; 165
     ff4:	80 e0       	ldi	r24, 0x00	; 0
     ff6:	90 e0       	ldi	r25, 0x00	; 0
     ff8:	0e 94 64 13 	call	0x26c8	; 0x26c8 <eeprom_update_byte>
		// 2) ACK 찍고
		PC_SendLine("OTA:ACK:BEGIN:MAIN");
     ffc:	85 ec       	ldi	r24, 0xC5	; 197
     ffe:	91 e0       	ldi	r25, 0x01	; 1
    1000:	45 db       	rcall	.-2422   	; 0x68c <PC_SendLine>
		Send_parameter();//PC에게 사용자가 변환할 수 있는 현재 파라미터 값 제공
    1002:	fd c0       	rjmp	.+506    	; 0x11fe <Send_parameter>
    1004:	08 95       	ret
    1006:	82 30       	cpi	r24, 0x02	; 2
		
	}
	else if (target == OTA_TARGET_SUB){
    1008:	49 f4       	brne	.+18     	; 0x101c <__DATA_REGION_LENGTH__+0x1c>
    100a:	88 ed       	ldi	r24, 0xD8	; 216
		PC_SendLine("OTA:ACK:BEGIN:SUB");
    100c:	91 e0       	ldi	r25, 0x01	; 1
    100e:	3e db       	rcall	.-2436   	; 0x68c <PC_SendLine>
    1010:	6f ef       	ldi	r22, 0xFF	; 255
		SUB_SendToken2(0xFF, 0xFF);
    1012:	8f ef       	ldi	r24, 0xFF	; 255
    1014:	a3 dc       	rcall	.-1722   	; 0x95c <SUB_SendToken2>
    1016:	81 e0       	ldi	r24, 0x01	; 1
    1018:	80 93 e0 04 	sts	0x04E0, r24	; 0x8004e0 <sub_proto_mode>
		sub_proto_mode = SUB_PROTO_OTA_TEXT;
    101c:	08 95       	ret

0000101e <OTA_Bridge_Data>:
    101e:	0f 93       	push	r16
    1020:	1f 93       	push	r17
	}
}
void OTA_Bridge_Data(const char *line)
{
    1022:	cf 93       	push	r28
    1024:	df 93       	push	r29
    1026:	cd b7       	in	r28, 0x3d	; 61
    1028:	de b7       	in	r29, 0x3e	; 62
    102a:	a2 97       	sbiw	r28, 0x22	; 34
    102c:	0f b6       	in	r0, 0x3f	; 63
    102e:	f8 94       	cli
    1030:	de bf       	out	0x3e, r29	; 62
    1032:	0f be       	out	0x3f, r0	; 63
    1034:	cd bf       	out	0x3d, r28	; 61
	char key[32];
	int  val;
	float fval;
	if(!sdv_sys.ota_active) return;
    1036:	20 91 09 05 	lds	r18, 0x0509	; 0x800509 <sdv_sys+0x1b>
    103a:	22 23       	and	r18, r18
    103c:	09 f4       	brne	.+2      	; 0x1040 <OTA_Bridge_Data+0x22>
    103e:	49 c0       	rjmp	.+146    	; 0x10d2 <OTA_Bridge_Data+0xb4>
	
	if (sdv_sys.ota_target == OTA_TARGET_SUB) {
    1040:	20 91 0a 05 	lds	r18, 0x050A	; 0x80050a <sdv_sys+0x1c>
    1044:	22 30       	cpi	r18, 0x02	; 2
    1046:	29 f4       	brne	.+10     	; 0x1052 <OTA_Bridge_Data+0x34>
		// payload(인텔헥스 한 줄)를 SUB로 넘김
		SUB_SendLine(line);
    1048:	55 dc       	rcall	.-1878   	; 0x8f4 <SUB_SendLine>
		PC_SendLine("OTA:ACK:DATA:SUB");
    104a:	8a ee       	ldi	r24, 0xEA	; 234
    104c:	91 e0       	ldi	r25, 0x01	; 1
    104e:	1e db       	rcall	.-2500   	; 0x68c <PC_SendLine>
    1050:	40 c0       	rjmp	.+128    	; 0x10d2 <OTA_Bridge_Data+0xb4>
		} 
	else if (sdv_sys.ota_target == OTA_TARGET_MAIN) {
    1052:	21 30       	cpi	r18, 0x01	; 1
    1054:	09 f0       	breq	.+2      	; 0x1058 <OTA_Bridge_Data+0x3a>
    1056:	3d c0       	rjmp	.+122    	; 0x10d2 <OTA_Bridge_Data+0xb4>
		sscanf(line,":PARAM:%31[^:]:%d",key,&val);
    1058:	9e 01       	movw	r18, r28
    105a:	2f 5d       	subi	r18, 0xDF	; 223
    105c:	3f 4f       	sbci	r19, 0xFF	; 255
    105e:	3f 93       	push	r19
    1060:	2f 93       	push	r18
    1062:	8e 01       	movw	r16, r28
    1064:	0f 5f       	subi	r16, 0xFF	; 255
    1066:	1f 4f       	sbci	r17, 0xFF	; 255
    1068:	1f 93       	push	r17
    106a:	0f 93       	push	r16
    106c:	2b ef       	ldi	r18, 0xFB	; 251
    106e:	31 e0       	ldi	r19, 0x01	; 1
    1070:	3f 93       	push	r19
    1072:	2f 93       	push	r18
    1074:	9f 93       	push	r25
    1076:	8f 93       	push	r24
    1078:	fc d4       	rcall	.+2552   	; 0x1a72 <sscanf>
		if (strcmp(key, "TTC_DANGER") == 0 || strcmp(key, "TTC_WARNING") == 0) {
    107a:	6d e0       	ldi	r22, 0x0D	; 13
    107c:	72 e0       	ldi	r23, 0x02	; 2
    107e:	c8 01       	movw	r24, r16
    1080:	68 d4       	rcall	.+2256   	; 0x1952 <strcmp>
    1082:	0f b6       	in	r0, 0x3f	; 63
    1084:	f8 94       	cli
    1086:	de bf       	out	0x3e, r29	; 62
    1088:	0f be       	out	0x3f, r0	; 63
    108a:	cd bf       	out	0x3d, r28	; 61
    108c:	89 2b       	or	r24, r25
    108e:	31 f0       	breq	.+12     	; 0x109c <OTA_Bridge_Data+0x7e>
    1090:	68 e1       	ldi	r22, 0x18	; 24
    1092:	72 e0       	ldi	r23, 0x02	; 2
    1094:	c8 01       	movw	r24, r16
    1096:	5d d4       	rcall	.+2234   	; 0x1952 <strcmp>
    1098:	89 2b       	or	r24, r25
    109a:	79 f4       	brne	.+30     	; 0x10ba <OTA_Bridge_Data+0x9c>
    109c:	69 a1       	ldd	r22, Y+33	; 0x21
			fval = val / 10.0f;
    109e:	7a a1       	ldd	r23, Y+34	; 0x22
    10a0:	07 2e       	mov	r0, r23
    10a2:	00 0c       	add	r0, r0
    10a4:	88 0b       	sbc	r24, r24
    10a6:	99 0b       	sbc	r25, r25
    10a8:	e5 d2       	rcall	.+1482   	; 0x1674 <__floatsisf>
    10aa:	20 e0       	ldi	r18, 0x00	; 0
    10ac:	30 e0       	ldi	r19, 0x00	; 0
    10ae:	40 e2       	ldi	r20, 0x20	; 32
    10b0:	51 e4       	ldi	r21, 0x41	; 65
    10b2:	45 d2       	rcall	.+1162   	; 0x153e <__divsf3>
    10b4:	ab 01       	movw	r20, r22
    10b6:	bc 01       	movw	r22, r24
    10b8:	09 c0       	rjmp	.+18     	; 0x10cc <OTA_Bridge_Data+0xae>
    10ba:	69 a1       	ldd	r22, Y+33	; 0x21
		}
		else
			fval=(float)val;
    10bc:	7a a1       	ldd	r23, Y+34	; 0x22
    10be:	07 2e       	mov	r0, r23
    10c0:	00 0c       	add	r0, r0
    10c2:	88 0b       	sbc	r24, r24
    10c4:	99 0b       	sbc	r25, r25
    10c6:	d6 d2       	rcall	.+1452   	; 0x1674 <__floatsisf>
    10c8:	ab 01       	movw	r20, r22
    10ca:	bc 01       	movw	r22, r24
    10cc:	ce 01       	movw	r24, r28
		Parameter_Update(key,fval);
    10ce:	01 96       	adiw	r24, 0x01	; 1
    10d0:	0e d1       	rcall	.+540    	; 0x12ee <Parameter_Update>
    10d2:	a2 96       	adiw	r28, 0x22	; 34
    10d4:	0f b6       	in	r0, 0x3f	; 63
		
		
	}
}	
    10d6:	f8 94       	cli
    10d8:	de bf       	out	0x3e, r29	; 62
    10da:	0f be       	out	0x3f, r0	; 63
    10dc:	cd bf       	out	0x3d, r28	; 61
    10de:	df 91       	pop	r29
    10e0:	cf 91       	pop	r28
    10e2:	1f 91       	pop	r17
    10e4:	0f 91       	pop	r16
    10e6:	08 95       	ret

000010e8 <OTA_Bridge_End>:
    10e8:	ee ee       	ldi	r30, 0xEE	; 238
    10ea:	f4 e0       	ldi	r31, 0x04	; 4
void OTA_Bridge_End(void)
{
	sdv_sys.ota_active = false;
    10ec:	13 8e       	std	Z+27, r1	; 0x1b
	sdv_sys.ota_target = OTA_IDLE;
    10ee:	14 8e       	std	Z+28, r1	; 0x1c
	sub_proto_mode = SUB_PROTO_BINARY;
    10f0:	10 92 e0 04 	sts	0x04E0, r1	; 0x8004e0 <sub_proto_mode>

	Parameter_SaveIfChange();   // ✅ 변경된 경우에만 EEPROM에 저장
    10f4:	7f d0       	rcall	.+254    	; 0x11f4 <Parameter_SaveIfChange>

	PC_SendLine("OTA:ACK:END");
    10f6:	84 e2       	ldi	r24, 0x24	; 36
    10f8:	92 e0       	ldi	r25, 0x02	; 2
    10fa:	c8 ca       	rjmp	.-2672   	; 0x68c <PC_SendLine>
    10fc:	08 95       	ret

000010fe <Parameter_SetDefault>:
#define EE_PARAM_VER	         (0x01)

Parameter parameter;
volatile uint8_t parameter_change = 0;
void Parameter_SetDefault(){
	parameter.ttc_danger=1.5;
    10fe:	e1 ee       	ldi	r30, 0xE1	; 225
    1100:	f4 e0       	ldi	r31, 0x04	; 4
    1102:	80 e0       	ldi	r24, 0x00	; 0
    1104:	90 e0       	ldi	r25, 0x00	; 0
    1106:	a0 ec       	ldi	r26, 0xC0	; 192
    1108:	bf e3       	ldi	r27, 0x3F	; 63
    110a:	80 83       	st	Z, r24
    110c:	91 83       	std	Z+1, r25	; 0x01
    110e:	a2 83       	std	Z+2, r26	; 0x02
    1110:	b3 83       	std	Z+3, r27	; 0x03
	parameter.ttc_warning=5.0;
    1112:	80 e0       	ldi	r24, 0x00	; 0
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	a0 ea       	ldi	r26, 0xA0	; 160
    1118:	b0 e4       	ldi	r27, 0x40	; 64
    111a:	84 83       	std	Z+4, r24	; 0x04
    111c:	95 83       	std	Z+5, r25	; 0x05
    111e:	a6 83       	std	Z+6, r26	; 0x06
    1120:	b7 83       	std	Z+7, r27	; 0x07
	parameter.D_caution=30;
    1122:	8e e1       	ldi	r24, 0x1E	; 30
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	91 87       	std	Z+9, r25	; 0x09
    1128:	80 87       	std	Z+8, r24	; 0x08
	parameter.D_Emergency=15;
    112a:	8f e0       	ldi	r24, 0x0F	; 15
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	93 87       	std	Z+11, r25	; 0x0b
    1130:	82 87       	std	Z+10, r24	; 0x0a
	parameter_change = 0;
    1132:	10 92 df 04 	sts	0x04DF, r1	; 0x8004df <parameter_change>
    1136:	08 95       	ret

00001138 <Parameter_Init>:

}
void Parameter_Init(void)
{
    1138:	cf 93       	push	r28
	uint8_t magic = eeprom_read_byte(EE_PARAM_MAGIC_ADDR);
    113a:	81 e0       	ldi	r24, 0x01	; 1
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	0e 94 4d 13 	call	0x269a	; 0x269a <eeprom_read_byte>
    1142:	c8 2f       	mov	r28, r24
	uint8_t ver   = eeprom_read_byte(EE_PARAM_VER_ADDR);
    1144:	82 e0       	ldi	r24, 0x02	; 2
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	0e 94 4d 13 	call	0x269a	; 0x269a <eeprom_read_byte>

	if (magic != EE_PARAM_MAGIC || ver != EE_PARAM_VER) {
    114c:	ca 35       	cpi	r28, 0x5A	; 90
    114e:	11 f4       	brne	.+4      	; 0x1154 <Parameter_Init+0x1c>
    1150:	81 30       	cpi	r24, 0x01	; 1
    1152:	11 f0       	breq	.+4      	; 0x1158 <Parameter_Init+0x20>
		// EEPROM이 비었거나(초기) 버전이 다르면 기본값
		Parameter_SetDefault();
    1154:	d4 df       	rcall	.-88     	; 0x10fe <Parameter_SetDefault>
		return;
    1156:	0a c0       	rjmp	.+20     	; 0x116c <Parameter_Init+0x34>
	}

	// 검증 통과 -> EEPROM에서 구조체 통째 로드
	eeprom_read_block(&parameter, EE_PARAM_DATA_ADDR, sizeof(Parameter));
    1158:	4d e0       	ldi	r20, 0x0D	; 13
    115a:	50 e0       	ldi	r21, 0x00	; 0
    115c:	63 e0       	ldi	r22, 0x03	; 3
    115e:	70 e0       	ldi	r23, 0x00	; 0
    1160:	81 ee       	ldi	r24, 0xE1	; 225
    1162:	94 e0       	ldi	r25, 0x04	; 4
    1164:	0e 94 3d 13 	call	0x267a	; 0x267a <eeprom_read_block>
	parameter_change = 0;
    1168:	10 92 df 04 	sts	0x04DF, r1	; 0x8004df <parameter_change>
}
    116c:	cf 91       	pop	r28
    116e:	08 95       	ret

00001170 <Parameter_SaveNow>:

void Parameter_SaveNow(void)
{
    1170:	1f 93       	push	r17
    1172:	cf 93       	push	r28
    1174:	df 93       	push	r29
    1176:	cd b7       	in	r28, 0x3d	; 61
    1178:	de b7       	in	r29, 0x3e	; 62
    117a:	2d 97       	sbiw	r28, 0x0d	; 13
    117c:	0f b6       	in	r0, 0x3f	; 63
    117e:	f8 94       	cli
    1180:	de bf       	out	0x3e, r29	; 62
    1182:	0f be       	out	0x3f, r0	; 63
    1184:	cd bf       	out	0x3d, r28	; 61
	// 저장 중 값 흔들림 방지용 스냅샷
	Parameter snap;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    1186:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1188:	f8 94       	cli
    118a:	81 e0       	ldi	r24, 0x01	; 1
    118c:	0a c0       	rjmp	.+20     	; 0x11a2 <Parameter_SaveNow+0x32>
		snap = parameter;
    118e:	8d e0       	ldi	r24, 0x0D	; 13
    1190:	e1 ee       	ldi	r30, 0xE1	; 225
    1192:	f4 e0       	ldi	r31, 0x04	; 4
    1194:	de 01       	movw	r26, r28
    1196:	11 96       	adiw	r26, 0x01	; 1
    1198:	01 90       	ld	r0, Z+
    119a:	0d 92       	st	X+, r0
    119c:	8a 95       	dec	r24
    119e:	e1 f7       	brne	.-8      	; 0x1198 <Parameter_SaveNow+0x28>

void Parameter_SaveNow(void)
{
	// 저장 중 값 흔들림 방지용 스냅샷
	Parameter snap;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    11a0:	80 e0       	ldi	r24, 0x00	; 0
    11a2:	81 11       	cpse	r24, r1
    11a4:	f4 cf       	rjmp	.-24     	; 0x118e <Parameter_SaveNow+0x1e>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11a6:	9f bf       	out	0x3f, r25	; 63
		snap = parameter;
	}

	// update_ 계열: 값이 동일하면 실제 write 안 해서 EEPROM 수명에 유리
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    11a8:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    11aa:	f8 94       	cli
    11ac:	81 e0       	ldi	r24, 0x01	; 1
    11ae:	15 c0       	rjmp	.+42     	; 0x11da <Parameter_SaveNow+0x6a>
		eeprom_update_byte(EE_PARAM_MAGIC_ADDR, EE_PARAM_MAGIC);
    11b0:	6a e5       	ldi	r22, 0x5A	; 90
    11b2:	81 e0       	ldi	r24, 0x01	; 1
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	0e 94 64 13 	call	0x26c8	; 0x26c8 <eeprom_update_byte>
		eeprom_update_byte(EE_PARAM_VER_ADDR, EE_PARAM_VER);
    11ba:	61 e0       	ldi	r22, 0x01	; 1
    11bc:	82 e0       	ldi	r24, 0x02	; 2
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	0e 94 64 13 	call	0x26c8	; 0x26c8 <eeprom_update_byte>
		eeprom_update_block(&snap, EE_PARAM_DATA_ADDR, sizeof(Parameter));
    11c4:	4d e0       	ldi	r20, 0x0D	; 13
    11c6:	50 e0       	ldi	r21, 0x00	; 0
    11c8:	63 e0       	ldi	r22, 0x03	; 3
    11ca:	70 e0       	ldi	r23, 0x00	; 0
    11cc:	ce 01       	movw	r24, r28
    11ce:	01 96       	adiw	r24, 0x01	; 1
    11d0:	0e 94 55 13 	call	0x26aa	; 0x26aa <eeprom_update_block>
		parameter_change = 0;
    11d4:	10 92 df 04 	sts	0x04DF, r1	; 0x8004df <parameter_change>
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
		snap = parameter;
	}

	// update_ 계열: 값이 동일하면 실제 write 안 해서 EEPROM 수명에 유리
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    11d8:	80 e0       	ldi	r24, 0x00	; 0
    11da:	81 11       	cpse	r24, r1
    11dc:	e9 cf       	rjmp	.-46     	; 0x11b0 <Parameter_SaveNow+0x40>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    11de:	1f bf       	out	0x3f, r17	; 63
		eeprom_update_byte(EE_PARAM_MAGIC_ADDR, EE_PARAM_MAGIC);
		eeprom_update_byte(EE_PARAM_VER_ADDR, EE_PARAM_VER);
		eeprom_update_block(&snap, EE_PARAM_DATA_ADDR, sizeof(Parameter));
		parameter_change = 0;
	}
}
    11e0:	2d 96       	adiw	r28, 0x0d	; 13
    11e2:	0f b6       	in	r0, 0x3f	; 63
    11e4:	f8 94       	cli
    11e6:	de bf       	out	0x3e, r29	; 62
    11e8:	0f be       	out	0x3f, r0	; 63
    11ea:	cd bf       	out	0x3d, r28	; 61
    11ec:	df 91       	pop	r29
    11ee:	cf 91       	pop	r28
    11f0:	1f 91       	pop	r17
    11f2:	08 95       	ret

000011f4 <Parameter_SaveIfChange>:

void Parameter_SaveIfChange(void)
{
	if (!parameter_change) return;
    11f4:	80 91 df 04 	lds	r24, 0x04DF	; 0x8004df <parameter_change>
    11f8:	81 11       	cpse	r24, r1
	Parameter_SaveNow();
    11fa:	ba cf       	rjmp	.-140    	; 0x1170 <Parameter_SaveNow>
    11fc:	08 95       	ret

000011fe <Send_parameter>:
}


void Send_parameter(){
    11fe:	8f 92       	push	r8
    1200:	9f 92       	push	r9
    1202:	af 92       	push	r10
    1204:	bf 92       	push	r11
    1206:	ef 92       	push	r14
    1208:	ff 92       	push	r15
    120a:	0f 93       	push	r16
    120c:	1f 93       	push	r17
    120e:	cf 93       	push	r28
    1210:	df 93       	push	r29
    1212:	cd b7       	in	r28, 0x3d	; 61
    1214:	de b7       	in	r29, 0x3e	; 62
    1216:	c0 58       	subi	r28, 0x80	; 128
    1218:	d1 09       	sbc	r29, r1
    121a:	0f b6       	in	r0, 0x3f	; 63
    121c:	f8 94       	cli
    121e:	de bf       	out	0x3e, r29	; 62
    1220:	0f be       	out	0x3f, r0	; 63
    1222:	cd bf       	out	0x3d, r28	; 61
	char para_buf[128];

	int ttc_d_x10 = (int)(parameter.ttc_danger  * 10.0f);
    1224:	01 ee       	ldi	r16, 0xE1	; 225
    1226:	14 e0       	ldi	r17, 0x04	; 4
    1228:	d8 01       	movw	r26, r16
    122a:	6d 91       	ld	r22, X+
    122c:	7d 91       	ld	r23, X+
    122e:	8d 91       	ld	r24, X+
    1230:	9c 91       	ld	r25, X
    1232:	20 e0       	ldi	r18, 0x00	; 0
    1234:	30 e0       	ldi	r19, 0x00	; 0
    1236:	40 e2       	ldi	r20, 0x20	; 32
    1238:	51 e4       	ldi	r21, 0x41	; 65
    123a:	d0 d2       	rcall	.+1440   	; 0x17dc <__mulsf3>
    123c:	e8 d1       	rcall	.+976    	; 0x160e <__fixsfsi>
    123e:	7b 01       	movw	r14, r22
	int ttc_w_x10 = (int)(parameter.ttc_warning * 10.0f);
    1240:	f8 01       	movw	r30, r16
    1242:	64 81       	ldd	r22, Z+4	; 0x04
    1244:	75 81       	ldd	r23, Z+5	; 0x05
    1246:	86 81       	ldd	r24, Z+6	; 0x06
    1248:	97 81       	ldd	r25, Z+7	; 0x07
    124a:	20 e0       	ldi	r18, 0x00	; 0
    124c:	30 e0       	ldi	r19, 0x00	; 0
    124e:	40 e2       	ldi	r20, 0x20	; 32
    1250:	51 e4       	ldi	r21, 0x41	; 65
    1252:	c4 d2       	rcall	.+1416   	; 0x17dc <__mulsf3>
    1254:	dc d1       	rcall	.+952    	; 0x160e <__fixsfsi>
    1256:	4b 01       	movw	r8, r22
    1258:	5c 01       	movw	r10, r24

	int ttc_d_int  = ttc_d_x10 / 10;
    125a:	2a e0       	ldi	r18, 0x0A	; 10
    125c:	30 e0       	ldi	r19, 0x00	; 0
    125e:	c7 01       	movw	r24, r14
    1260:	b9 01       	movw	r22, r18
    1262:	1f d3       	rcall	.+1598   	; 0x18a2 <__divmodhi4>
    1264:	46 2f       	mov	r20, r22
    1266:	e7 2f       	mov	r30, r23
    1268:	f8 2f       	mov	r31, r24
	int ttc_d_frac = ttc_d_x10 % 10;

	int ttc_w_int  = ttc_w_x10 / 10;
    126a:	f9 2e       	mov	r15, r25
    126c:	c4 01       	movw	r24, r8
    126e:	b9 01       	movw	r22, r18
    1270:	18 d3       	rcall	.+1584   	; 0x18a2 <__divmodhi4>
	snprintf(para_buf, sizeof(para_buf),
	"TTC_DANGER=%d.%d;TTC_WARNING=%d.%d;D_CAUTION=%u;D_EMERGENCY=%u;",
	ttc_d_int, ttc_d_frac,
	ttc_w_int, ttc_w_frac,
	(unsigned)parameter.D_caution,
	(unsigned)parameter.D_Emergency);
    1272:	d8 01       	movw	r26, r16
    1274:	1a 96       	adiw	r26, 0x0a	; 10
    1276:	5c 91       	ld	r21, X
    1278:	1a 97       	sbiw	r26, 0x0a	; 10
    127a:	1b 96       	adiw	r26, 0x0b	; 11
    127c:	ec 90       	ld	r14, X
    127e:	1b 97       	sbiw	r26, 0x0b	; 11

	snprintf(para_buf, sizeof(para_buf),
	"TTC_DANGER=%d.%d;TTC_WARNING=%d.%d;D_CAUTION=%u;D_EMERGENCY=%u;",
	ttc_d_int, ttc_d_frac,
	ttc_w_int, ttc_w_frac,
	(unsigned)parameter.D_caution,
    1280:	18 96       	adiw	r26, 0x08	; 8
    1282:	2c 91       	ld	r18, X
    1284:	18 97       	sbiw	r26, 0x08	; 8
    1286:	19 96       	adiw	r26, 0x09	; 9
    1288:	3c 91       	ld	r19, X
	int ttc_d_frac = ttc_d_x10 % 10;

	int ttc_w_int  = ttc_w_x10 / 10;
	int ttc_w_frac = ttc_w_x10 % 10;

	snprintf(para_buf, sizeof(para_buf),
    128a:	ef 92       	push	r14
    128c:	5f 93       	push	r21
    128e:	3f 93       	push	r19
    1290:	2f 93       	push	r18
    1292:	9f 93       	push	r25
    1294:	8f 93       	push	r24
    1296:	7f 93       	push	r23
    1298:	6f 93       	push	r22
    129a:	ff 92       	push	r15
    129c:	ff 93       	push	r31
    129e:	ef 93       	push	r30
    12a0:	4f 93       	push	r20
    12a2:	80 e3       	ldi	r24, 0x30	; 48
    12a4:	92 e0       	ldi	r25, 0x02	; 2
    12a6:	9f 93       	push	r25
    12a8:	8f 93       	push	r24
    12aa:	1f 92       	push	r1
    12ac:	80 e8       	ldi	r24, 0x80	; 128
    12ae:	8f 93       	push	r24
    12b0:	8e 01       	movw	r16, r28
    12b2:	0f 5f       	subi	r16, 0xFF	; 255
    12b4:	1f 4f       	sbci	r17, 0xFF	; 255
    12b6:	1f 93       	push	r17
    12b8:	0f 93       	push	r16
	ttc_d_int, ttc_d_frac,
	ttc_w_int, ttc_w_frac,
	(unsigned)parameter.D_caution,
	(unsigned)parameter.D_Emergency);

	PC_SendLine(para_buf);
    12ba:	71 d3       	rcall	.+1762   	; 0x199e <snprintf>
    12bc:	c8 01       	movw	r24, r16
    12be:	e6 d9       	rcall	.-3124   	; 0x68c <PC_SendLine>
}
    12c0:	0f b6       	in	r0, 0x3f	; 63
    12c2:	f8 94       	cli
    12c4:	de bf       	out	0x3e, r29	; 62
    12c6:	0f be       	out	0x3f, r0	; 63
    12c8:	cd bf       	out	0x3d, r28	; 61
    12ca:	c0 58       	subi	r28, 0x80	; 128
    12cc:	df 4f       	sbci	r29, 0xFF	; 255
    12ce:	0f b6       	in	r0, 0x3f	; 63
    12d0:	f8 94       	cli
    12d2:	de bf       	out	0x3e, r29	; 62
    12d4:	0f be       	out	0x3f, r0	; 63
    12d6:	cd bf       	out	0x3d, r28	; 61
    12d8:	df 91       	pop	r29
    12da:	cf 91       	pop	r28
    12dc:	1f 91       	pop	r17
    12de:	0f 91       	pop	r16
    12e0:	ff 90       	pop	r15
    12e2:	ef 90       	pop	r14
    12e4:	bf 90       	pop	r11
    12e6:	af 90       	pop	r10
    12e8:	9f 90       	pop	r9
    12ea:	8f 90       	pop	r8
    12ec:	08 95       	ret

000012ee <Parameter_Update>:
void Parameter_Update(const char* key, float val){
    12ee:	cf 92       	push	r12
    12f0:	df 92       	push	r13
    12f2:	ef 92       	push	r14
    12f4:	ff 92       	push	r15
    12f6:	cf 93       	push	r28
    12f8:	df 93       	push	r29
    12fa:	ec 01       	movw	r28, r24
    12fc:	6a 01       	movw	r12, r20
    12fe:	7b 01       	movw	r14, r22
	
	if (strcmp(key, "TTC_DANGER") == 0)
    1300:	6d e0       	ldi	r22, 0x0D	; 13
    1302:	72 e0       	ldi	r23, 0x02	; 2
    1304:	26 d3       	rcall	.+1612   	; 0x1952 <strcmp>
    1306:	89 2b       	or	r24, r25
    1308:	f1 f4       	brne	.+60     	; 0x1346 <Parameter_Update+0x58>
	{
		if (val > 0.1f && val < 10.0f)
    130a:	2d ec       	ldi	r18, 0xCD	; 205
    130c:	3c ec       	ldi	r19, 0xCC	; 204
    130e:	4c ec       	ldi	r20, 0xCC	; 204
    1310:	5d e3       	ldi	r21, 0x3D	; 61
    1312:	c7 01       	movw	r24, r14
    1314:	b6 01       	movw	r22, r12
    1316:	5e d2       	rcall	.+1212   	; 0x17d4 <__gesf2>
    1318:	18 16       	cp	r1, r24
    131a:	8c f4       	brge	.+34     	; 0x133e <Parameter_Update+0x50>
    131c:	20 e0       	ldi	r18, 0x00	; 0
    131e:	30 e0       	ldi	r19, 0x00	; 0
    1320:	40 e2       	ldi	r20, 0x20	; 32
    1322:	51 e4       	ldi	r21, 0x41	; 65
    1324:	c7 01       	movw	r24, r14
    1326:	b6 01       	movw	r22, r12
    1328:	06 d1       	rcall	.+524    	; 0x1536 <__cmpsf2>
    132a:	88 23       	and	r24, r24
    132c:	44 f4       	brge	.+16     	; 0x133e <Parameter_Update+0x50>
			parameter.ttc_danger = val;
    132e:	c0 92 e1 04 	sts	0x04E1, r12	; 0x8004e1 <parameter>
    1332:	d0 92 e2 04 	sts	0x04E2, r13	; 0x8004e2 <parameter+0x1>
    1336:	e0 92 e3 04 	sts	0x04E3, r14	; 0x8004e3 <parameter+0x2>
    133a:	f0 92 e4 04 	sts	0x04E4, r15	; 0x8004e4 <parameter+0x3>
		parameter_change=1;
    133e:	81 e0       	ldi	r24, 0x01	; 1
    1340:	80 93 df 04 	sts	0x04DF, r24	; 0x8004df <parameter_change>
    1344:	67 c0       	rjmp	.+206    	; 0x1414 <Parameter_Update+0x126>
	}
	else if (strcmp(key, "TTC_WARNING") == 0)
    1346:	68 e1       	ldi	r22, 0x18	; 24
    1348:	72 e0       	ldi	r23, 0x02	; 2
    134a:	ce 01       	movw	r24, r28
    134c:	02 d3       	rcall	.+1540   	; 0x1952 <strcmp>
    134e:	89 2b       	or	r24, r25
    1350:	f1 f4       	brne	.+60     	; 0x138e <Parameter_Update+0xa0>
	{
		if (val > 0.1f && val < 15.0f)
    1352:	2d ec       	ldi	r18, 0xCD	; 205
    1354:	3c ec       	ldi	r19, 0xCC	; 204
    1356:	4c ec       	ldi	r20, 0xCC	; 204
    1358:	5d e3       	ldi	r21, 0x3D	; 61
    135a:	c7 01       	movw	r24, r14
    135c:	b6 01       	movw	r22, r12
    135e:	3a d2       	rcall	.+1140   	; 0x17d4 <__gesf2>
    1360:	18 16       	cp	r1, r24
    1362:	8c f4       	brge	.+34     	; 0x1386 <Parameter_Update+0x98>
    1364:	20 e0       	ldi	r18, 0x00	; 0
    1366:	30 e0       	ldi	r19, 0x00	; 0
    1368:	40 e7       	ldi	r20, 0x70	; 112
    136a:	51 e4       	ldi	r21, 0x41	; 65
    136c:	c7 01       	movw	r24, r14
    136e:	b6 01       	movw	r22, r12
    1370:	e2 d0       	rcall	.+452    	; 0x1536 <__cmpsf2>
    1372:	88 23       	and	r24, r24
    1374:	44 f4       	brge	.+16     	; 0x1386 <Parameter_Update+0x98>
			parameter.ttc_warning = val;
    1376:	c0 92 e5 04 	sts	0x04E5, r12	; 0x8004e5 <parameter+0x4>
    137a:	d0 92 e6 04 	sts	0x04E6, r13	; 0x8004e6 <parameter+0x5>
    137e:	e0 92 e7 04 	sts	0x04E7, r14	; 0x8004e7 <parameter+0x6>
    1382:	f0 92 e8 04 	sts	0x04E8, r15	; 0x8004e8 <parameter+0x7>
		parameter_change=1;
    1386:	81 e0       	ldi	r24, 0x01	; 1
    1388:	80 93 df 04 	sts	0x04DF, r24	; 0x8004df <parameter_change>
	}
	else if (strcmp(key, "D_CAUTION") == 0)
    138c:	43 c0       	rjmp	.+134    	; 0x1414 <Parameter_Update+0x126>
    138e:	60 e7       	ldi	r22, 0x70	; 112
    1390:	72 e0       	ldi	r23, 0x02	; 2
    1392:	ce 01       	movw	r24, r28
    1394:	de d2       	rcall	.+1468   	; 0x1952 <strcmp>
    1396:	89 2b       	or	r24, r25
	{
		if (val >= 0 && val <= 500)
    1398:	e1 f4       	brne	.+56     	; 0x13d2 <Parameter_Update+0xe4>
    139a:	20 e0       	ldi	r18, 0x00	; 0
    139c:	30 e0       	ldi	r19, 0x00	; 0
    139e:	a9 01       	movw	r20, r18
    13a0:	c7 01       	movw	r24, r14
    13a2:	b6 01       	movw	r22, r12
    13a4:	17 d2       	rcall	.+1070   	; 0x17d4 <__gesf2>
    13a6:	88 23       	and	r24, r24
    13a8:	84 f0       	brlt	.+32     	; 0x13ca <Parameter_Update+0xdc>
    13aa:	20 e0       	ldi	r18, 0x00	; 0
    13ac:	30 e0       	ldi	r19, 0x00	; 0
    13ae:	4a ef       	ldi	r20, 0xFA	; 250
    13b0:	53 e4       	ldi	r21, 0x43	; 67
    13b2:	c7 01       	movw	r24, r14
    13b4:	b6 01       	movw	r22, r12
    13b6:	bf d0       	rcall	.+382    	; 0x1536 <__cmpsf2>
    13b8:	18 16       	cp	r1, r24
			parameter.D_caution = (uint16_t)val;
    13ba:	3c f0       	brlt	.+14     	; 0x13ca <Parameter_Update+0xdc>
    13bc:	c7 01       	movw	r24, r14
    13be:	b6 01       	movw	r22, r12
    13c0:	2b d1       	rcall	.+598    	; 0x1618 <__fixunssfsi>
    13c2:	70 93 ea 04 	sts	0x04EA, r23	; 0x8004ea <parameter+0x9>
    13c6:	60 93 e9 04 	sts	0x04E9, r22	; 0x8004e9 <parameter+0x8>
		parameter_change=1;
    13ca:	81 e0       	ldi	r24, 0x01	; 1
    13cc:	80 93 df 04 	sts	0x04DF, r24	; 0x8004df <parameter_change>
	}
	else if (strcmp(key, "D_EMERGENCY") == 0)
    13d0:	21 c0       	rjmp	.+66     	; 0x1414 <Parameter_Update+0x126>
    13d2:	6a e7       	ldi	r22, 0x7A	; 122
    13d4:	72 e0       	ldi	r23, 0x02	; 2
    13d6:	ce 01       	movw	r24, r28
    13d8:	bc d2       	rcall	.+1400   	; 0x1952 <strcmp>
    13da:	89 2b       	or	r24, r25
	{
		if (val >= 0 && val <= 500)
    13dc:	d9 f4       	brne	.+54     	; 0x1414 <Parameter_Update+0x126>
    13de:	20 e0       	ldi	r18, 0x00	; 0
    13e0:	30 e0       	ldi	r19, 0x00	; 0
    13e2:	a9 01       	movw	r20, r18
    13e4:	c7 01       	movw	r24, r14
    13e6:	b6 01       	movw	r22, r12
    13e8:	f5 d1       	rcall	.+1002   	; 0x17d4 <__gesf2>
    13ea:	88 23       	and	r24, r24
    13ec:	84 f0       	brlt	.+32     	; 0x140e <Parameter_Update+0x120>
    13ee:	20 e0       	ldi	r18, 0x00	; 0
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    13f2:	4a ef       	ldi	r20, 0xFA	; 250
    13f4:	53 e4       	ldi	r21, 0x43	; 67
    13f6:	c7 01       	movw	r24, r14
    13f8:	b6 01       	movw	r22, r12
    13fa:	9d d0       	rcall	.+314    	; 0x1536 <__cmpsf2>
    13fc:	18 16       	cp	r1, r24
    13fe:	3c f0       	brlt	.+14     	; 0x140e <Parameter_Update+0x120>
			parameter.D_Emergency = (uint16_t)val;
    1400:	c7 01       	movw	r24, r14
    1402:	b6 01       	movw	r22, r12
    1404:	09 d1       	rcall	.+530    	; 0x1618 <__fixunssfsi>
    1406:	70 93 ec 04 	sts	0x04EC, r23	; 0x8004ec <parameter+0xb>
    140a:	60 93 eb 04 	sts	0x04EB, r22	; 0x8004eb <parameter+0xa>
    140e:	81 e0       	ldi	r24, 0x01	; 1
		parameter_change=1;
    1410:	80 93 df 04 	sts	0x04DF, r24	; 0x8004df <parameter_change>
    1414:	df 91       	pop	r29
	}
	
}
    1416:	cf 91       	pop	r28
    1418:	ff 90       	pop	r15
    141a:	ef 90       	pop	r14
    141c:	df 90       	pop	r13
    141e:	cf 90       	pop	r12
    1420:	08 95       	ret

00001422 <SystemState_Init>:
SystemState sdv_sys;
volatile sub_proto_t sub_proto_mode = SUB_PROTO_BINARY;  

void SystemState_Init(void)
{
	sdv_sys.mode=MODE_AUTO;
    1422:	ee ee       	ldi	r30, 0xEE	; 238
    1424:	f4 e0       	ldi	r31, 0x04	; 4
    1426:	10 82       	st	Z, r1
	sdv_sys.motor_cmd=SPEED_STAY;
    1428:	84 e0       	ldi	r24, 0x04	; 4
    142a:	81 83       	std	Z+1, r24	; 0x01
	sdv_sys.last_motor_cmd=SPEED_STAY;
    142c:	82 83       	std	Z+2, r24	; 0x02
	sdv_sys.motor_dir=FORWARD;
    142e:	13 82       	std	Z+3, r1	; 0x03
	sdv_sys.speed_cms=0.0;
    1430:	14 86       	std	Z+12, r1	; 0x0c
    1432:	15 86       	std	Z+13, r1	; 0x0d
    1434:	16 86       	std	Z+14, r1	; 0x0e
    1436:	17 86       	std	Z+15, r1	; 0x0f
	sdv_sys.last_speed_cms=0;
    1438:	10 8a       	std	Z+16, r1	; 0x10
    143a:	11 8a       	std	Z+17, r1	; 0x11
    143c:	12 8a       	std	Z+18, r1	; 0x12
    143e:	13 8a       	std	Z+19, r1	; 0x13
	sdv_sys.fcw_state=FCW_SAFE;
    1440:	10 8e       	std	Z+24, r1	; 0x18
	sdv_sys.distance_cm=0.0;
    1442:	14 82       	std	Z+4, r1	; 0x04
    1444:	15 82       	std	Z+5, r1	; 0x05
    1446:	16 82       	std	Z+6, r1	; 0x06
    1448:	17 82       	std	Z+7, r1	; 0x07
	sdv_sys.ttc= -1.0;
    144a:	80 e0       	ldi	r24, 0x00	; 0
    144c:	90 e0       	ldi	r25, 0x00	; 0
    144e:	a0 e8       	ldi	r26, 0x80	; 128
    1450:	bf eb       	ldi	r27, 0xBF	; 191
    1452:	84 8b       	std	Z+20, r24	; 0x14
    1454:	95 8b       	std	Z+21, r25	; 0x15
    1456:	a6 8b       	std	Z+22, r26	; 0x16
    1458:	b7 8b       	std	Z+23, r27	; 0x17
	sdv_sys.last_distance_cm=0.0;
    145a:	10 86       	std	Z+8, r1	; 0x08
    145c:	11 86       	std	Z+9, r1	; 0x09
    145e:	12 86       	std	Z+10, r1	; 0x0a
    1460:	13 86       	std	Z+11, r1	; 0x0b
	sdv_sys.distance_flag=false;
    1462:	11 8e       	std	Z+25, r1	; 0x19
	sdv_sys.pc_connect=false;
    1464:	12 8e       	std	Z+26, r1	; 0x1a
	sdv_sys.ota_active=false;
    1466:	13 8e       	std	Z+27, r1	; 0x1b
	sdv_sys.ota_target = OTA_IDLE;
    1468:	14 8e       	std	Z+28, r1	; 0x1c
    146a:	08 95       	ret

0000146c <__subsf3>:
    146c:	50 58       	subi	r21, 0x80	; 128

0000146e <__addsf3>:
    146e:	bb 27       	eor	r27, r27
    1470:	aa 27       	eor	r26, r26
    1472:	0e d0       	rcall	.+28     	; 0x1490 <__addsf3x>
    1474:	75 c1       	rjmp	.+746    	; 0x1760 <__fp_round>
    1476:	66 d1       	rcall	.+716    	; 0x1744 <__fp_pscA>
    1478:	30 f0       	brcs	.+12     	; 0x1486 <__addsf3+0x18>
    147a:	6b d1       	rcall	.+726    	; 0x1752 <__fp_pscB>
    147c:	20 f0       	brcs	.+8      	; 0x1486 <__addsf3+0x18>
    147e:	31 f4       	brne	.+12     	; 0x148c <__addsf3+0x1e>
    1480:	9f 3f       	cpi	r25, 0xFF	; 255
    1482:	11 f4       	brne	.+4      	; 0x1488 <__addsf3+0x1a>
    1484:	1e f4       	brtc	.+6      	; 0x148c <__addsf3+0x1e>
    1486:	5b c1       	rjmp	.+694    	; 0x173e <__fp_nan>
    1488:	0e f4       	brtc	.+2      	; 0x148c <__addsf3+0x1e>
    148a:	e0 95       	com	r30
    148c:	e7 fb       	bst	r30, 7
    148e:	51 c1       	rjmp	.+674    	; 0x1732 <__fp_inf>

00001490 <__addsf3x>:
    1490:	e9 2f       	mov	r30, r25
    1492:	77 d1       	rcall	.+750    	; 0x1782 <__fp_split3>
    1494:	80 f3       	brcs	.-32     	; 0x1476 <__addsf3+0x8>
    1496:	ba 17       	cp	r27, r26
    1498:	62 07       	cpc	r22, r18
    149a:	73 07       	cpc	r23, r19
    149c:	84 07       	cpc	r24, r20
    149e:	95 07       	cpc	r25, r21
    14a0:	18 f0       	brcs	.+6      	; 0x14a8 <__addsf3x+0x18>
    14a2:	71 f4       	brne	.+28     	; 0x14c0 <__addsf3x+0x30>
    14a4:	9e f5       	brtc	.+102    	; 0x150c <__addsf3x+0x7c>
    14a6:	8f c1       	rjmp	.+798    	; 0x17c6 <__fp_zero>
    14a8:	0e f4       	brtc	.+2      	; 0x14ac <__addsf3x+0x1c>
    14aa:	e0 95       	com	r30
    14ac:	0b 2e       	mov	r0, r27
    14ae:	ba 2f       	mov	r27, r26
    14b0:	a0 2d       	mov	r26, r0
    14b2:	0b 01       	movw	r0, r22
    14b4:	b9 01       	movw	r22, r18
    14b6:	90 01       	movw	r18, r0
    14b8:	0c 01       	movw	r0, r24
    14ba:	ca 01       	movw	r24, r20
    14bc:	a0 01       	movw	r20, r0
    14be:	11 24       	eor	r1, r1
    14c0:	ff 27       	eor	r31, r31
    14c2:	59 1b       	sub	r21, r25
    14c4:	99 f0       	breq	.+38     	; 0x14ec <__addsf3x+0x5c>
    14c6:	59 3f       	cpi	r21, 0xF9	; 249
    14c8:	50 f4       	brcc	.+20     	; 0x14de <__addsf3x+0x4e>
    14ca:	50 3e       	cpi	r21, 0xE0	; 224
    14cc:	68 f1       	brcs	.+90     	; 0x1528 <__addsf3x+0x98>
    14ce:	1a 16       	cp	r1, r26
    14d0:	f0 40       	sbci	r31, 0x00	; 0
    14d2:	a2 2f       	mov	r26, r18
    14d4:	23 2f       	mov	r18, r19
    14d6:	34 2f       	mov	r19, r20
    14d8:	44 27       	eor	r20, r20
    14da:	58 5f       	subi	r21, 0xF8	; 248
    14dc:	f3 cf       	rjmp	.-26     	; 0x14c4 <__addsf3x+0x34>
    14de:	46 95       	lsr	r20
    14e0:	37 95       	ror	r19
    14e2:	27 95       	ror	r18
    14e4:	a7 95       	ror	r26
    14e6:	f0 40       	sbci	r31, 0x00	; 0
    14e8:	53 95       	inc	r21
    14ea:	c9 f7       	brne	.-14     	; 0x14de <__addsf3x+0x4e>
    14ec:	7e f4       	brtc	.+30     	; 0x150c <__addsf3x+0x7c>
    14ee:	1f 16       	cp	r1, r31
    14f0:	ba 0b       	sbc	r27, r26
    14f2:	62 0b       	sbc	r22, r18
    14f4:	73 0b       	sbc	r23, r19
    14f6:	84 0b       	sbc	r24, r20
    14f8:	ba f0       	brmi	.+46     	; 0x1528 <__addsf3x+0x98>
    14fa:	91 50       	subi	r25, 0x01	; 1
    14fc:	a1 f0       	breq	.+40     	; 0x1526 <__addsf3x+0x96>
    14fe:	ff 0f       	add	r31, r31
    1500:	bb 1f       	adc	r27, r27
    1502:	66 1f       	adc	r22, r22
    1504:	77 1f       	adc	r23, r23
    1506:	88 1f       	adc	r24, r24
    1508:	c2 f7       	brpl	.-16     	; 0x14fa <__addsf3x+0x6a>
    150a:	0e c0       	rjmp	.+28     	; 0x1528 <__addsf3x+0x98>
    150c:	ba 0f       	add	r27, r26
    150e:	62 1f       	adc	r22, r18
    1510:	73 1f       	adc	r23, r19
    1512:	84 1f       	adc	r24, r20
    1514:	48 f4       	brcc	.+18     	; 0x1528 <__addsf3x+0x98>
    1516:	87 95       	ror	r24
    1518:	77 95       	ror	r23
    151a:	67 95       	ror	r22
    151c:	b7 95       	ror	r27
    151e:	f7 95       	ror	r31
    1520:	9e 3f       	cpi	r25, 0xFE	; 254
    1522:	08 f0       	brcs	.+2      	; 0x1526 <__addsf3x+0x96>
    1524:	b3 cf       	rjmp	.-154    	; 0x148c <__addsf3+0x1e>
    1526:	93 95       	inc	r25
    1528:	88 0f       	add	r24, r24
    152a:	08 f0       	brcs	.+2      	; 0x152e <__addsf3x+0x9e>
    152c:	99 27       	eor	r25, r25
    152e:	ee 0f       	add	r30, r30
    1530:	97 95       	ror	r25
    1532:	87 95       	ror	r24
    1534:	08 95       	ret

00001536 <__cmpsf2>:
    1536:	d9 d0       	rcall	.+434    	; 0x16ea <__fp_cmp>
    1538:	08 f4       	brcc	.+2      	; 0x153c <__cmpsf2+0x6>
    153a:	81 e0       	ldi	r24, 0x01	; 1
    153c:	08 95       	ret

0000153e <__divsf3>:
    153e:	0c d0       	rcall	.+24     	; 0x1558 <__divsf3x>
    1540:	0f c1       	rjmp	.+542    	; 0x1760 <__fp_round>
    1542:	07 d1       	rcall	.+526    	; 0x1752 <__fp_pscB>
    1544:	40 f0       	brcs	.+16     	; 0x1556 <__divsf3+0x18>
    1546:	fe d0       	rcall	.+508    	; 0x1744 <__fp_pscA>
    1548:	30 f0       	brcs	.+12     	; 0x1556 <__divsf3+0x18>
    154a:	21 f4       	brne	.+8      	; 0x1554 <__divsf3+0x16>
    154c:	5f 3f       	cpi	r21, 0xFF	; 255
    154e:	19 f0       	breq	.+6      	; 0x1556 <__divsf3+0x18>
    1550:	f0 c0       	rjmp	.+480    	; 0x1732 <__fp_inf>
    1552:	51 11       	cpse	r21, r1
    1554:	39 c1       	rjmp	.+626    	; 0x17c8 <__fp_szero>
    1556:	f3 c0       	rjmp	.+486    	; 0x173e <__fp_nan>

00001558 <__divsf3x>:
    1558:	14 d1       	rcall	.+552    	; 0x1782 <__fp_split3>
    155a:	98 f3       	brcs	.-26     	; 0x1542 <__divsf3+0x4>

0000155c <__divsf3_pse>:
    155c:	99 23       	and	r25, r25
    155e:	c9 f3       	breq	.-14     	; 0x1552 <__divsf3+0x14>
    1560:	55 23       	and	r21, r21
    1562:	b1 f3       	breq	.-20     	; 0x1550 <__divsf3+0x12>
    1564:	95 1b       	sub	r25, r21
    1566:	55 0b       	sbc	r21, r21
    1568:	bb 27       	eor	r27, r27
    156a:	aa 27       	eor	r26, r26
    156c:	62 17       	cp	r22, r18
    156e:	73 07       	cpc	r23, r19
    1570:	84 07       	cpc	r24, r20
    1572:	38 f0       	brcs	.+14     	; 0x1582 <__divsf3_pse+0x26>
    1574:	9f 5f       	subi	r25, 0xFF	; 255
    1576:	5f 4f       	sbci	r21, 0xFF	; 255
    1578:	22 0f       	add	r18, r18
    157a:	33 1f       	adc	r19, r19
    157c:	44 1f       	adc	r20, r20
    157e:	aa 1f       	adc	r26, r26
    1580:	a9 f3       	breq	.-22     	; 0x156c <__divsf3_pse+0x10>
    1582:	33 d0       	rcall	.+102    	; 0x15ea <__divsf3_pse+0x8e>
    1584:	0e 2e       	mov	r0, r30
    1586:	3a f0       	brmi	.+14     	; 0x1596 <__divsf3_pse+0x3a>
    1588:	e0 e8       	ldi	r30, 0x80	; 128
    158a:	30 d0       	rcall	.+96     	; 0x15ec <__divsf3_pse+0x90>
    158c:	91 50       	subi	r25, 0x01	; 1
    158e:	50 40       	sbci	r21, 0x00	; 0
    1590:	e6 95       	lsr	r30
    1592:	00 1c       	adc	r0, r0
    1594:	ca f7       	brpl	.-14     	; 0x1588 <__divsf3_pse+0x2c>
    1596:	29 d0       	rcall	.+82     	; 0x15ea <__divsf3_pse+0x8e>
    1598:	fe 2f       	mov	r31, r30
    159a:	27 d0       	rcall	.+78     	; 0x15ea <__divsf3_pse+0x8e>
    159c:	66 0f       	add	r22, r22
    159e:	77 1f       	adc	r23, r23
    15a0:	88 1f       	adc	r24, r24
    15a2:	bb 1f       	adc	r27, r27
    15a4:	26 17       	cp	r18, r22
    15a6:	37 07       	cpc	r19, r23
    15a8:	48 07       	cpc	r20, r24
    15aa:	ab 07       	cpc	r26, r27
    15ac:	b0 e8       	ldi	r27, 0x80	; 128
    15ae:	09 f0       	breq	.+2      	; 0x15b2 <__divsf3_pse+0x56>
    15b0:	bb 0b       	sbc	r27, r27
    15b2:	80 2d       	mov	r24, r0
    15b4:	bf 01       	movw	r22, r30
    15b6:	ff 27       	eor	r31, r31
    15b8:	93 58       	subi	r25, 0x83	; 131
    15ba:	5f 4f       	sbci	r21, 0xFF	; 255
    15bc:	2a f0       	brmi	.+10     	; 0x15c8 <__divsf3_pse+0x6c>
    15be:	9e 3f       	cpi	r25, 0xFE	; 254
    15c0:	51 05       	cpc	r21, r1
    15c2:	68 f0       	brcs	.+26     	; 0x15de <__divsf3_pse+0x82>
    15c4:	b6 c0       	rjmp	.+364    	; 0x1732 <__fp_inf>
    15c6:	00 c1       	rjmp	.+512    	; 0x17c8 <__fp_szero>
    15c8:	5f 3f       	cpi	r21, 0xFF	; 255
    15ca:	ec f3       	brlt	.-6      	; 0x15c6 <__divsf3_pse+0x6a>
    15cc:	98 3e       	cpi	r25, 0xE8	; 232
    15ce:	dc f3       	brlt	.-10     	; 0x15c6 <__divsf3_pse+0x6a>
    15d0:	86 95       	lsr	r24
    15d2:	77 95       	ror	r23
    15d4:	67 95       	ror	r22
    15d6:	b7 95       	ror	r27
    15d8:	f7 95       	ror	r31
    15da:	9f 5f       	subi	r25, 0xFF	; 255
    15dc:	c9 f7       	brne	.-14     	; 0x15d0 <__divsf3_pse+0x74>
    15de:	88 0f       	add	r24, r24
    15e0:	91 1d       	adc	r25, r1
    15e2:	96 95       	lsr	r25
    15e4:	87 95       	ror	r24
    15e6:	97 f9       	bld	r25, 7
    15e8:	08 95       	ret
    15ea:	e1 e0       	ldi	r30, 0x01	; 1
    15ec:	66 0f       	add	r22, r22
    15ee:	77 1f       	adc	r23, r23
    15f0:	88 1f       	adc	r24, r24
    15f2:	bb 1f       	adc	r27, r27
    15f4:	62 17       	cp	r22, r18
    15f6:	73 07       	cpc	r23, r19
    15f8:	84 07       	cpc	r24, r20
    15fa:	ba 07       	cpc	r27, r26
    15fc:	20 f0       	brcs	.+8      	; 0x1606 <__divsf3_pse+0xaa>
    15fe:	62 1b       	sub	r22, r18
    1600:	73 0b       	sbc	r23, r19
    1602:	84 0b       	sbc	r24, r20
    1604:	ba 0b       	sbc	r27, r26
    1606:	ee 1f       	adc	r30, r30
    1608:	88 f7       	brcc	.-30     	; 0x15ec <__divsf3_pse+0x90>
    160a:	e0 95       	com	r30
    160c:	08 95       	ret

0000160e <__fixsfsi>:
    160e:	04 d0       	rcall	.+8      	; 0x1618 <__fixunssfsi>
    1610:	68 94       	set
    1612:	b1 11       	cpse	r27, r1
    1614:	d9 c0       	rjmp	.+434    	; 0x17c8 <__fp_szero>
    1616:	08 95       	ret

00001618 <__fixunssfsi>:
    1618:	bc d0       	rcall	.+376    	; 0x1792 <__fp_splitA>
    161a:	88 f0       	brcs	.+34     	; 0x163e <__fixunssfsi+0x26>
    161c:	9f 57       	subi	r25, 0x7F	; 127
    161e:	90 f0       	brcs	.+36     	; 0x1644 <__fixunssfsi+0x2c>
    1620:	b9 2f       	mov	r27, r25
    1622:	99 27       	eor	r25, r25
    1624:	b7 51       	subi	r27, 0x17	; 23
    1626:	a0 f0       	brcs	.+40     	; 0x1650 <__fixunssfsi+0x38>
    1628:	d1 f0       	breq	.+52     	; 0x165e <__fixunssfsi+0x46>
    162a:	66 0f       	add	r22, r22
    162c:	77 1f       	adc	r23, r23
    162e:	88 1f       	adc	r24, r24
    1630:	99 1f       	adc	r25, r25
    1632:	1a f0       	brmi	.+6      	; 0x163a <__fixunssfsi+0x22>
    1634:	ba 95       	dec	r27
    1636:	c9 f7       	brne	.-14     	; 0x162a <__fixunssfsi+0x12>
    1638:	12 c0       	rjmp	.+36     	; 0x165e <__fixunssfsi+0x46>
    163a:	b1 30       	cpi	r27, 0x01	; 1
    163c:	81 f0       	breq	.+32     	; 0x165e <__fixunssfsi+0x46>
    163e:	c3 d0       	rcall	.+390    	; 0x17c6 <__fp_zero>
    1640:	b1 e0       	ldi	r27, 0x01	; 1
    1642:	08 95       	ret
    1644:	c0 c0       	rjmp	.+384    	; 0x17c6 <__fp_zero>
    1646:	67 2f       	mov	r22, r23
    1648:	78 2f       	mov	r23, r24
    164a:	88 27       	eor	r24, r24
    164c:	b8 5f       	subi	r27, 0xF8	; 248
    164e:	39 f0       	breq	.+14     	; 0x165e <__fixunssfsi+0x46>
    1650:	b9 3f       	cpi	r27, 0xF9	; 249
    1652:	cc f3       	brlt	.-14     	; 0x1646 <__fixunssfsi+0x2e>
    1654:	86 95       	lsr	r24
    1656:	77 95       	ror	r23
    1658:	67 95       	ror	r22
    165a:	b3 95       	inc	r27
    165c:	d9 f7       	brne	.-10     	; 0x1654 <__fixunssfsi+0x3c>
    165e:	3e f4       	brtc	.+14     	; 0x166e <__fixunssfsi+0x56>
    1660:	90 95       	com	r25
    1662:	80 95       	com	r24
    1664:	70 95       	com	r23
    1666:	61 95       	neg	r22
    1668:	7f 4f       	sbci	r23, 0xFF	; 255
    166a:	8f 4f       	sbci	r24, 0xFF	; 255
    166c:	9f 4f       	sbci	r25, 0xFF	; 255
    166e:	08 95       	ret

00001670 <__floatunsisf>:
    1670:	e8 94       	clt
    1672:	09 c0       	rjmp	.+18     	; 0x1686 <__floatsisf+0x12>

00001674 <__floatsisf>:
    1674:	97 fb       	bst	r25, 7
    1676:	3e f4       	brtc	.+14     	; 0x1686 <__floatsisf+0x12>
    1678:	90 95       	com	r25
    167a:	80 95       	com	r24
    167c:	70 95       	com	r23
    167e:	61 95       	neg	r22
    1680:	7f 4f       	sbci	r23, 0xFF	; 255
    1682:	8f 4f       	sbci	r24, 0xFF	; 255
    1684:	9f 4f       	sbci	r25, 0xFF	; 255
    1686:	99 23       	and	r25, r25
    1688:	a9 f0       	breq	.+42     	; 0x16b4 <__floatsisf+0x40>
    168a:	f9 2f       	mov	r31, r25
    168c:	96 e9       	ldi	r25, 0x96	; 150
    168e:	bb 27       	eor	r27, r27
    1690:	93 95       	inc	r25
    1692:	f6 95       	lsr	r31
    1694:	87 95       	ror	r24
    1696:	77 95       	ror	r23
    1698:	67 95       	ror	r22
    169a:	b7 95       	ror	r27
    169c:	f1 11       	cpse	r31, r1
    169e:	f8 cf       	rjmp	.-16     	; 0x1690 <__floatsisf+0x1c>
    16a0:	fa f4       	brpl	.+62     	; 0x16e0 <__floatsisf+0x6c>
    16a2:	bb 0f       	add	r27, r27
    16a4:	11 f4       	brne	.+4      	; 0x16aa <__floatsisf+0x36>
    16a6:	60 ff       	sbrs	r22, 0
    16a8:	1b c0       	rjmp	.+54     	; 0x16e0 <__floatsisf+0x6c>
    16aa:	6f 5f       	subi	r22, 0xFF	; 255
    16ac:	7f 4f       	sbci	r23, 0xFF	; 255
    16ae:	8f 4f       	sbci	r24, 0xFF	; 255
    16b0:	9f 4f       	sbci	r25, 0xFF	; 255
    16b2:	16 c0       	rjmp	.+44     	; 0x16e0 <__floatsisf+0x6c>
    16b4:	88 23       	and	r24, r24
    16b6:	11 f0       	breq	.+4      	; 0x16bc <__floatsisf+0x48>
    16b8:	96 e9       	ldi	r25, 0x96	; 150
    16ba:	11 c0       	rjmp	.+34     	; 0x16de <__floatsisf+0x6a>
    16bc:	77 23       	and	r23, r23
    16be:	21 f0       	breq	.+8      	; 0x16c8 <__floatsisf+0x54>
    16c0:	9e e8       	ldi	r25, 0x8E	; 142
    16c2:	87 2f       	mov	r24, r23
    16c4:	76 2f       	mov	r23, r22
    16c6:	05 c0       	rjmp	.+10     	; 0x16d2 <__floatsisf+0x5e>
    16c8:	66 23       	and	r22, r22
    16ca:	71 f0       	breq	.+28     	; 0x16e8 <__floatsisf+0x74>
    16cc:	96 e8       	ldi	r25, 0x86	; 134
    16ce:	86 2f       	mov	r24, r22
    16d0:	70 e0       	ldi	r23, 0x00	; 0
    16d2:	60 e0       	ldi	r22, 0x00	; 0
    16d4:	2a f0       	brmi	.+10     	; 0x16e0 <__floatsisf+0x6c>
    16d6:	9a 95       	dec	r25
    16d8:	66 0f       	add	r22, r22
    16da:	77 1f       	adc	r23, r23
    16dc:	88 1f       	adc	r24, r24
    16de:	da f7       	brpl	.-10     	; 0x16d6 <__floatsisf+0x62>
    16e0:	88 0f       	add	r24, r24
    16e2:	96 95       	lsr	r25
    16e4:	87 95       	ror	r24
    16e6:	97 f9       	bld	r25, 7
    16e8:	08 95       	ret

000016ea <__fp_cmp>:
    16ea:	99 0f       	add	r25, r25
    16ec:	00 08       	sbc	r0, r0
    16ee:	55 0f       	add	r21, r21
    16f0:	aa 0b       	sbc	r26, r26
    16f2:	e0 e8       	ldi	r30, 0x80	; 128
    16f4:	fe ef       	ldi	r31, 0xFE	; 254
    16f6:	16 16       	cp	r1, r22
    16f8:	17 06       	cpc	r1, r23
    16fa:	e8 07       	cpc	r30, r24
    16fc:	f9 07       	cpc	r31, r25
    16fe:	c0 f0       	brcs	.+48     	; 0x1730 <__fp_cmp+0x46>
    1700:	12 16       	cp	r1, r18
    1702:	13 06       	cpc	r1, r19
    1704:	e4 07       	cpc	r30, r20
    1706:	f5 07       	cpc	r31, r21
    1708:	98 f0       	brcs	.+38     	; 0x1730 <__fp_cmp+0x46>
    170a:	62 1b       	sub	r22, r18
    170c:	73 0b       	sbc	r23, r19
    170e:	84 0b       	sbc	r24, r20
    1710:	95 0b       	sbc	r25, r21
    1712:	39 f4       	brne	.+14     	; 0x1722 <__fp_cmp+0x38>
    1714:	0a 26       	eor	r0, r26
    1716:	61 f0       	breq	.+24     	; 0x1730 <__fp_cmp+0x46>
    1718:	23 2b       	or	r18, r19
    171a:	24 2b       	or	r18, r20
    171c:	25 2b       	or	r18, r21
    171e:	21 f4       	brne	.+8      	; 0x1728 <__fp_cmp+0x3e>
    1720:	08 95       	ret
    1722:	0a 26       	eor	r0, r26
    1724:	09 f4       	brne	.+2      	; 0x1728 <__fp_cmp+0x3e>
    1726:	a1 40       	sbci	r26, 0x01	; 1
    1728:	a6 95       	lsr	r26
    172a:	8f ef       	ldi	r24, 0xFF	; 255
    172c:	81 1d       	adc	r24, r1
    172e:	81 1d       	adc	r24, r1
    1730:	08 95       	ret

00001732 <__fp_inf>:
    1732:	97 f9       	bld	r25, 7
    1734:	9f 67       	ori	r25, 0x7F	; 127
    1736:	80 e8       	ldi	r24, 0x80	; 128
    1738:	70 e0       	ldi	r23, 0x00	; 0
    173a:	60 e0       	ldi	r22, 0x00	; 0
    173c:	08 95       	ret

0000173e <__fp_nan>:
    173e:	9f ef       	ldi	r25, 0xFF	; 255
    1740:	80 ec       	ldi	r24, 0xC0	; 192
    1742:	08 95       	ret

00001744 <__fp_pscA>:
    1744:	00 24       	eor	r0, r0
    1746:	0a 94       	dec	r0
    1748:	16 16       	cp	r1, r22
    174a:	17 06       	cpc	r1, r23
    174c:	18 06       	cpc	r1, r24
    174e:	09 06       	cpc	r0, r25
    1750:	08 95       	ret

00001752 <__fp_pscB>:
    1752:	00 24       	eor	r0, r0
    1754:	0a 94       	dec	r0
    1756:	12 16       	cp	r1, r18
    1758:	13 06       	cpc	r1, r19
    175a:	14 06       	cpc	r1, r20
    175c:	05 06       	cpc	r0, r21
    175e:	08 95       	ret

00001760 <__fp_round>:
    1760:	09 2e       	mov	r0, r25
    1762:	03 94       	inc	r0
    1764:	00 0c       	add	r0, r0
    1766:	11 f4       	brne	.+4      	; 0x176c <__fp_round+0xc>
    1768:	88 23       	and	r24, r24
    176a:	52 f0       	brmi	.+20     	; 0x1780 <__fp_round+0x20>
    176c:	bb 0f       	add	r27, r27
    176e:	40 f4       	brcc	.+16     	; 0x1780 <__fp_round+0x20>
    1770:	bf 2b       	or	r27, r31
    1772:	11 f4       	brne	.+4      	; 0x1778 <__fp_round+0x18>
    1774:	60 ff       	sbrs	r22, 0
    1776:	04 c0       	rjmp	.+8      	; 0x1780 <__fp_round+0x20>
    1778:	6f 5f       	subi	r22, 0xFF	; 255
    177a:	7f 4f       	sbci	r23, 0xFF	; 255
    177c:	8f 4f       	sbci	r24, 0xFF	; 255
    177e:	9f 4f       	sbci	r25, 0xFF	; 255
    1780:	08 95       	ret

00001782 <__fp_split3>:
    1782:	57 fd       	sbrc	r21, 7
    1784:	90 58       	subi	r25, 0x80	; 128
    1786:	44 0f       	add	r20, r20
    1788:	55 1f       	adc	r21, r21
    178a:	59 f0       	breq	.+22     	; 0x17a2 <__fp_splitA+0x10>
    178c:	5f 3f       	cpi	r21, 0xFF	; 255
    178e:	71 f0       	breq	.+28     	; 0x17ac <__fp_splitA+0x1a>
    1790:	47 95       	ror	r20

00001792 <__fp_splitA>:
    1792:	88 0f       	add	r24, r24
    1794:	97 fb       	bst	r25, 7
    1796:	99 1f       	adc	r25, r25
    1798:	61 f0       	breq	.+24     	; 0x17b2 <__fp_splitA+0x20>
    179a:	9f 3f       	cpi	r25, 0xFF	; 255
    179c:	79 f0       	breq	.+30     	; 0x17bc <__fp_splitA+0x2a>
    179e:	87 95       	ror	r24
    17a0:	08 95       	ret
    17a2:	12 16       	cp	r1, r18
    17a4:	13 06       	cpc	r1, r19
    17a6:	14 06       	cpc	r1, r20
    17a8:	55 1f       	adc	r21, r21
    17aa:	f2 cf       	rjmp	.-28     	; 0x1790 <__fp_split3+0xe>
    17ac:	46 95       	lsr	r20
    17ae:	f1 df       	rcall	.-30     	; 0x1792 <__fp_splitA>
    17b0:	08 c0       	rjmp	.+16     	; 0x17c2 <__fp_splitA+0x30>
    17b2:	16 16       	cp	r1, r22
    17b4:	17 06       	cpc	r1, r23
    17b6:	18 06       	cpc	r1, r24
    17b8:	99 1f       	adc	r25, r25
    17ba:	f1 cf       	rjmp	.-30     	; 0x179e <__fp_splitA+0xc>
    17bc:	86 95       	lsr	r24
    17be:	71 05       	cpc	r23, r1
    17c0:	61 05       	cpc	r22, r1
    17c2:	08 94       	sec
    17c4:	08 95       	ret

000017c6 <__fp_zero>:
    17c6:	e8 94       	clt

000017c8 <__fp_szero>:
    17c8:	bb 27       	eor	r27, r27
    17ca:	66 27       	eor	r22, r22
    17cc:	77 27       	eor	r23, r23
    17ce:	cb 01       	movw	r24, r22
    17d0:	97 f9       	bld	r25, 7
    17d2:	08 95       	ret

000017d4 <__gesf2>:
    17d4:	8a df       	rcall	.-236    	; 0x16ea <__fp_cmp>
    17d6:	08 f4       	brcc	.+2      	; 0x17da <__gesf2+0x6>
    17d8:	8f ef       	ldi	r24, 0xFF	; 255
    17da:	08 95       	ret

000017dc <__mulsf3>:
    17dc:	0b d0       	rcall	.+22     	; 0x17f4 <__mulsf3x>
    17de:	c0 cf       	rjmp	.-128    	; 0x1760 <__fp_round>
    17e0:	b1 df       	rcall	.-158    	; 0x1744 <__fp_pscA>
    17e2:	28 f0       	brcs	.+10     	; 0x17ee <__mulsf3+0x12>
    17e4:	b6 df       	rcall	.-148    	; 0x1752 <__fp_pscB>
    17e6:	18 f0       	brcs	.+6      	; 0x17ee <__mulsf3+0x12>
    17e8:	95 23       	and	r25, r21
    17ea:	09 f0       	breq	.+2      	; 0x17ee <__mulsf3+0x12>
    17ec:	a2 cf       	rjmp	.-188    	; 0x1732 <__fp_inf>
    17ee:	a7 cf       	rjmp	.-178    	; 0x173e <__fp_nan>
    17f0:	11 24       	eor	r1, r1
    17f2:	ea cf       	rjmp	.-44     	; 0x17c8 <__fp_szero>

000017f4 <__mulsf3x>:
    17f4:	c6 df       	rcall	.-116    	; 0x1782 <__fp_split3>
    17f6:	a0 f3       	brcs	.-24     	; 0x17e0 <__mulsf3+0x4>

000017f8 <__mulsf3_pse>:
    17f8:	95 9f       	mul	r25, r21
    17fa:	d1 f3       	breq	.-12     	; 0x17f0 <__mulsf3+0x14>
    17fc:	95 0f       	add	r25, r21
    17fe:	50 e0       	ldi	r21, 0x00	; 0
    1800:	55 1f       	adc	r21, r21
    1802:	62 9f       	mul	r22, r18
    1804:	f0 01       	movw	r30, r0
    1806:	72 9f       	mul	r23, r18
    1808:	bb 27       	eor	r27, r27
    180a:	f0 0d       	add	r31, r0
    180c:	b1 1d       	adc	r27, r1
    180e:	63 9f       	mul	r22, r19
    1810:	aa 27       	eor	r26, r26
    1812:	f0 0d       	add	r31, r0
    1814:	b1 1d       	adc	r27, r1
    1816:	aa 1f       	adc	r26, r26
    1818:	64 9f       	mul	r22, r20
    181a:	66 27       	eor	r22, r22
    181c:	b0 0d       	add	r27, r0
    181e:	a1 1d       	adc	r26, r1
    1820:	66 1f       	adc	r22, r22
    1822:	82 9f       	mul	r24, r18
    1824:	22 27       	eor	r18, r18
    1826:	b0 0d       	add	r27, r0
    1828:	a1 1d       	adc	r26, r1
    182a:	62 1f       	adc	r22, r18
    182c:	73 9f       	mul	r23, r19
    182e:	b0 0d       	add	r27, r0
    1830:	a1 1d       	adc	r26, r1
    1832:	62 1f       	adc	r22, r18
    1834:	83 9f       	mul	r24, r19
    1836:	a0 0d       	add	r26, r0
    1838:	61 1d       	adc	r22, r1
    183a:	22 1f       	adc	r18, r18
    183c:	74 9f       	mul	r23, r20
    183e:	33 27       	eor	r19, r19
    1840:	a0 0d       	add	r26, r0
    1842:	61 1d       	adc	r22, r1
    1844:	23 1f       	adc	r18, r19
    1846:	84 9f       	mul	r24, r20
    1848:	60 0d       	add	r22, r0
    184a:	21 1d       	adc	r18, r1
    184c:	82 2f       	mov	r24, r18
    184e:	76 2f       	mov	r23, r22
    1850:	6a 2f       	mov	r22, r26
    1852:	11 24       	eor	r1, r1
    1854:	9f 57       	subi	r25, 0x7F	; 127
    1856:	50 40       	sbci	r21, 0x00	; 0
    1858:	8a f0       	brmi	.+34     	; 0x187c <__mulsf3_pse+0x84>
    185a:	e1 f0       	breq	.+56     	; 0x1894 <__mulsf3_pse+0x9c>
    185c:	88 23       	and	r24, r24
    185e:	4a f0       	brmi	.+18     	; 0x1872 <__mulsf3_pse+0x7a>
    1860:	ee 0f       	add	r30, r30
    1862:	ff 1f       	adc	r31, r31
    1864:	bb 1f       	adc	r27, r27
    1866:	66 1f       	adc	r22, r22
    1868:	77 1f       	adc	r23, r23
    186a:	88 1f       	adc	r24, r24
    186c:	91 50       	subi	r25, 0x01	; 1
    186e:	50 40       	sbci	r21, 0x00	; 0
    1870:	a9 f7       	brne	.-22     	; 0x185c <__mulsf3_pse+0x64>
    1872:	9e 3f       	cpi	r25, 0xFE	; 254
    1874:	51 05       	cpc	r21, r1
    1876:	70 f0       	brcs	.+28     	; 0x1894 <__mulsf3_pse+0x9c>
    1878:	5c cf       	rjmp	.-328    	; 0x1732 <__fp_inf>
    187a:	a6 cf       	rjmp	.-180    	; 0x17c8 <__fp_szero>
    187c:	5f 3f       	cpi	r21, 0xFF	; 255
    187e:	ec f3       	brlt	.-6      	; 0x187a <__mulsf3_pse+0x82>
    1880:	98 3e       	cpi	r25, 0xE8	; 232
    1882:	dc f3       	brlt	.-10     	; 0x187a <__mulsf3_pse+0x82>
    1884:	86 95       	lsr	r24
    1886:	77 95       	ror	r23
    1888:	67 95       	ror	r22
    188a:	b7 95       	ror	r27
    188c:	f7 95       	ror	r31
    188e:	e7 95       	ror	r30
    1890:	9f 5f       	subi	r25, 0xFF	; 255
    1892:	c1 f7       	brne	.-16     	; 0x1884 <__mulsf3_pse+0x8c>
    1894:	fe 2b       	or	r31, r30
    1896:	88 0f       	add	r24, r24
    1898:	91 1d       	adc	r25, r1
    189a:	96 95       	lsr	r25
    189c:	87 95       	ror	r24
    189e:	97 f9       	bld	r25, 7
    18a0:	08 95       	ret

000018a2 <__divmodhi4>:
    18a2:	97 fb       	bst	r25, 7
    18a4:	07 2e       	mov	r0, r23
    18a6:	16 f4       	brtc	.+4      	; 0x18ac <__divmodhi4+0xa>
    18a8:	00 94       	com	r0
    18aa:	06 d0       	rcall	.+12     	; 0x18b8 <__divmodhi4_neg1>
    18ac:	77 fd       	sbrc	r23, 7
    18ae:	08 d0       	rcall	.+16     	; 0x18c0 <__divmodhi4_neg2>
    18b0:	3c d0       	rcall	.+120    	; 0x192a <__udivmodhi4>
    18b2:	07 fc       	sbrc	r0, 7
    18b4:	05 d0       	rcall	.+10     	; 0x18c0 <__divmodhi4_neg2>
    18b6:	3e f4       	brtc	.+14     	; 0x18c6 <__divmodhi4_exit>

000018b8 <__divmodhi4_neg1>:
    18b8:	90 95       	com	r25
    18ba:	81 95       	neg	r24
    18bc:	9f 4f       	sbci	r25, 0xFF	; 255
    18be:	08 95       	ret

000018c0 <__divmodhi4_neg2>:
    18c0:	70 95       	com	r23
    18c2:	61 95       	neg	r22
    18c4:	7f 4f       	sbci	r23, 0xFF	; 255

000018c6 <__divmodhi4_exit>:
    18c6:	08 95       	ret

000018c8 <__udivmodsi4>:
    18c8:	a1 e2       	ldi	r26, 0x21	; 33
    18ca:	1a 2e       	mov	r1, r26
    18cc:	aa 1b       	sub	r26, r26
    18ce:	bb 1b       	sub	r27, r27
    18d0:	fd 01       	movw	r30, r26
    18d2:	0d c0       	rjmp	.+26     	; 0x18ee <__udivmodsi4_ep>

000018d4 <__udivmodsi4_loop>:
    18d4:	aa 1f       	adc	r26, r26
    18d6:	bb 1f       	adc	r27, r27
    18d8:	ee 1f       	adc	r30, r30
    18da:	ff 1f       	adc	r31, r31
    18dc:	a2 17       	cp	r26, r18
    18de:	b3 07       	cpc	r27, r19
    18e0:	e4 07       	cpc	r30, r20
    18e2:	f5 07       	cpc	r31, r21
    18e4:	20 f0       	brcs	.+8      	; 0x18ee <__udivmodsi4_ep>
    18e6:	a2 1b       	sub	r26, r18
    18e8:	b3 0b       	sbc	r27, r19
    18ea:	e4 0b       	sbc	r30, r20
    18ec:	f5 0b       	sbc	r31, r21

000018ee <__udivmodsi4_ep>:
    18ee:	66 1f       	adc	r22, r22
    18f0:	77 1f       	adc	r23, r23
    18f2:	88 1f       	adc	r24, r24
    18f4:	99 1f       	adc	r25, r25
    18f6:	1a 94       	dec	r1
    18f8:	69 f7       	brne	.-38     	; 0x18d4 <__udivmodsi4_loop>
    18fa:	60 95       	com	r22
    18fc:	70 95       	com	r23
    18fe:	80 95       	com	r24
    1900:	90 95       	com	r25
    1902:	9b 01       	movw	r18, r22
    1904:	ac 01       	movw	r20, r24
    1906:	bd 01       	movw	r22, r26
    1908:	cf 01       	movw	r24, r30
    190a:	08 95       	ret

0000190c <__umulhisi3>:
    190c:	a2 9f       	mul	r26, r18
    190e:	b0 01       	movw	r22, r0
    1910:	b3 9f       	mul	r27, r19
    1912:	c0 01       	movw	r24, r0
    1914:	a3 9f       	mul	r26, r19
    1916:	70 0d       	add	r23, r0
    1918:	81 1d       	adc	r24, r1
    191a:	11 24       	eor	r1, r1
    191c:	91 1d       	adc	r25, r1
    191e:	b2 9f       	mul	r27, r18
    1920:	70 0d       	add	r23, r0
    1922:	81 1d       	adc	r24, r1
    1924:	11 24       	eor	r1, r1
    1926:	91 1d       	adc	r25, r1
    1928:	08 95       	ret

0000192a <__udivmodhi4>:
    192a:	aa 1b       	sub	r26, r26
    192c:	bb 1b       	sub	r27, r27
    192e:	51 e1       	ldi	r21, 0x11	; 17
    1930:	07 c0       	rjmp	.+14     	; 0x1940 <__udivmodhi4_ep>

00001932 <__udivmodhi4_loop>:
    1932:	aa 1f       	adc	r26, r26
    1934:	bb 1f       	adc	r27, r27
    1936:	a6 17       	cp	r26, r22
    1938:	b7 07       	cpc	r27, r23
    193a:	10 f0       	brcs	.+4      	; 0x1940 <__udivmodhi4_ep>
    193c:	a6 1b       	sub	r26, r22
    193e:	b7 0b       	sbc	r27, r23

00001940 <__udivmodhi4_ep>:
    1940:	88 1f       	adc	r24, r24
    1942:	99 1f       	adc	r25, r25
    1944:	5a 95       	dec	r21
    1946:	a9 f7       	brne	.-22     	; 0x1932 <__udivmodhi4_loop>
    1948:	80 95       	com	r24
    194a:	90 95       	com	r25
    194c:	bc 01       	movw	r22, r24
    194e:	cd 01       	movw	r24, r26
    1950:	08 95       	ret

00001952 <strcmp>:
    1952:	fb 01       	movw	r30, r22
    1954:	dc 01       	movw	r26, r24
    1956:	8d 91       	ld	r24, X+
    1958:	01 90       	ld	r0, Z+
    195a:	80 19       	sub	r24, r0
    195c:	01 10       	cpse	r0, r1
    195e:	d9 f3       	breq	.-10     	; 0x1956 <strcmp+0x4>
    1960:	99 0b       	sbc	r25, r25
    1962:	08 95       	ret

00001964 <strncmp>:
    1964:	fb 01       	movw	r30, r22
    1966:	dc 01       	movw	r26, r24
    1968:	41 50       	subi	r20, 0x01	; 1
    196a:	50 40       	sbci	r21, 0x00	; 0
    196c:	30 f0       	brcs	.+12     	; 0x197a <strncmp+0x16>
    196e:	8d 91       	ld	r24, X+
    1970:	01 90       	ld	r0, Z+
    1972:	80 19       	sub	r24, r0
    1974:	19 f4       	brne	.+6      	; 0x197c <strncmp+0x18>
    1976:	00 20       	and	r0, r0
    1978:	b9 f7       	brne	.-18     	; 0x1968 <strncmp+0x4>
    197a:	88 1b       	sub	r24, r24
    197c:	99 0b       	sbc	r25, r25
    197e:	08 95       	ret

00001980 <strncpy>:
    1980:	fb 01       	movw	r30, r22
    1982:	dc 01       	movw	r26, r24
    1984:	41 50       	subi	r20, 0x01	; 1
    1986:	50 40       	sbci	r21, 0x00	; 0
    1988:	48 f0       	brcs	.+18     	; 0x199c <strncpy+0x1c>
    198a:	01 90       	ld	r0, Z+
    198c:	0d 92       	st	X+, r0
    198e:	00 20       	and	r0, r0
    1990:	c9 f7       	brne	.-14     	; 0x1984 <strncpy+0x4>
    1992:	01 c0       	rjmp	.+2      	; 0x1996 <strncpy+0x16>
    1994:	1d 92       	st	X+, r1
    1996:	41 50       	subi	r20, 0x01	; 1
    1998:	50 40       	sbci	r21, 0x00	; 0
    199a:	e0 f7       	brcc	.-8      	; 0x1994 <strncpy+0x14>
    199c:	08 95       	ret

0000199e <snprintf>:
    199e:	0f 93       	push	r16
    19a0:	1f 93       	push	r17
    19a2:	cf 93       	push	r28
    19a4:	df 93       	push	r29
    19a6:	cd b7       	in	r28, 0x3d	; 61
    19a8:	de b7       	in	r29, 0x3e	; 62
    19aa:	2e 97       	sbiw	r28, 0x0e	; 14
    19ac:	0f b6       	in	r0, 0x3f	; 63
    19ae:	f8 94       	cli
    19b0:	de bf       	out	0x3e, r29	; 62
    19b2:	0f be       	out	0x3f, r0	; 63
    19b4:	cd bf       	out	0x3d, r28	; 61
    19b6:	0d 89       	ldd	r16, Y+21	; 0x15
    19b8:	1e 89       	ldd	r17, Y+22	; 0x16
    19ba:	8f 89       	ldd	r24, Y+23	; 0x17
    19bc:	98 8d       	ldd	r25, Y+24	; 0x18
    19be:	26 e0       	ldi	r18, 0x06	; 6
    19c0:	2c 83       	std	Y+4, r18	; 0x04
    19c2:	1a 83       	std	Y+2, r17	; 0x02
    19c4:	09 83       	std	Y+1, r16	; 0x01
    19c6:	97 ff       	sbrs	r25, 7
    19c8:	02 c0       	rjmp	.+4      	; 0x19ce <snprintf+0x30>
    19ca:	80 e0       	ldi	r24, 0x00	; 0
    19cc:	90 e8       	ldi	r25, 0x80	; 128
    19ce:	01 97       	sbiw	r24, 0x01	; 1
    19d0:	9e 83       	std	Y+6, r25	; 0x06
    19d2:	8d 83       	std	Y+5, r24	; 0x05
    19d4:	ae 01       	movw	r20, r28
    19d6:	45 5e       	subi	r20, 0xE5	; 229
    19d8:	5f 4f       	sbci	r21, 0xFF	; 255
    19da:	69 8d       	ldd	r22, Y+25	; 0x19
    19dc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    19de:	ce 01       	movw	r24, r28
    19e0:	01 96       	adiw	r24, 0x01	; 1
    19e2:	68 d0       	rcall	.+208    	; 0x1ab4 <vfprintf>
    19e4:	4d 81       	ldd	r20, Y+5	; 0x05
    19e6:	5e 81       	ldd	r21, Y+6	; 0x06
    19e8:	57 fd       	sbrc	r21, 7
    19ea:	0a c0       	rjmp	.+20     	; 0x1a00 <snprintf+0x62>
    19ec:	2f 81       	ldd	r18, Y+7	; 0x07
    19ee:	38 85       	ldd	r19, Y+8	; 0x08
    19f0:	42 17       	cp	r20, r18
    19f2:	53 07       	cpc	r21, r19
    19f4:	0c f4       	brge	.+2      	; 0x19f8 <snprintf+0x5a>
    19f6:	9a 01       	movw	r18, r20
    19f8:	f8 01       	movw	r30, r16
    19fa:	e2 0f       	add	r30, r18
    19fc:	f3 1f       	adc	r31, r19
    19fe:	10 82       	st	Z, r1
    1a00:	2e 96       	adiw	r28, 0x0e	; 14
    1a02:	0f b6       	in	r0, 0x3f	; 63
    1a04:	f8 94       	cli
    1a06:	de bf       	out	0x3e, r29	; 62
    1a08:	0f be       	out	0x3f, r0	; 63
    1a0a:	cd bf       	out	0x3d, r28	; 61
    1a0c:	df 91       	pop	r29
    1a0e:	cf 91       	pop	r28
    1a10:	1f 91       	pop	r17
    1a12:	0f 91       	pop	r16
    1a14:	08 95       	ret

00001a16 <sprintf>:
    1a16:	0f 93       	push	r16
    1a18:	1f 93       	push	r17
    1a1a:	cf 93       	push	r28
    1a1c:	df 93       	push	r29
    1a1e:	cd b7       	in	r28, 0x3d	; 61
    1a20:	de b7       	in	r29, 0x3e	; 62
    1a22:	2e 97       	sbiw	r28, 0x0e	; 14
    1a24:	0f b6       	in	r0, 0x3f	; 63
    1a26:	f8 94       	cli
    1a28:	de bf       	out	0x3e, r29	; 62
    1a2a:	0f be       	out	0x3f, r0	; 63
    1a2c:	cd bf       	out	0x3d, r28	; 61
    1a2e:	0d 89       	ldd	r16, Y+21	; 0x15
    1a30:	1e 89       	ldd	r17, Y+22	; 0x16
    1a32:	86 e0       	ldi	r24, 0x06	; 6
    1a34:	8c 83       	std	Y+4, r24	; 0x04
    1a36:	1a 83       	std	Y+2, r17	; 0x02
    1a38:	09 83       	std	Y+1, r16	; 0x01
    1a3a:	8f ef       	ldi	r24, 0xFF	; 255
    1a3c:	9f e7       	ldi	r25, 0x7F	; 127
    1a3e:	9e 83       	std	Y+6, r25	; 0x06
    1a40:	8d 83       	std	Y+5, r24	; 0x05
    1a42:	ae 01       	movw	r20, r28
    1a44:	47 5e       	subi	r20, 0xE7	; 231
    1a46:	5f 4f       	sbci	r21, 0xFF	; 255
    1a48:	6f 89       	ldd	r22, Y+23	; 0x17
    1a4a:	78 8d       	ldd	r23, Y+24	; 0x18
    1a4c:	ce 01       	movw	r24, r28
    1a4e:	01 96       	adiw	r24, 0x01	; 1
    1a50:	31 d0       	rcall	.+98     	; 0x1ab4 <vfprintf>
    1a52:	ef 81       	ldd	r30, Y+7	; 0x07
    1a54:	f8 85       	ldd	r31, Y+8	; 0x08
    1a56:	e0 0f       	add	r30, r16
    1a58:	f1 1f       	adc	r31, r17
    1a5a:	10 82       	st	Z, r1
    1a5c:	2e 96       	adiw	r28, 0x0e	; 14
    1a5e:	0f b6       	in	r0, 0x3f	; 63
    1a60:	f8 94       	cli
    1a62:	de bf       	out	0x3e, r29	; 62
    1a64:	0f be       	out	0x3f, r0	; 63
    1a66:	cd bf       	out	0x3d, r28	; 61
    1a68:	df 91       	pop	r29
    1a6a:	cf 91       	pop	r28
    1a6c:	1f 91       	pop	r17
    1a6e:	0f 91       	pop	r16
    1a70:	08 95       	ret

00001a72 <sscanf>:
    1a72:	cf 93       	push	r28
    1a74:	df 93       	push	r29
    1a76:	cd b7       	in	r28, 0x3d	; 61
    1a78:	de b7       	in	r29, 0x3e	; 62
    1a7a:	2e 97       	sbiw	r28, 0x0e	; 14
    1a7c:	0f b6       	in	r0, 0x3f	; 63
    1a7e:	f8 94       	cli
    1a80:	de bf       	out	0x3e, r29	; 62
    1a82:	0f be       	out	0x3f, r0	; 63
    1a84:	cd bf       	out	0x3d, r28	; 61
    1a86:	85 e0       	ldi	r24, 0x05	; 5
    1a88:	8c 83       	std	Y+4, r24	; 0x04
    1a8a:	8b 89       	ldd	r24, Y+19	; 0x13
    1a8c:	9c 89       	ldd	r25, Y+20	; 0x14
    1a8e:	9a 83       	std	Y+2, r25	; 0x02
    1a90:	89 83       	std	Y+1, r24	; 0x01
    1a92:	ae 01       	movw	r20, r28
    1a94:	49 5e       	subi	r20, 0xE9	; 233
    1a96:	5f 4f       	sbci	r21, 0xFF	; 255
    1a98:	6d 89       	ldd	r22, Y+21	; 0x15
    1a9a:	7e 89       	ldd	r23, Y+22	; 0x16
    1a9c:	ce 01       	movw	r24, r28
    1a9e:	01 96       	adiw	r24, 0x01	; 1
    1aa0:	b8 d3       	rcall	.+1904   	; 0x2212 <vfscanf>
    1aa2:	2e 96       	adiw	r28, 0x0e	; 14
    1aa4:	0f b6       	in	r0, 0x3f	; 63
    1aa6:	f8 94       	cli
    1aa8:	de bf       	out	0x3e, r29	; 62
    1aaa:	0f be       	out	0x3f, r0	; 63
    1aac:	cd bf       	out	0x3d, r28	; 61
    1aae:	df 91       	pop	r29
    1ab0:	cf 91       	pop	r28
    1ab2:	08 95       	ret

00001ab4 <vfprintf>:
    1ab4:	2f 92       	push	r2
    1ab6:	3f 92       	push	r3
    1ab8:	4f 92       	push	r4
    1aba:	5f 92       	push	r5
    1abc:	6f 92       	push	r6
    1abe:	7f 92       	push	r7
    1ac0:	8f 92       	push	r8
    1ac2:	9f 92       	push	r9
    1ac4:	af 92       	push	r10
    1ac6:	bf 92       	push	r11
    1ac8:	cf 92       	push	r12
    1aca:	df 92       	push	r13
    1acc:	ef 92       	push	r14
    1ace:	ff 92       	push	r15
    1ad0:	0f 93       	push	r16
    1ad2:	1f 93       	push	r17
    1ad4:	cf 93       	push	r28
    1ad6:	df 93       	push	r29
    1ad8:	cd b7       	in	r28, 0x3d	; 61
    1ada:	de b7       	in	r29, 0x3e	; 62
    1adc:	2b 97       	sbiw	r28, 0x0b	; 11
    1ade:	0f b6       	in	r0, 0x3f	; 63
    1ae0:	f8 94       	cli
    1ae2:	de bf       	out	0x3e, r29	; 62
    1ae4:	0f be       	out	0x3f, r0	; 63
    1ae6:	cd bf       	out	0x3d, r28	; 61
    1ae8:	6c 01       	movw	r12, r24
    1aea:	7b 01       	movw	r14, r22
    1aec:	8a 01       	movw	r16, r20
    1aee:	fc 01       	movw	r30, r24
    1af0:	17 82       	std	Z+7, r1	; 0x07
    1af2:	16 82       	std	Z+6, r1	; 0x06
    1af4:	83 81       	ldd	r24, Z+3	; 0x03
    1af6:	81 ff       	sbrs	r24, 1
    1af8:	bf c1       	rjmp	.+894    	; 0x1e78 <vfprintf+0x3c4>
    1afa:	ce 01       	movw	r24, r28
    1afc:	01 96       	adiw	r24, 0x01	; 1
    1afe:	3c 01       	movw	r6, r24
    1b00:	f6 01       	movw	r30, r12
    1b02:	93 81       	ldd	r25, Z+3	; 0x03
    1b04:	f7 01       	movw	r30, r14
    1b06:	93 fd       	sbrc	r25, 3
    1b08:	85 91       	lpm	r24, Z+
    1b0a:	93 ff       	sbrs	r25, 3
    1b0c:	81 91       	ld	r24, Z+
    1b0e:	7f 01       	movw	r14, r30
    1b10:	88 23       	and	r24, r24
    1b12:	09 f4       	brne	.+2      	; 0x1b16 <vfprintf+0x62>
    1b14:	ad c1       	rjmp	.+858    	; 0x1e70 <vfprintf+0x3bc>
    1b16:	85 32       	cpi	r24, 0x25	; 37
    1b18:	39 f4       	brne	.+14     	; 0x1b28 <vfprintf+0x74>
    1b1a:	93 fd       	sbrc	r25, 3
    1b1c:	85 91       	lpm	r24, Z+
    1b1e:	93 ff       	sbrs	r25, 3
    1b20:	81 91       	ld	r24, Z+
    1b22:	7f 01       	movw	r14, r30
    1b24:	85 32       	cpi	r24, 0x25	; 37
    1b26:	21 f4       	brne	.+8      	; 0x1b30 <vfprintf+0x7c>
    1b28:	b6 01       	movw	r22, r12
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	f0 d4       	rcall	.+2528   	; 0x250e <fputc>
    1b2e:	e8 cf       	rjmp	.-48     	; 0x1b00 <vfprintf+0x4c>
    1b30:	91 2c       	mov	r9, r1
    1b32:	21 2c       	mov	r2, r1
    1b34:	31 2c       	mov	r3, r1
    1b36:	ff e1       	ldi	r31, 0x1F	; 31
    1b38:	f3 15       	cp	r31, r3
    1b3a:	d8 f0       	brcs	.+54     	; 0x1b72 <vfprintf+0xbe>
    1b3c:	8b 32       	cpi	r24, 0x2B	; 43
    1b3e:	79 f0       	breq	.+30     	; 0x1b5e <vfprintf+0xaa>
    1b40:	38 f4       	brcc	.+14     	; 0x1b50 <vfprintf+0x9c>
    1b42:	80 32       	cpi	r24, 0x20	; 32
    1b44:	79 f0       	breq	.+30     	; 0x1b64 <vfprintf+0xb0>
    1b46:	83 32       	cpi	r24, 0x23	; 35
    1b48:	a1 f4       	brne	.+40     	; 0x1b72 <vfprintf+0xbe>
    1b4a:	23 2d       	mov	r18, r3
    1b4c:	20 61       	ori	r18, 0x10	; 16
    1b4e:	1d c0       	rjmp	.+58     	; 0x1b8a <vfprintf+0xd6>
    1b50:	8d 32       	cpi	r24, 0x2D	; 45
    1b52:	61 f0       	breq	.+24     	; 0x1b6c <vfprintf+0xb8>
    1b54:	80 33       	cpi	r24, 0x30	; 48
    1b56:	69 f4       	brne	.+26     	; 0x1b72 <vfprintf+0xbe>
    1b58:	23 2d       	mov	r18, r3
    1b5a:	21 60       	ori	r18, 0x01	; 1
    1b5c:	16 c0       	rjmp	.+44     	; 0x1b8a <vfprintf+0xd6>
    1b5e:	83 2d       	mov	r24, r3
    1b60:	82 60       	ori	r24, 0x02	; 2
    1b62:	38 2e       	mov	r3, r24
    1b64:	e3 2d       	mov	r30, r3
    1b66:	e4 60       	ori	r30, 0x04	; 4
    1b68:	3e 2e       	mov	r3, r30
    1b6a:	2a c0       	rjmp	.+84     	; 0x1bc0 <vfprintf+0x10c>
    1b6c:	f3 2d       	mov	r31, r3
    1b6e:	f8 60       	ori	r31, 0x08	; 8
    1b70:	1d c0       	rjmp	.+58     	; 0x1bac <vfprintf+0xf8>
    1b72:	37 fc       	sbrc	r3, 7
    1b74:	2d c0       	rjmp	.+90     	; 0x1bd0 <vfprintf+0x11c>
    1b76:	20 ed       	ldi	r18, 0xD0	; 208
    1b78:	28 0f       	add	r18, r24
    1b7a:	2a 30       	cpi	r18, 0x0A	; 10
    1b7c:	40 f0       	brcs	.+16     	; 0x1b8e <vfprintf+0xda>
    1b7e:	8e 32       	cpi	r24, 0x2E	; 46
    1b80:	b9 f4       	brne	.+46     	; 0x1bb0 <vfprintf+0xfc>
    1b82:	36 fc       	sbrc	r3, 6
    1b84:	75 c1       	rjmp	.+746    	; 0x1e70 <vfprintf+0x3bc>
    1b86:	23 2d       	mov	r18, r3
    1b88:	20 64       	ori	r18, 0x40	; 64
    1b8a:	32 2e       	mov	r3, r18
    1b8c:	19 c0       	rjmp	.+50     	; 0x1bc0 <vfprintf+0x10c>
    1b8e:	36 fe       	sbrs	r3, 6
    1b90:	06 c0       	rjmp	.+12     	; 0x1b9e <vfprintf+0xea>
    1b92:	8a e0       	ldi	r24, 0x0A	; 10
    1b94:	98 9e       	mul	r9, r24
    1b96:	20 0d       	add	r18, r0
    1b98:	11 24       	eor	r1, r1
    1b9a:	92 2e       	mov	r9, r18
    1b9c:	11 c0       	rjmp	.+34     	; 0x1bc0 <vfprintf+0x10c>
    1b9e:	ea e0       	ldi	r30, 0x0A	; 10
    1ba0:	2e 9e       	mul	r2, r30
    1ba2:	20 0d       	add	r18, r0
    1ba4:	11 24       	eor	r1, r1
    1ba6:	22 2e       	mov	r2, r18
    1ba8:	f3 2d       	mov	r31, r3
    1baa:	f0 62       	ori	r31, 0x20	; 32
    1bac:	3f 2e       	mov	r3, r31
    1bae:	08 c0       	rjmp	.+16     	; 0x1bc0 <vfprintf+0x10c>
    1bb0:	8c 36       	cpi	r24, 0x6C	; 108
    1bb2:	21 f4       	brne	.+8      	; 0x1bbc <vfprintf+0x108>
    1bb4:	83 2d       	mov	r24, r3
    1bb6:	80 68       	ori	r24, 0x80	; 128
    1bb8:	38 2e       	mov	r3, r24
    1bba:	02 c0       	rjmp	.+4      	; 0x1bc0 <vfprintf+0x10c>
    1bbc:	88 36       	cpi	r24, 0x68	; 104
    1bbe:	41 f4       	brne	.+16     	; 0x1bd0 <vfprintf+0x11c>
    1bc0:	f7 01       	movw	r30, r14
    1bc2:	93 fd       	sbrc	r25, 3
    1bc4:	85 91       	lpm	r24, Z+
    1bc6:	93 ff       	sbrs	r25, 3
    1bc8:	81 91       	ld	r24, Z+
    1bca:	7f 01       	movw	r14, r30
    1bcc:	81 11       	cpse	r24, r1
    1bce:	b3 cf       	rjmp	.-154    	; 0x1b36 <vfprintf+0x82>
    1bd0:	98 2f       	mov	r25, r24
    1bd2:	9f 7d       	andi	r25, 0xDF	; 223
    1bd4:	95 54       	subi	r25, 0x45	; 69
    1bd6:	93 30       	cpi	r25, 0x03	; 3
    1bd8:	28 f4       	brcc	.+10     	; 0x1be4 <vfprintf+0x130>
    1bda:	0c 5f       	subi	r16, 0xFC	; 252
    1bdc:	1f 4f       	sbci	r17, 0xFF	; 255
    1bde:	9f e3       	ldi	r25, 0x3F	; 63
    1be0:	99 83       	std	Y+1, r25	; 0x01
    1be2:	0d c0       	rjmp	.+26     	; 0x1bfe <vfprintf+0x14a>
    1be4:	83 36       	cpi	r24, 0x63	; 99
    1be6:	31 f0       	breq	.+12     	; 0x1bf4 <vfprintf+0x140>
    1be8:	83 37       	cpi	r24, 0x73	; 115
    1bea:	71 f0       	breq	.+28     	; 0x1c08 <vfprintf+0x154>
    1bec:	83 35       	cpi	r24, 0x53	; 83
    1bee:	09 f0       	breq	.+2      	; 0x1bf2 <vfprintf+0x13e>
    1bf0:	55 c0       	rjmp	.+170    	; 0x1c9c <vfprintf+0x1e8>
    1bf2:	20 c0       	rjmp	.+64     	; 0x1c34 <vfprintf+0x180>
    1bf4:	f8 01       	movw	r30, r16
    1bf6:	80 81       	ld	r24, Z
    1bf8:	89 83       	std	Y+1, r24	; 0x01
    1bfa:	0e 5f       	subi	r16, 0xFE	; 254
    1bfc:	1f 4f       	sbci	r17, 0xFF	; 255
    1bfe:	88 24       	eor	r8, r8
    1c00:	83 94       	inc	r8
    1c02:	91 2c       	mov	r9, r1
    1c04:	53 01       	movw	r10, r6
    1c06:	12 c0       	rjmp	.+36     	; 0x1c2c <vfprintf+0x178>
    1c08:	28 01       	movw	r4, r16
    1c0a:	f2 e0       	ldi	r31, 0x02	; 2
    1c0c:	4f 0e       	add	r4, r31
    1c0e:	51 1c       	adc	r5, r1
    1c10:	f8 01       	movw	r30, r16
    1c12:	a0 80       	ld	r10, Z
    1c14:	b1 80       	ldd	r11, Z+1	; 0x01
    1c16:	36 fe       	sbrs	r3, 6
    1c18:	03 c0       	rjmp	.+6      	; 0x1c20 <vfprintf+0x16c>
    1c1a:	69 2d       	mov	r22, r9
    1c1c:	70 e0       	ldi	r23, 0x00	; 0
    1c1e:	02 c0       	rjmp	.+4      	; 0x1c24 <vfprintf+0x170>
    1c20:	6f ef       	ldi	r22, 0xFF	; 255
    1c22:	7f ef       	ldi	r23, 0xFF	; 255
    1c24:	c5 01       	movw	r24, r10
    1c26:	2a d4       	rcall	.+2132   	; 0x247c <strnlen>
    1c28:	4c 01       	movw	r8, r24
    1c2a:	82 01       	movw	r16, r4
    1c2c:	f3 2d       	mov	r31, r3
    1c2e:	ff 77       	andi	r31, 0x7F	; 127
    1c30:	3f 2e       	mov	r3, r31
    1c32:	15 c0       	rjmp	.+42     	; 0x1c5e <vfprintf+0x1aa>
    1c34:	28 01       	movw	r4, r16
    1c36:	22 e0       	ldi	r18, 0x02	; 2
    1c38:	42 0e       	add	r4, r18
    1c3a:	51 1c       	adc	r5, r1
    1c3c:	f8 01       	movw	r30, r16
    1c3e:	a0 80       	ld	r10, Z
    1c40:	b1 80       	ldd	r11, Z+1	; 0x01
    1c42:	36 fe       	sbrs	r3, 6
    1c44:	03 c0       	rjmp	.+6      	; 0x1c4c <vfprintf+0x198>
    1c46:	69 2d       	mov	r22, r9
    1c48:	70 e0       	ldi	r23, 0x00	; 0
    1c4a:	02 c0       	rjmp	.+4      	; 0x1c50 <vfprintf+0x19c>
    1c4c:	6f ef       	ldi	r22, 0xFF	; 255
    1c4e:	7f ef       	ldi	r23, 0xFF	; 255
    1c50:	c5 01       	movw	r24, r10
    1c52:	09 d4       	rcall	.+2066   	; 0x2466 <strnlen_P>
    1c54:	4c 01       	movw	r8, r24
    1c56:	f3 2d       	mov	r31, r3
    1c58:	f0 68       	ori	r31, 0x80	; 128
    1c5a:	3f 2e       	mov	r3, r31
    1c5c:	82 01       	movw	r16, r4
    1c5e:	33 fc       	sbrc	r3, 3
    1c60:	19 c0       	rjmp	.+50     	; 0x1c94 <vfprintf+0x1e0>
    1c62:	82 2d       	mov	r24, r2
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	88 16       	cp	r8, r24
    1c68:	99 06       	cpc	r9, r25
    1c6a:	a0 f4       	brcc	.+40     	; 0x1c94 <vfprintf+0x1e0>
    1c6c:	b6 01       	movw	r22, r12
    1c6e:	80 e2       	ldi	r24, 0x20	; 32
    1c70:	90 e0       	ldi	r25, 0x00	; 0
    1c72:	4d d4       	rcall	.+2202   	; 0x250e <fputc>
    1c74:	2a 94       	dec	r2
    1c76:	f5 cf       	rjmp	.-22     	; 0x1c62 <vfprintf+0x1ae>
    1c78:	f5 01       	movw	r30, r10
    1c7a:	37 fc       	sbrc	r3, 7
    1c7c:	85 91       	lpm	r24, Z+
    1c7e:	37 fe       	sbrs	r3, 7
    1c80:	81 91       	ld	r24, Z+
    1c82:	5f 01       	movw	r10, r30
    1c84:	b6 01       	movw	r22, r12
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	42 d4       	rcall	.+2180   	; 0x250e <fputc>
    1c8a:	21 10       	cpse	r2, r1
    1c8c:	2a 94       	dec	r2
    1c8e:	21 e0       	ldi	r18, 0x01	; 1
    1c90:	82 1a       	sub	r8, r18
    1c92:	91 08       	sbc	r9, r1
    1c94:	81 14       	cp	r8, r1
    1c96:	91 04       	cpc	r9, r1
    1c98:	79 f7       	brne	.-34     	; 0x1c78 <vfprintf+0x1c4>
    1c9a:	e1 c0       	rjmp	.+450    	; 0x1e5e <vfprintf+0x3aa>
    1c9c:	84 36       	cpi	r24, 0x64	; 100
    1c9e:	11 f0       	breq	.+4      	; 0x1ca4 <vfprintf+0x1f0>
    1ca0:	89 36       	cpi	r24, 0x69	; 105
    1ca2:	39 f5       	brne	.+78     	; 0x1cf2 <vfprintf+0x23e>
    1ca4:	f8 01       	movw	r30, r16
    1ca6:	37 fe       	sbrs	r3, 7
    1ca8:	07 c0       	rjmp	.+14     	; 0x1cb8 <vfprintf+0x204>
    1caa:	60 81       	ld	r22, Z
    1cac:	71 81       	ldd	r23, Z+1	; 0x01
    1cae:	82 81       	ldd	r24, Z+2	; 0x02
    1cb0:	93 81       	ldd	r25, Z+3	; 0x03
    1cb2:	0c 5f       	subi	r16, 0xFC	; 252
    1cb4:	1f 4f       	sbci	r17, 0xFF	; 255
    1cb6:	08 c0       	rjmp	.+16     	; 0x1cc8 <vfprintf+0x214>
    1cb8:	60 81       	ld	r22, Z
    1cba:	71 81       	ldd	r23, Z+1	; 0x01
    1cbc:	07 2e       	mov	r0, r23
    1cbe:	00 0c       	add	r0, r0
    1cc0:	88 0b       	sbc	r24, r24
    1cc2:	99 0b       	sbc	r25, r25
    1cc4:	0e 5f       	subi	r16, 0xFE	; 254
    1cc6:	1f 4f       	sbci	r17, 0xFF	; 255
    1cc8:	f3 2d       	mov	r31, r3
    1cca:	ff 76       	andi	r31, 0x6F	; 111
    1ccc:	3f 2e       	mov	r3, r31
    1cce:	97 ff       	sbrs	r25, 7
    1cd0:	09 c0       	rjmp	.+18     	; 0x1ce4 <vfprintf+0x230>
    1cd2:	90 95       	com	r25
    1cd4:	80 95       	com	r24
    1cd6:	70 95       	com	r23
    1cd8:	61 95       	neg	r22
    1cda:	7f 4f       	sbci	r23, 0xFF	; 255
    1cdc:	8f 4f       	sbci	r24, 0xFF	; 255
    1cde:	9f 4f       	sbci	r25, 0xFF	; 255
    1ce0:	f0 68       	ori	r31, 0x80	; 128
    1ce2:	3f 2e       	mov	r3, r31
    1ce4:	2a e0       	ldi	r18, 0x0A	; 10
    1ce6:	30 e0       	ldi	r19, 0x00	; 0
    1ce8:	a3 01       	movw	r20, r6
    1cea:	66 d4       	rcall	.+2252   	; 0x25b8 <__ultoa_invert>
    1cec:	88 2e       	mov	r8, r24
    1cee:	86 18       	sub	r8, r6
    1cf0:	44 c0       	rjmp	.+136    	; 0x1d7a <vfprintf+0x2c6>
    1cf2:	85 37       	cpi	r24, 0x75	; 117
    1cf4:	31 f4       	brne	.+12     	; 0x1d02 <vfprintf+0x24e>
    1cf6:	23 2d       	mov	r18, r3
    1cf8:	2f 7e       	andi	r18, 0xEF	; 239
    1cfa:	b2 2e       	mov	r11, r18
    1cfc:	2a e0       	ldi	r18, 0x0A	; 10
    1cfe:	30 e0       	ldi	r19, 0x00	; 0
    1d00:	25 c0       	rjmp	.+74     	; 0x1d4c <vfprintf+0x298>
    1d02:	93 2d       	mov	r25, r3
    1d04:	99 7f       	andi	r25, 0xF9	; 249
    1d06:	b9 2e       	mov	r11, r25
    1d08:	8f 36       	cpi	r24, 0x6F	; 111
    1d0a:	c1 f0       	breq	.+48     	; 0x1d3c <vfprintf+0x288>
    1d0c:	18 f4       	brcc	.+6      	; 0x1d14 <vfprintf+0x260>
    1d0e:	88 35       	cpi	r24, 0x58	; 88
    1d10:	79 f0       	breq	.+30     	; 0x1d30 <vfprintf+0x27c>
    1d12:	ae c0       	rjmp	.+348    	; 0x1e70 <vfprintf+0x3bc>
    1d14:	80 37       	cpi	r24, 0x70	; 112
    1d16:	19 f0       	breq	.+6      	; 0x1d1e <vfprintf+0x26a>
    1d18:	88 37       	cpi	r24, 0x78	; 120
    1d1a:	21 f0       	breq	.+8      	; 0x1d24 <vfprintf+0x270>
    1d1c:	a9 c0       	rjmp	.+338    	; 0x1e70 <vfprintf+0x3bc>
    1d1e:	e9 2f       	mov	r30, r25
    1d20:	e0 61       	ori	r30, 0x10	; 16
    1d22:	be 2e       	mov	r11, r30
    1d24:	b4 fe       	sbrs	r11, 4
    1d26:	0d c0       	rjmp	.+26     	; 0x1d42 <vfprintf+0x28e>
    1d28:	fb 2d       	mov	r31, r11
    1d2a:	f4 60       	ori	r31, 0x04	; 4
    1d2c:	bf 2e       	mov	r11, r31
    1d2e:	09 c0       	rjmp	.+18     	; 0x1d42 <vfprintf+0x28e>
    1d30:	34 fe       	sbrs	r3, 4
    1d32:	0a c0       	rjmp	.+20     	; 0x1d48 <vfprintf+0x294>
    1d34:	29 2f       	mov	r18, r25
    1d36:	26 60       	ori	r18, 0x06	; 6
    1d38:	b2 2e       	mov	r11, r18
    1d3a:	06 c0       	rjmp	.+12     	; 0x1d48 <vfprintf+0x294>
    1d3c:	28 e0       	ldi	r18, 0x08	; 8
    1d3e:	30 e0       	ldi	r19, 0x00	; 0
    1d40:	05 c0       	rjmp	.+10     	; 0x1d4c <vfprintf+0x298>
    1d42:	20 e1       	ldi	r18, 0x10	; 16
    1d44:	30 e0       	ldi	r19, 0x00	; 0
    1d46:	02 c0       	rjmp	.+4      	; 0x1d4c <vfprintf+0x298>
    1d48:	20 e1       	ldi	r18, 0x10	; 16
    1d4a:	32 e0       	ldi	r19, 0x02	; 2
    1d4c:	f8 01       	movw	r30, r16
    1d4e:	b7 fe       	sbrs	r11, 7
    1d50:	07 c0       	rjmp	.+14     	; 0x1d60 <vfprintf+0x2ac>
    1d52:	60 81       	ld	r22, Z
    1d54:	71 81       	ldd	r23, Z+1	; 0x01
    1d56:	82 81       	ldd	r24, Z+2	; 0x02
    1d58:	93 81       	ldd	r25, Z+3	; 0x03
    1d5a:	0c 5f       	subi	r16, 0xFC	; 252
    1d5c:	1f 4f       	sbci	r17, 0xFF	; 255
    1d5e:	06 c0       	rjmp	.+12     	; 0x1d6c <vfprintf+0x2b8>
    1d60:	60 81       	ld	r22, Z
    1d62:	71 81       	ldd	r23, Z+1	; 0x01
    1d64:	80 e0       	ldi	r24, 0x00	; 0
    1d66:	90 e0       	ldi	r25, 0x00	; 0
    1d68:	0e 5f       	subi	r16, 0xFE	; 254
    1d6a:	1f 4f       	sbci	r17, 0xFF	; 255
    1d6c:	a3 01       	movw	r20, r6
    1d6e:	24 d4       	rcall	.+2120   	; 0x25b8 <__ultoa_invert>
    1d70:	88 2e       	mov	r8, r24
    1d72:	86 18       	sub	r8, r6
    1d74:	fb 2d       	mov	r31, r11
    1d76:	ff 77       	andi	r31, 0x7F	; 127
    1d78:	3f 2e       	mov	r3, r31
    1d7a:	36 fe       	sbrs	r3, 6
    1d7c:	0d c0       	rjmp	.+26     	; 0x1d98 <vfprintf+0x2e4>
    1d7e:	23 2d       	mov	r18, r3
    1d80:	2e 7f       	andi	r18, 0xFE	; 254
    1d82:	a2 2e       	mov	r10, r18
    1d84:	89 14       	cp	r8, r9
    1d86:	58 f4       	brcc	.+22     	; 0x1d9e <vfprintf+0x2ea>
    1d88:	34 fe       	sbrs	r3, 4
    1d8a:	0b c0       	rjmp	.+22     	; 0x1da2 <vfprintf+0x2ee>
    1d8c:	32 fc       	sbrc	r3, 2
    1d8e:	09 c0       	rjmp	.+18     	; 0x1da2 <vfprintf+0x2ee>
    1d90:	83 2d       	mov	r24, r3
    1d92:	8e 7e       	andi	r24, 0xEE	; 238
    1d94:	a8 2e       	mov	r10, r24
    1d96:	05 c0       	rjmp	.+10     	; 0x1da2 <vfprintf+0x2ee>
    1d98:	b8 2c       	mov	r11, r8
    1d9a:	a3 2c       	mov	r10, r3
    1d9c:	03 c0       	rjmp	.+6      	; 0x1da4 <vfprintf+0x2f0>
    1d9e:	b8 2c       	mov	r11, r8
    1da0:	01 c0       	rjmp	.+2      	; 0x1da4 <vfprintf+0x2f0>
    1da2:	b9 2c       	mov	r11, r9
    1da4:	a4 fe       	sbrs	r10, 4
    1da6:	0f c0       	rjmp	.+30     	; 0x1dc6 <vfprintf+0x312>
    1da8:	fe 01       	movw	r30, r28
    1daa:	e8 0d       	add	r30, r8
    1dac:	f1 1d       	adc	r31, r1
    1dae:	80 81       	ld	r24, Z
    1db0:	80 33       	cpi	r24, 0x30	; 48
    1db2:	21 f4       	brne	.+8      	; 0x1dbc <vfprintf+0x308>
    1db4:	9a 2d       	mov	r25, r10
    1db6:	99 7e       	andi	r25, 0xE9	; 233
    1db8:	a9 2e       	mov	r10, r25
    1dba:	09 c0       	rjmp	.+18     	; 0x1dce <vfprintf+0x31a>
    1dbc:	a2 fe       	sbrs	r10, 2
    1dbe:	06 c0       	rjmp	.+12     	; 0x1dcc <vfprintf+0x318>
    1dc0:	b3 94       	inc	r11
    1dc2:	b3 94       	inc	r11
    1dc4:	04 c0       	rjmp	.+8      	; 0x1dce <vfprintf+0x31a>
    1dc6:	8a 2d       	mov	r24, r10
    1dc8:	86 78       	andi	r24, 0x86	; 134
    1dca:	09 f0       	breq	.+2      	; 0x1dce <vfprintf+0x31a>
    1dcc:	b3 94       	inc	r11
    1dce:	a3 fc       	sbrc	r10, 3
    1dd0:	10 c0       	rjmp	.+32     	; 0x1df2 <vfprintf+0x33e>
    1dd2:	a0 fe       	sbrs	r10, 0
    1dd4:	06 c0       	rjmp	.+12     	; 0x1de2 <vfprintf+0x32e>
    1dd6:	b2 14       	cp	r11, r2
    1dd8:	80 f4       	brcc	.+32     	; 0x1dfa <vfprintf+0x346>
    1dda:	28 0c       	add	r2, r8
    1ddc:	92 2c       	mov	r9, r2
    1dde:	9b 18       	sub	r9, r11
    1de0:	0d c0       	rjmp	.+26     	; 0x1dfc <vfprintf+0x348>
    1de2:	b2 14       	cp	r11, r2
    1de4:	58 f4       	brcc	.+22     	; 0x1dfc <vfprintf+0x348>
    1de6:	b6 01       	movw	r22, r12
    1de8:	80 e2       	ldi	r24, 0x20	; 32
    1dea:	90 e0       	ldi	r25, 0x00	; 0
    1dec:	90 d3       	rcall	.+1824   	; 0x250e <fputc>
    1dee:	b3 94       	inc	r11
    1df0:	f8 cf       	rjmp	.-16     	; 0x1de2 <vfprintf+0x32e>
    1df2:	b2 14       	cp	r11, r2
    1df4:	18 f4       	brcc	.+6      	; 0x1dfc <vfprintf+0x348>
    1df6:	2b 18       	sub	r2, r11
    1df8:	02 c0       	rjmp	.+4      	; 0x1dfe <vfprintf+0x34a>
    1dfa:	98 2c       	mov	r9, r8
    1dfc:	21 2c       	mov	r2, r1
    1dfe:	a4 fe       	sbrs	r10, 4
    1e00:	0f c0       	rjmp	.+30     	; 0x1e20 <vfprintf+0x36c>
    1e02:	b6 01       	movw	r22, r12
    1e04:	80 e3       	ldi	r24, 0x30	; 48
    1e06:	90 e0       	ldi	r25, 0x00	; 0
    1e08:	82 d3       	rcall	.+1796   	; 0x250e <fputc>
    1e0a:	a2 fe       	sbrs	r10, 2
    1e0c:	16 c0       	rjmp	.+44     	; 0x1e3a <vfprintf+0x386>
    1e0e:	a1 fc       	sbrc	r10, 1
    1e10:	03 c0       	rjmp	.+6      	; 0x1e18 <vfprintf+0x364>
    1e12:	88 e7       	ldi	r24, 0x78	; 120
    1e14:	90 e0       	ldi	r25, 0x00	; 0
    1e16:	02 c0       	rjmp	.+4      	; 0x1e1c <vfprintf+0x368>
    1e18:	88 e5       	ldi	r24, 0x58	; 88
    1e1a:	90 e0       	ldi	r25, 0x00	; 0
    1e1c:	b6 01       	movw	r22, r12
    1e1e:	0c c0       	rjmp	.+24     	; 0x1e38 <vfprintf+0x384>
    1e20:	8a 2d       	mov	r24, r10
    1e22:	86 78       	andi	r24, 0x86	; 134
    1e24:	51 f0       	breq	.+20     	; 0x1e3a <vfprintf+0x386>
    1e26:	a1 fe       	sbrs	r10, 1
    1e28:	02 c0       	rjmp	.+4      	; 0x1e2e <vfprintf+0x37a>
    1e2a:	8b e2       	ldi	r24, 0x2B	; 43
    1e2c:	01 c0       	rjmp	.+2      	; 0x1e30 <vfprintf+0x37c>
    1e2e:	80 e2       	ldi	r24, 0x20	; 32
    1e30:	a7 fc       	sbrc	r10, 7
    1e32:	8d e2       	ldi	r24, 0x2D	; 45
    1e34:	b6 01       	movw	r22, r12
    1e36:	90 e0       	ldi	r25, 0x00	; 0
    1e38:	6a d3       	rcall	.+1748   	; 0x250e <fputc>
    1e3a:	89 14       	cp	r8, r9
    1e3c:	30 f4       	brcc	.+12     	; 0x1e4a <vfprintf+0x396>
    1e3e:	b6 01       	movw	r22, r12
    1e40:	80 e3       	ldi	r24, 0x30	; 48
    1e42:	90 e0       	ldi	r25, 0x00	; 0
    1e44:	64 d3       	rcall	.+1736   	; 0x250e <fputc>
    1e46:	9a 94       	dec	r9
    1e48:	f8 cf       	rjmp	.-16     	; 0x1e3a <vfprintf+0x386>
    1e4a:	8a 94       	dec	r8
    1e4c:	f3 01       	movw	r30, r6
    1e4e:	e8 0d       	add	r30, r8
    1e50:	f1 1d       	adc	r31, r1
    1e52:	80 81       	ld	r24, Z
    1e54:	b6 01       	movw	r22, r12
    1e56:	90 e0       	ldi	r25, 0x00	; 0
    1e58:	5a d3       	rcall	.+1716   	; 0x250e <fputc>
    1e5a:	81 10       	cpse	r8, r1
    1e5c:	f6 cf       	rjmp	.-20     	; 0x1e4a <vfprintf+0x396>
    1e5e:	22 20       	and	r2, r2
    1e60:	09 f4       	brne	.+2      	; 0x1e64 <vfprintf+0x3b0>
    1e62:	4e ce       	rjmp	.-868    	; 0x1b00 <vfprintf+0x4c>
    1e64:	b6 01       	movw	r22, r12
    1e66:	80 e2       	ldi	r24, 0x20	; 32
    1e68:	90 e0       	ldi	r25, 0x00	; 0
    1e6a:	51 d3       	rcall	.+1698   	; 0x250e <fputc>
    1e6c:	2a 94       	dec	r2
    1e6e:	f7 cf       	rjmp	.-18     	; 0x1e5e <vfprintf+0x3aa>
    1e70:	f6 01       	movw	r30, r12
    1e72:	86 81       	ldd	r24, Z+6	; 0x06
    1e74:	97 81       	ldd	r25, Z+7	; 0x07
    1e76:	02 c0       	rjmp	.+4      	; 0x1e7c <vfprintf+0x3c8>
    1e78:	8f ef       	ldi	r24, 0xFF	; 255
    1e7a:	9f ef       	ldi	r25, 0xFF	; 255
    1e7c:	2b 96       	adiw	r28, 0x0b	; 11
    1e7e:	0f b6       	in	r0, 0x3f	; 63
    1e80:	f8 94       	cli
    1e82:	de bf       	out	0x3e, r29	; 62
    1e84:	0f be       	out	0x3f, r0	; 63
    1e86:	cd bf       	out	0x3d, r28	; 61
    1e88:	df 91       	pop	r29
    1e8a:	cf 91       	pop	r28
    1e8c:	1f 91       	pop	r17
    1e8e:	0f 91       	pop	r16
    1e90:	ff 90       	pop	r15
    1e92:	ef 90       	pop	r14
    1e94:	df 90       	pop	r13
    1e96:	cf 90       	pop	r12
    1e98:	bf 90       	pop	r11
    1e9a:	af 90       	pop	r10
    1e9c:	9f 90       	pop	r9
    1e9e:	8f 90       	pop	r8
    1ea0:	7f 90       	pop	r7
    1ea2:	6f 90       	pop	r6
    1ea4:	5f 90       	pop	r5
    1ea6:	4f 90       	pop	r4
    1ea8:	3f 90       	pop	r3
    1eaa:	2f 90       	pop	r2
    1eac:	08 95       	ret

00001eae <putval>:
    1eae:	20 fd       	sbrc	r18, 0
    1eb0:	09 c0       	rjmp	.+18     	; 0x1ec4 <putval+0x16>
    1eb2:	fc 01       	movw	r30, r24
    1eb4:	23 fd       	sbrc	r18, 3
    1eb6:	05 c0       	rjmp	.+10     	; 0x1ec2 <putval+0x14>
    1eb8:	22 ff       	sbrs	r18, 2
    1eba:	02 c0       	rjmp	.+4      	; 0x1ec0 <putval+0x12>
    1ebc:	73 83       	std	Z+3, r23	; 0x03
    1ebe:	62 83       	std	Z+2, r22	; 0x02
    1ec0:	51 83       	std	Z+1, r21	; 0x01
    1ec2:	40 83       	st	Z, r20
    1ec4:	08 95       	ret

00001ec6 <mulacc>:
    1ec6:	44 fd       	sbrc	r20, 4
    1ec8:	17 c0       	rjmp	.+46     	; 0x1ef8 <mulacc+0x32>
    1eca:	46 fd       	sbrc	r20, 6
    1ecc:	17 c0       	rjmp	.+46     	; 0x1efc <mulacc+0x36>
    1ece:	ab 01       	movw	r20, r22
    1ed0:	bc 01       	movw	r22, r24
    1ed2:	da 01       	movw	r26, r20
    1ed4:	fb 01       	movw	r30, r22
    1ed6:	aa 0f       	add	r26, r26
    1ed8:	bb 1f       	adc	r27, r27
    1eda:	ee 1f       	adc	r30, r30
    1edc:	ff 1f       	adc	r31, r31
    1ede:	10 94       	com	r1
    1ee0:	d1 f7       	brne	.-12     	; 0x1ed6 <mulacc+0x10>
    1ee2:	4a 0f       	add	r20, r26
    1ee4:	5b 1f       	adc	r21, r27
    1ee6:	6e 1f       	adc	r22, r30
    1ee8:	7f 1f       	adc	r23, r31
    1eea:	cb 01       	movw	r24, r22
    1eec:	ba 01       	movw	r22, r20
    1eee:	66 0f       	add	r22, r22
    1ef0:	77 1f       	adc	r23, r23
    1ef2:	88 1f       	adc	r24, r24
    1ef4:	99 1f       	adc	r25, r25
    1ef6:	09 c0       	rjmp	.+18     	; 0x1f0a <mulacc+0x44>
    1ef8:	33 e0       	ldi	r19, 0x03	; 3
    1efa:	01 c0       	rjmp	.+2      	; 0x1efe <mulacc+0x38>
    1efc:	34 e0       	ldi	r19, 0x04	; 4
    1efe:	66 0f       	add	r22, r22
    1f00:	77 1f       	adc	r23, r23
    1f02:	88 1f       	adc	r24, r24
    1f04:	99 1f       	adc	r25, r25
    1f06:	31 50       	subi	r19, 0x01	; 1
    1f08:	d1 f7       	brne	.-12     	; 0x1efe <mulacc+0x38>
    1f0a:	62 0f       	add	r22, r18
    1f0c:	71 1d       	adc	r23, r1
    1f0e:	81 1d       	adc	r24, r1
    1f10:	91 1d       	adc	r25, r1
    1f12:	08 95       	ret

00001f14 <skip_spaces>:
    1f14:	0f 93       	push	r16
    1f16:	1f 93       	push	r17
    1f18:	cf 93       	push	r28
    1f1a:	df 93       	push	r29
    1f1c:	8c 01       	movw	r16, r24
    1f1e:	c8 01       	movw	r24, r16
    1f20:	b8 d2       	rcall	.+1392   	; 0x2492 <fgetc>
    1f22:	ec 01       	movw	r28, r24
    1f24:	97 fd       	sbrc	r25, 7
    1f26:	06 c0       	rjmp	.+12     	; 0x1f34 <skip_spaces+0x20>
    1f28:	8b d2       	rcall	.+1302   	; 0x2440 <isspace>
    1f2a:	89 2b       	or	r24, r25
    1f2c:	c1 f7       	brne	.-16     	; 0x1f1e <skip_spaces+0xa>
    1f2e:	b8 01       	movw	r22, r16
    1f30:	ce 01       	movw	r24, r28
    1f32:	29 d3       	rcall	.+1618   	; 0x2586 <ungetc>
    1f34:	ce 01       	movw	r24, r28
    1f36:	df 91       	pop	r29
    1f38:	cf 91       	pop	r28
    1f3a:	1f 91       	pop	r17
    1f3c:	0f 91       	pop	r16
    1f3e:	08 95       	ret

00001f40 <conv_int>:
    1f40:	8f 92       	push	r8
    1f42:	9f 92       	push	r9
    1f44:	af 92       	push	r10
    1f46:	bf 92       	push	r11
    1f48:	ef 92       	push	r14
    1f4a:	ff 92       	push	r15
    1f4c:	0f 93       	push	r16
    1f4e:	1f 93       	push	r17
    1f50:	cf 93       	push	r28
    1f52:	df 93       	push	r29
    1f54:	8c 01       	movw	r16, r24
    1f56:	d6 2f       	mov	r29, r22
    1f58:	7a 01       	movw	r14, r20
    1f5a:	b2 2e       	mov	r11, r18
    1f5c:	9a d2       	rcall	.+1332   	; 0x2492 <fgetc>
    1f5e:	9c 01       	movw	r18, r24
    1f60:	33 27       	eor	r19, r19
    1f62:	2b 32       	cpi	r18, 0x2B	; 43
    1f64:	31 05       	cpc	r19, r1
    1f66:	31 f0       	breq	.+12     	; 0x1f74 <conv_int+0x34>
    1f68:	2d 32       	cpi	r18, 0x2D	; 45
    1f6a:	31 05       	cpc	r19, r1
    1f6c:	59 f4       	brne	.+22     	; 0x1f84 <conv_int+0x44>
    1f6e:	8b 2d       	mov	r24, r11
    1f70:	80 68       	ori	r24, 0x80	; 128
    1f72:	b8 2e       	mov	r11, r24
    1f74:	d1 50       	subi	r29, 0x01	; 1
    1f76:	11 f4       	brne	.+4      	; 0x1f7c <conv_int+0x3c>
    1f78:	80 e0       	ldi	r24, 0x00	; 0
    1f7a:	61 c0       	rjmp	.+194    	; 0x203e <conv_int+0xfe>
    1f7c:	c8 01       	movw	r24, r16
    1f7e:	89 d2       	rcall	.+1298   	; 0x2492 <fgetc>
    1f80:	97 fd       	sbrc	r25, 7
    1f82:	fa cf       	rjmp	.-12     	; 0x1f78 <conv_int+0x38>
    1f84:	cb 2d       	mov	r28, r11
    1f86:	cd 7f       	andi	r28, 0xFD	; 253
    1f88:	2b 2d       	mov	r18, r11
    1f8a:	20 73       	andi	r18, 0x30	; 48
    1f8c:	f9 f4       	brne	.+62     	; 0x1fcc <conv_int+0x8c>
    1f8e:	80 33       	cpi	r24, 0x30	; 48
    1f90:	e9 f4       	brne	.+58     	; 0x1fcc <conv_int+0x8c>
    1f92:	aa 24       	eor	r10, r10
    1f94:	aa 94       	dec	r10
    1f96:	ad 0e       	add	r10, r29
    1f98:	09 f4       	brne	.+2      	; 0x1f9c <conv_int+0x5c>
    1f9a:	3e c0       	rjmp	.+124    	; 0x2018 <conv_int+0xd8>
    1f9c:	c8 01       	movw	r24, r16
    1f9e:	79 d2       	rcall	.+1266   	; 0x2492 <fgetc>
    1fa0:	97 fd       	sbrc	r25, 7
    1fa2:	3a c0       	rjmp	.+116    	; 0x2018 <conv_int+0xd8>
    1fa4:	9c 01       	movw	r18, r24
    1fa6:	2f 7d       	andi	r18, 0xDF	; 223
    1fa8:	33 27       	eor	r19, r19
    1faa:	28 35       	cpi	r18, 0x58	; 88
    1fac:	31 05       	cpc	r19, r1
    1fae:	41 f4       	brne	.+16     	; 0x1fc0 <conv_int+0x80>
    1fb0:	c2 64       	ori	r28, 0x42	; 66
    1fb2:	d2 50       	subi	r29, 0x02	; 2
    1fb4:	89 f1       	breq	.+98     	; 0x2018 <conv_int+0xd8>
    1fb6:	c8 01       	movw	r24, r16
    1fb8:	6c d2       	rcall	.+1240   	; 0x2492 <fgetc>
    1fba:	97 ff       	sbrs	r25, 7
    1fbc:	07 c0       	rjmp	.+14     	; 0x1fcc <conv_int+0x8c>
    1fbe:	2c c0       	rjmp	.+88     	; 0x2018 <conv_int+0xd8>
    1fc0:	b6 fe       	sbrs	r11, 6
    1fc2:	02 c0       	rjmp	.+4      	; 0x1fc8 <conv_int+0x88>
    1fc4:	c2 60       	ori	r28, 0x02	; 2
    1fc6:	01 c0       	rjmp	.+2      	; 0x1fca <conv_int+0x8a>
    1fc8:	c2 61       	ori	r28, 0x12	; 18
    1fca:	da 2d       	mov	r29, r10
    1fcc:	81 2c       	mov	r8, r1
    1fce:	91 2c       	mov	r9, r1
    1fd0:	54 01       	movw	r10, r8
    1fd2:	20 ed       	ldi	r18, 0xD0	; 208
    1fd4:	28 0f       	add	r18, r24
    1fd6:	28 30       	cpi	r18, 0x08	; 8
    1fd8:	78 f0       	brcs	.+30     	; 0x1ff8 <conv_int+0xb8>
    1fda:	c4 ff       	sbrs	r28, 4
    1fdc:	03 c0       	rjmp	.+6      	; 0x1fe4 <conv_int+0xa4>
    1fde:	b8 01       	movw	r22, r16
    1fe0:	d2 d2       	rcall	.+1444   	; 0x2586 <ungetc>
    1fe2:	17 c0       	rjmp	.+46     	; 0x2012 <conv_int+0xd2>
    1fe4:	2a 30       	cpi	r18, 0x0A	; 10
    1fe6:	40 f0       	brcs	.+16     	; 0x1ff8 <conv_int+0xb8>
    1fe8:	c6 ff       	sbrs	r28, 6
    1fea:	f9 cf       	rjmp	.-14     	; 0x1fde <conv_int+0x9e>
    1fec:	2f 7d       	andi	r18, 0xDF	; 223
    1fee:	3f ee       	ldi	r19, 0xEF	; 239
    1ff0:	32 0f       	add	r19, r18
    1ff2:	36 30       	cpi	r19, 0x06	; 6
    1ff4:	a0 f7       	brcc	.-24     	; 0x1fde <conv_int+0x9e>
    1ff6:	27 50       	subi	r18, 0x07	; 7
    1ff8:	4c 2f       	mov	r20, r28
    1ffa:	c5 01       	movw	r24, r10
    1ffc:	b4 01       	movw	r22, r8
    1ffe:	63 df       	rcall	.-314    	; 0x1ec6 <mulacc>
    2000:	4b 01       	movw	r8, r22
    2002:	5c 01       	movw	r10, r24
    2004:	c2 60       	ori	r28, 0x02	; 2
    2006:	d1 50       	subi	r29, 0x01	; 1
    2008:	51 f0       	breq	.+20     	; 0x201e <conv_int+0xde>
    200a:	c8 01       	movw	r24, r16
    200c:	42 d2       	rcall	.+1156   	; 0x2492 <fgetc>
    200e:	97 ff       	sbrs	r25, 7
    2010:	e0 cf       	rjmp	.-64     	; 0x1fd2 <conv_int+0x92>
    2012:	c1 fd       	sbrc	r28, 1
    2014:	04 c0       	rjmp	.+8      	; 0x201e <conv_int+0xde>
    2016:	b0 cf       	rjmp	.-160    	; 0x1f78 <conv_int+0x38>
    2018:	81 2c       	mov	r8, r1
    201a:	91 2c       	mov	r9, r1
    201c:	54 01       	movw	r10, r8
    201e:	c7 ff       	sbrs	r28, 7
    2020:	08 c0       	rjmp	.+16     	; 0x2032 <conv_int+0xf2>
    2022:	b0 94       	com	r11
    2024:	a0 94       	com	r10
    2026:	90 94       	com	r9
    2028:	80 94       	com	r8
    202a:	81 1c       	adc	r8, r1
    202c:	91 1c       	adc	r9, r1
    202e:	a1 1c       	adc	r10, r1
    2030:	b1 1c       	adc	r11, r1
    2032:	2c 2f       	mov	r18, r28
    2034:	b5 01       	movw	r22, r10
    2036:	a4 01       	movw	r20, r8
    2038:	c7 01       	movw	r24, r14
    203a:	39 df       	rcall	.-398    	; 0x1eae <putval>
    203c:	81 e0       	ldi	r24, 0x01	; 1
    203e:	df 91       	pop	r29
    2040:	cf 91       	pop	r28
    2042:	1f 91       	pop	r17
    2044:	0f 91       	pop	r16
    2046:	ff 90       	pop	r15
    2048:	ef 90       	pop	r14
    204a:	bf 90       	pop	r11
    204c:	af 90       	pop	r10
    204e:	9f 90       	pop	r9
    2050:	8f 90       	pop	r8
    2052:	08 95       	ret

00002054 <conv_brk>:
    2054:	5f 92       	push	r5
    2056:	6f 92       	push	r6
    2058:	7f 92       	push	r7
    205a:	8f 92       	push	r8
    205c:	9f 92       	push	r9
    205e:	af 92       	push	r10
    2060:	bf 92       	push	r11
    2062:	cf 92       	push	r12
    2064:	df 92       	push	r13
    2066:	ef 92       	push	r14
    2068:	ff 92       	push	r15
    206a:	0f 93       	push	r16
    206c:	1f 93       	push	r17
    206e:	cf 93       	push	r28
    2070:	df 93       	push	r29
    2072:	cd b7       	in	r28, 0x3d	; 61
    2074:	de b7       	in	r29, 0x3e	; 62
    2076:	a0 97       	sbiw	r28, 0x20	; 32
    2078:	0f b6       	in	r0, 0x3f	; 63
    207a:	f8 94       	cli
    207c:	de bf       	out	0x3e, r29	; 62
    207e:	0f be       	out	0x3f, r0	; 63
    2080:	cd bf       	out	0x3d, r28	; 61
    2082:	5c 01       	movw	r10, r24
    2084:	96 2e       	mov	r9, r22
    2086:	7a 01       	movw	r14, r20
    2088:	f9 01       	movw	r30, r18
    208a:	8e 01       	movw	r16, r28
    208c:	0f 5f       	subi	r16, 0xFF	; 255
    208e:	1f 4f       	sbci	r17, 0xFF	; 255
    2090:	68 01       	movw	r12, r16
    2092:	80 e2       	ldi	r24, 0x20	; 32
    2094:	d8 01       	movw	r26, r16
    2096:	1d 92       	st	X+, r1
    2098:	8a 95       	dec	r24
    209a:	e9 f7       	brne	.-6      	; 0x2096 <conv_brk+0x42>
    209c:	d5 01       	movw	r26, r10
    209e:	13 96       	adiw	r26, 0x03	; 3
    20a0:	8c 90       	ld	r8, X
    20a2:	80 e0       	ldi	r24, 0x00	; 0
    20a4:	90 e0       	ldi	r25, 0x00	; 0
    20a6:	61 2c       	mov	r6, r1
    20a8:	71 2c       	mov	r7, r1
    20aa:	30 e0       	ldi	r19, 0x00	; 0
    20ac:	61 e0       	ldi	r22, 0x01	; 1
    20ae:	70 e0       	ldi	r23, 0x00	; 0
    20b0:	83 fc       	sbrc	r8, 3
    20b2:	25 91       	lpm	r18, Z+
    20b4:	83 fe       	sbrs	r8, 3
    20b6:	21 91       	ld	r18, Z+
    20b8:	8f 01       	movw	r16, r30
    20ba:	52 2e       	mov	r5, r18
    20bc:	21 11       	cpse	r18, r1
    20be:	03 c0       	rjmp	.+6      	; 0x20c6 <conv_brk+0x72>
    20c0:	80 e0       	ldi	r24, 0x00	; 0
    20c2:	90 e0       	ldi	r25, 0x00	; 0
    20c4:	90 c0       	rjmp	.+288    	; 0x21e6 <conv_brk+0x192>
    20c6:	2e 35       	cpi	r18, 0x5E	; 94
    20c8:	11 f4       	brne	.+4      	; 0x20ce <conv_brk+0x7a>
    20ca:	00 97       	sbiw	r24, 0x00	; 0
    20cc:	51 f1       	breq	.+84     	; 0x2122 <conv_brk+0xce>
    20ce:	43 2f       	mov	r20, r19
    20d0:	50 e0       	ldi	r21, 0x00	; 0
    20d2:	48 17       	cp	r20, r24
    20d4:	59 07       	cpc	r21, r25
    20d6:	3c f4       	brge	.+14     	; 0x20e6 <conv_brk+0x92>
    20d8:	2d 35       	cpi	r18, 0x5D	; 93
    20da:	59 f1       	breq	.+86     	; 0x2132 <conv_brk+0xde>
    20dc:	2d 32       	cpi	r18, 0x2D	; 45
    20de:	19 f4       	brne	.+6      	; 0x20e6 <conv_brk+0x92>
    20e0:	77 20       	and	r7, r7
    20e2:	09 f1       	breq	.+66     	; 0x2126 <conv_brk+0xd2>
    20e4:	03 c0       	rjmp	.+6      	; 0x20ec <conv_brk+0x98>
    20e6:	77 20       	and	r7, r7
    20e8:	09 f4       	brne	.+2      	; 0x20ec <conv_brk+0x98>
    20ea:	68 c0       	rjmp	.+208    	; 0x21bc <conv_brk+0x168>
    20ec:	45 2d       	mov	r20, r5
    20ee:	46 95       	lsr	r20
    20f0:	46 95       	lsr	r20
    20f2:	46 95       	lsr	r20
    20f4:	d6 01       	movw	r26, r12
    20f6:	a4 0f       	add	r26, r20
    20f8:	b1 1d       	adc	r27, r1
    20fa:	45 2d       	mov	r20, r5
    20fc:	47 70       	andi	r20, 0x07	; 7
    20fe:	8b 01       	movw	r16, r22
    2100:	02 c0       	rjmp	.+4      	; 0x2106 <conv_brk+0xb2>
    2102:	00 0f       	add	r16, r16
    2104:	11 1f       	adc	r17, r17
    2106:	4a 95       	dec	r20
    2108:	e2 f7       	brpl	.-8      	; 0x2102 <conv_brk+0xae>
    210a:	a8 01       	movw	r20, r16
    210c:	5c 91       	ld	r21, X
    210e:	45 2b       	or	r20, r21
    2110:	4c 93       	st	X, r20
    2112:	65 14       	cp	r6, r5
    2114:	59 f0       	breq	.+22     	; 0x212c <conv_brk+0xd8>
    2116:	56 14       	cp	r5, r6
    2118:	10 f4       	brcc	.+4      	; 0x211e <conv_brk+0xca>
    211a:	53 94       	inc	r5
    211c:	e7 cf       	rjmp	.-50     	; 0x20ec <conv_brk+0x98>
    211e:	5a 94       	dec	r5
    2120:	e5 cf       	rjmp	.-54     	; 0x20ec <conv_brk+0x98>
    2122:	31 e0       	ldi	r19, 0x01	; 1
    2124:	04 c0       	rjmp	.+8      	; 0x212e <conv_brk+0xda>
    2126:	77 24       	eor	r7, r7
    2128:	73 94       	inc	r7
    212a:	01 c0       	rjmp	.+2      	; 0x212e <conv_brk+0xda>
    212c:	71 2c       	mov	r7, r1
    212e:	01 96       	adiw	r24, 0x01	; 1
    2130:	bf cf       	rjmp	.-130    	; 0x20b0 <conv_brk+0x5c>
    2132:	77 20       	and	r7, r7
    2134:	19 f0       	breq	.+6      	; 0x213c <conv_brk+0xe8>
    2136:	8e 81       	ldd	r24, Y+6	; 0x06
    2138:	80 62       	ori	r24, 0x20	; 32
    213a:	8e 83       	std	Y+6, r24	; 0x06
    213c:	31 11       	cpse	r19, r1
    213e:	03 c0       	rjmp	.+6      	; 0x2146 <conv_brk+0xf2>
    2140:	88 24       	eor	r8, r8
    2142:	83 94       	inc	r8
    2144:	17 c0       	rjmp	.+46     	; 0x2174 <conv_brk+0x120>
    2146:	f6 01       	movw	r30, r12
    2148:	9e 01       	movw	r18, r28
    214a:	2f 5d       	subi	r18, 0xDF	; 223
    214c:	3f 4f       	sbci	r19, 0xFF	; 255
    214e:	80 81       	ld	r24, Z
    2150:	80 95       	com	r24
    2152:	81 93       	st	Z+, r24
    2154:	2e 17       	cp	r18, r30
    2156:	3f 07       	cpc	r19, r31
    2158:	d1 f7       	brne	.-12     	; 0x214e <conv_brk+0xfa>
    215a:	f2 cf       	rjmp	.-28     	; 0x2140 <conv_brk+0xec>
    215c:	e1 14       	cp	r14, r1
    215e:	f1 04       	cpc	r15, r1
    2160:	29 f0       	breq	.+10     	; 0x216c <conv_brk+0x118>
    2162:	d7 01       	movw	r26, r14
    2164:	8c 93       	st	X, r24
    2166:	f7 01       	movw	r30, r14
    2168:	31 96       	adiw	r30, 0x01	; 1
    216a:	7f 01       	movw	r14, r30
    216c:	9a 94       	dec	r9
    216e:	81 2c       	mov	r8, r1
    2170:	99 20       	and	r9, r9
    2172:	e9 f0       	breq	.+58     	; 0x21ae <conv_brk+0x15a>
    2174:	c5 01       	movw	r24, r10
    2176:	8d d1       	rcall	.+794    	; 0x2492 <fgetc>
    2178:	97 fd       	sbrc	r25, 7
    217a:	17 c0       	rjmp	.+46     	; 0x21aa <conv_brk+0x156>
    217c:	fc 01       	movw	r30, r24
    217e:	ff 27       	eor	r31, r31
    2180:	23 e0       	ldi	r18, 0x03	; 3
    2182:	f5 95       	asr	r31
    2184:	e7 95       	ror	r30
    2186:	2a 95       	dec	r18
    2188:	e1 f7       	brne	.-8      	; 0x2182 <conv_brk+0x12e>
    218a:	ec 0d       	add	r30, r12
    218c:	fd 1d       	adc	r31, r13
    218e:	20 81       	ld	r18, Z
    2190:	30 e0       	ldi	r19, 0x00	; 0
    2192:	ac 01       	movw	r20, r24
    2194:	47 70       	andi	r20, 0x07	; 7
    2196:	55 27       	eor	r21, r21
    2198:	02 c0       	rjmp	.+4      	; 0x219e <conv_brk+0x14a>
    219a:	35 95       	asr	r19
    219c:	27 95       	ror	r18
    219e:	4a 95       	dec	r20
    21a0:	e2 f7       	brpl	.-8      	; 0x219a <conv_brk+0x146>
    21a2:	20 fd       	sbrc	r18, 0
    21a4:	db cf       	rjmp	.-74     	; 0x215c <conv_brk+0x108>
    21a6:	b5 01       	movw	r22, r10
    21a8:	ee d1       	rcall	.+988    	; 0x2586 <ungetc>
    21aa:	81 10       	cpse	r8, r1
    21ac:	89 cf       	rjmp	.-238    	; 0x20c0 <conv_brk+0x6c>
    21ae:	e1 14       	cp	r14, r1
    21b0:	f1 04       	cpc	r15, r1
    21b2:	11 f0       	breq	.+4      	; 0x21b8 <conv_brk+0x164>
    21b4:	d7 01       	movw	r26, r14
    21b6:	1c 92       	st	X, r1
    21b8:	c8 01       	movw	r24, r16
    21ba:	15 c0       	rjmp	.+42     	; 0x21e6 <conv_brk+0x192>
    21bc:	42 2f       	mov	r20, r18
    21be:	46 95       	lsr	r20
    21c0:	46 95       	lsr	r20
    21c2:	46 95       	lsr	r20
    21c4:	d6 01       	movw	r26, r12
    21c6:	a4 0f       	add	r26, r20
    21c8:	b1 1d       	adc	r27, r1
    21ca:	42 2f       	mov	r20, r18
    21cc:	47 70       	andi	r20, 0x07	; 7
    21ce:	8b 01       	movw	r16, r22
    21d0:	02 c0       	rjmp	.+4      	; 0x21d6 <conv_brk+0x182>
    21d2:	00 0f       	add	r16, r16
    21d4:	11 1f       	adc	r17, r17
    21d6:	4a 95       	dec	r20
    21d8:	e2 f7       	brpl	.-8      	; 0x21d2 <conv_brk+0x17e>
    21da:	a8 01       	movw	r20, r16
    21dc:	5c 91       	ld	r21, X
    21de:	45 2b       	or	r20, r21
    21e0:	4c 93       	st	X, r20
    21e2:	62 2e       	mov	r6, r18
    21e4:	a4 cf       	rjmp	.-184    	; 0x212e <conv_brk+0xda>
    21e6:	a0 96       	adiw	r28, 0x20	; 32
    21e8:	0f b6       	in	r0, 0x3f	; 63
    21ea:	f8 94       	cli
    21ec:	de bf       	out	0x3e, r29	; 62
    21ee:	0f be       	out	0x3f, r0	; 63
    21f0:	cd bf       	out	0x3d, r28	; 61
    21f2:	df 91       	pop	r29
    21f4:	cf 91       	pop	r28
    21f6:	1f 91       	pop	r17
    21f8:	0f 91       	pop	r16
    21fa:	ff 90       	pop	r15
    21fc:	ef 90       	pop	r14
    21fe:	df 90       	pop	r13
    2200:	cf 90       	pop	r12
    2202:	bf 90       	pop	r11
    2204:	af 90       	pop	r10
    2206:	9f 90       	pop	r9
    2208:	8f 90       	pop	r8
    220a:	7f 90       	pop	r7
    220c:	6f 90       	pop	r6
    220e:	5f 90       	pop	r5
    2210:	08 95       	ret

00002212 <vfscanf>:
    2212:	5f 92       	push	r5
    2214:	6f 92       	push	r6
    2216:	7f 92       	push	r7
    2218:	8f 92       	push	r8
    221a:	9f 92       	push	r9
    221c:	af 92       	push	r10
    221e:	bf 92       	push	r11
    2220:	cf 92       	push	r12
    2222:	df 92       	push	r13
    2224:	ef 92       	push	r14
    2226:	ff 92       	push	r15
    2228:	0f 93       	push	r16
    222a:	1f 93       	push	r17
    222c:	cf 93       	push	r28
    222e:	df 93       	push	r29
    2230:	6c 01       	movw	r12, r24
    2232:	eb 01       	movw	r28, r22
    2234:	5a 01       	movw	r10, r20
    2236:	fc 01       	movw	r30, r24
    2238:	17 82       	std	Z+7, r1	; 0x07
    223a:	16 82       	std	Z+6, r1	; 0x06
    223c:	51 2c       	mov	r5, r1
    223e:	f6 01       	movw	r30, r12
    2240:	e3 80       	ldd	r14, Z+3	; 0x03
    2242:	fe 01       	movw	r30, r28
    2244:	e3 fc       	sbrc	r14, 3
    2246:	85 91       	lpm	r24, Z+
    2248:	e3 fe       	sbrs	r14, 3
    224a:	81 91       	ld	r24, Z+
    224c:	18 2f       	mov	r17, r24
    224e:	ef 01       	movw	r28, r30
    2250:	88 23       	and	r24, r24
    2252:	09 f4       	brne	.+2      	; 0x2256 <vfscanf+0x44>
    2254:	e0 c0       	rjmp	.+448    	; 0x2416 <vfscanf+0x204>
    2256:	90 e0       	ldi	r25, 0x00	; 0
    2258:	f3 d0       	rcall	.+486    	; 0x2440 <isspace>
    225a:	89 2b       	or	r24, r25
    225c:	19 f0       	breq	.+6      	; 0x2264 <vfscanf+0x52>
    225e:	c6 01       	movw	r24, r12
    2260:	59 de       	rcall	.-846    	; 0x1f14 <skip_spaces>
    2262:	ed cf       	rjmp	.-38     	; 0x223e <vfscanf+0x2c>
    2264:	15 32       	cpi	r17, 0x25	; 37
    2266:	41 f4       	brne	.+16     	; 0x2278 <vfscanf+0x66>
    2268:	fe 01       	movw	r30, r28
    226a:	e3 fc       	sbrc	r14, 3
    226c:	15 91       	lpm	r17, Z+
    226e:	e3 fe       	sbrs	r14, 3
    2270:	11 91       	ld	r17, Z+
    2272:	ef 01       	movw	r28, r30
    2274:	15 32       	cpi	r17, 0x25	; 37
    2276:	71 f4       	brne	.+28     	; 0x2294 <vfscanf+0x82>
    2278:	c6 01       	movw	r24, r12
    227a:	0b d1       	rcall	.+534    	; 0x2492 <fgetc>
    227c:	97 fd       	sbrc	r25, 7
    227e:	c9 c0       	rjmp	.+402    	; 0x2412 <vfscanf+0x200>
    2280:	41 2f       	mov	r20, r17
    2282:	50 e0       	ldi	r21, 0x00	; 0
    2284:	9c 01       	movw	r18, r24
    2286:	33 27       	eor	r19, r19
    2288:	24 17       	cp	r18, r20
    228a:	35 07       	cpc	r19, r21
    228c:	c1 f2       	breq	.-80     	; 0x223e <vfscanf+0x2c>
    228e:	b6 01       	movw	r22, r12
    2290:	7a d1       	rcall	.+756    	; 0x2586 <ungetc>
    2292:	c1 c0       	rjmp	.+386    	; 0x2416 <vfscanf+0x204>
    2294:	1a 32       	cpi	r17, 0x2A	; 42
    2296:	39 f4       	brne	.+14     	; 0x22a6 <vfscanf+0x94>
    2298:	e3 fc       	sbrc	r14, 3
    229a:	15 91       	lpm	r17, Z+
    229c:	e3 fe       	sbrs	r14, 3
    229e:	11 91       	ld	r17, Z+
    22a0:	ef 01       	movw	r28, r30
    22a2:	01 e0       	ldi	r16, 0x01	; 1
    22a4:	01 c0       	rjmp	.+2      	; 0x22a8 <vfscanf+0x96>
    22a6:	00 e0       	ldi	r16, 0x00	; 0
    22a8:	f1 2c       	mov	r15, r1
    22aa:	20 ed       	ldi	r18, 0xD0	; 208
    22ac:	21 0f       	add	r18, r17
    22ae:	2a 30       	cpi	r18, 0x0A	; 10
    22b0:	78 f4       	brcc	.+30     	; 0x22d0 <vfscanf+0xbe>
    22b2:	02 60       	ori	r16, 0x02	; 2
    22b4:	6f 2d       	mov	r22, r15
    22b6:	70 e0       	ldi	r23, 0x00	; 0
    22b8:	80 e0       	ldi	r24, 0x00	; 0
    22ba:	90 e0       	ldi	r25, 0x00	; 0
    22bc:	40 e2       	ldi	r20, 0x20	; 32
    22be:	03 de       	rcall	.-1018   	; 0x1ec6 <mulacc>
    22c0:	f6 2e       	mov	r15, r22
    22c2:	fe 01       	movw	r30, r28
    22c4:	e3 fc       	sbrc	r14, 3
    22c6:	15 91       	lpm	r17, Z+
    22c8:	e3 fe       	sbrs	r14, 3
    22ca:	11 91       	ld	r17, Z+
    22cc:	ef 01       	movw	r28, r30
    22ce:	ed cf       	rjmp	.-38     	; 0x22aa <vfscanf+0x98>
    22d0:	01 ff       	sbrs	r16, 1
    22d2:	03 c0       	rjmp	.+6      	; 0x22da <vfscanf+0xc8>
    22d4:	f1 10       	cpse	r15, r1
    22d6:	03 c0       	rjmp	.+6      	; 0x22de <vfscanf+0xcc>
    22d8:	9e c0       	rjmp	.+316    	; 0x2416 <vfscanf+0x204>
    22da:	ff 24       	eor	r15, r15
    22dc:	fa 94       	dec	r15
    22de:	18 36       	cpi	r17, 0x68	; 104
    22e0:	19 f0       	breq	.+6      	; 0x22e8 <vfscanf+0xd6>
    22e2:	1c 36       	cpi	r17, 0x6C	; 108
    22e4:	51 f0       	breq	.+20     	; 0x22fa <vfscanf+0xe8>
    22e6:	10 c0       	rjmp	.+32     	; 0x2308 <vfscanf+0xf6>
    22e8:	fe 01       	movw	r30, r28
    22ea:	e3 fc       	sbrc	r14, 3
    22ec:	15 91       	lpm	r17, Z+
    22ee:	e3 fe       	sbrs	r14, 3
    22f0:	11 91       	ld	r17, Z+
    22f2:	ef 01       	movw	r28, r30
    22f4:	18 36       	cpi	r17, 0x68	; 104
    22f6:	41 f4       	brne	.+16     	; 0x2308 <vfscanf+0xf6>
    22f8:	08 60       	ori	r16, 0x08	; 8
    22fa:	04 60       	ori	r16, 0x04	; 4
    22fc:	fe 01       	movw	r30, r28
    22fe:	e3 fc       	sbrc	r14, 3
    2300:	15 91       	lpm	r17, Z+
    2302:	e3 fe       	sbrs	r14, 3
    2304:	11 91       	ld	r17, Z+
    2306:	ef 01       	movw	r28, r30
    2308:	11 23       	and	r17, r17
    230a:	09 f4       	brne	.+2      	; 0x230e <vfscanf+0xfc>
    230c:	84 c0       	rjmp	.+264    	; 0x2416 <vfscanf+0x204>
    230e:	61 2f       	mov	r22, r17
    2310:	70 e0       	ldi	r23, 0x00	; 0
    2312:	8c e8       	ldi	r24, 0x8C	; 140
    2314:	90 e0       	ldi	r25, 0x00	; 0
    2316:	9c d0       	rcall	.+312    	; 0x2450 <strchr_P>
    2318:	89 2b       	or	r24, r25
    231a:	09 f4       	brne	.+2      	; 0x231e <vfscanf+0x10c>
    231c:	7c c0       	rjmp	.+248    	; 0x2416 <vfscanf+0x204>
    231e:	00 fd       	sbrc	r16, 0
    2320:	07 c0       	rjmp	.+14     	; 0x2330 <vfscanf+0x11e>
    2322:	f5 01       	movw	r30, r10
    2324:	80 80       	ld	r8, Z
    2326:	91 80       	ldd	r9, Z+1	; 0x01
    2328:	c5 01       	movw	r24, r10
    232a:	02 96       	adiw	r24, 0x02	; 2
    232c:	5c 01       	movw	r10, r24
    232e:	02 c0       	rjmp	.+4      	; 0x2334 <vfscanf+0x122>
    2330:	81 2c       	mov	r8, r1
    2332:	91 2c       	mov	r9, r1
    2334:	1e 36       	cpi	r17, 0x6E	; 110
    2336:	49 f4       	brne	.+18     	; 0x234a <vfscanf+0x138>
    2338:	f6 01       	movw	r30, r12
    233a:	46 81       	ldd	r20, Z+6	; 0x06
    233c:	57 81       	ldd	r21, Z+7	; 0x07
    233e:	60 e0       	ldi	r22, 0x00	; 0
    2340:	70 e0       	ldi	r23, 0x00	; 0
    2342:	20 2f       	mov	r18, r16
    2344:	c4 01       	movw	r24, r8
    2346:	b3 dd       	rcall	.-1178   	; 0x1eae <putval>
    2348:	7a cf       	rjmp	.-268    	; 0x223e <vfscanf+0x2c>
    234a:	13 36       	cpi	r17, 0x63	; 99
    234c:	a1 f4       	brne	.+40     	; 0x2376 <vfscanf+0x164>
    234e:	01 fd       	sbrc	r16, 1
    2350:	02 c0       	rjmp	.+4      	; 0x2356 <vfscanf+0x144>
    2352:	ff 24       	eor	r15, r15
    2354:	f3 94       	inc	r15
    2356:	c6 01       	movw	r24, r12
    2358:	9c d0       	rcall	.+312    	; 0x2492 <fgetc>
    235a:	97 fd       	sbrc	r25, 7
    235c:	5a c0       	rjmp	.+180    	; 0x2412 <vfscanf+0x200>
    235e:	81 14       	cp	r8, r1
    2360:	91 04       	cpc	r9, r1
    2362:	29 f0       	breq	.+10     	; 0x236e <vfscanf+0x15c>
    2364:	f4 01       	movw	r30, r8
    2366:	80 83       	st	Z, r24
    2368:	c4 01       	movw	r24, r8
    236a:	01 96       	adiw	r24, 0x01	; 1
    236c:	4c 01       	movw	r8, r24
    236e:	fa 94       	dec	r15
    2370:	f1 10       	cpse	r15, r1
    2372:	f1 cf       	rjmp	.-30     	; 0x2356 <vfscanf+0x144>
    2374:	4a c0       	rjmp	.+148    	; 0x240a <vfscanf+0x1f8>
    2376:	1b 35       	cpi	r17, 0x5B	; 91
    2378:	51 f4       	brne	.+20     	; 0x238e <vfscanf+0x17c>
    237a:	9e 01       	movw	r18, r28
    237c:	a4 01       	movw	r20, r8
    237e:	6f 2d       	mov	r22, r15
    2380:	c6 01       	movw	r24, r12
    2382:	68 de       	rcall	.-816    	; 0x2054 <conv_brk>
    2384:	ec 01       	movw	r28, r24
    2386:	89 2b       	or	r24, r25
    2388:	09 f0       	breq	.+2      	; 0x238c <vfscanf+0x17a>
    238a:	3f c0       	rjmp	.+126    	; 0x240a <vfscanf+0x1f8>
    238c:	39 c0       	rjmp	.+114    	; 0x2400 <vfscanf+0x1ee>
    238e:	c6 01       	movw	r24, r12
    2390:	c1 dd       	rcall	.-1150   	; 0x1f14 <skip_spaces>
    2392:	97 fd       	sbrc	r25, 7
    2394:	3e c0       	rjmp	.+124    	; 0x2412 <vfscanf+0x200>
    2396:	1f 36       	cpi	r17, 0x6F	; 111
    2398:	49 f1       	breq	.+82     	; 0x23ec <vfscanf+0x1da>
    239a:	28 f4       	brcc	.+10     	; 0x23a6 <vfscanf+0x194>
    239c:	14 36       	cpi	r17, 0x64	; 100
    239e:	21 f1       	breq	.+72     	; 0x23e8 <vfscanf+0x1d6>
    23a0:	19 36       	cpi	r17, 0x69	; 105
    23a2:	39 f1       	breq	.+78     	; 0x23f2 <vfscanf+0x1e0>
    23a4:	25 c0       	rjmp	.+74     	; 0x23f0 <vfscanf+0x1de>
    23a6:	13 37       	cpi	r17, 0x73	; 115
    23a8:	71 f0       	breq	.+28     	; 0x23c6 <vfscanf+0x1b4>
    23aa:	15 37       	cpi	r17, 0x75	; 117
    23ac:	e9 f0       	breq	.+58     	; 0x23e8 <vfscanf+0x1d6>
    23ae:	20 c0       	rjmp	.+64     	; 0x23f0 <vfscanf+0x1de>
    23b0:	81 14       	cp	r8, r1
    23b2:	91 04       	cpc	r9, r1
    23b4:	29 f0       	breq	.+10     	; 0x23c0 <vfscanf+0x1ae>
    23b6:	f4 01       	movw	r30, r8
    23b8:	60 82       	st	Z, r6
    23ba:	c4 01       	movw	r24, r8
    23bc:	01 96       	adiw	r24, 0x01	; 1
    23be:	4c 01       	movw	r8, r24
    23c0:	fa 94       	dec	r15
    23c2:	ff 20       	and	r15, r15
    23c4:	59 f0       	breq	.+22     	; 0x23dc <vfscanf+0x1ca>
    23c6:	c6 01       	movw	r24, r12
    23c8:	64 d0       	rcall	.+200    	; 0x2492 <fgetc>
    23ca:	3c 01       	movw	r6, r24
    23cc:	97 fd       	sbrc	r25, 7
    23ce:	06 c0       	rjmp	.+12     	; 0x23dc <vfscanf+0x1ca>
    23d0:	37 d0       	rcall	.+110    	; 0x2440 <isspace>
    23d2:	89 2b       	or	r24, r25
    23d4:	69 f3       	breq	.-38     	; 0x23b0 <vfscanf+0x19e>
    23d6:	b6 01       	movw	r22, r12
    23d8:	c3 01       	movw	r24, r6
    23da:	d5 d0       	rcall	.+426    	; 0x2586 <ungetc>
    23dc:	81 14       	cp	r8, r1
    23de:	91 04       	cpc	r9, r1
    23e0:	a1 f0       	breq	.+40     	; 0x240a <vfscanf+0x1f8>
    23e2:	f4 01       	movw	r30, r8
    23e4:	10 82       	st	Z, r1
    23e6:	11 c0       	rjmp	.+34     	; 0x240a <vfscanf+0x1f8>
    23e8:	00 62       	ori	r16, 0x20	; 32
    23ea:	03 c0       	rjmp	.+6      	; 0x23f2 <vfscanf+0x1e0>
    23ec:	00 61       	ori	r16, 0x10	; 16
    23ee:	01 c0       	rjmp	.+2      	; 0x23f2 <vfscanf+0x1e0>
    23f0:	00 64       	ori	r16, 0x40	; 64
    23f2:	20 2f       	mov	r18, r16
    23f4:	a4 01       	movw	r20, r8
    23f6:	6f 2d       	mov	r22, r15
    23f8:	c6 01       	movw	r24, r12
    23fa:	a2 dd       	rcall	.-1212   	; 0x1f40 <conv_int>
    23fc:	81 11       	cpse	r24, r1
    23fe:	05 c0       	rjmp	.+10     	; 0x240a <vfscanf+0x1f8>
    2400:	f6 01       	movw	r30, r12
    2402:	83 81       	ldd	r24, Z+3	; 0x03
    2404:	80 73       	andi	r24, 0x30	; 48
    2406:	29 f4       	brne	.+10     	; 0x2412 <vfscanf+0x200>
    2408:	06 c0       	rjmp	.+12     	; 0x2416 <vfscanf+0x204>
    240a:	00 fd       	sbrc	r16, 0
    240c:	18 cf       	rjmp	.-464    	; 0x223e <vfscanf+0x2c>
    240e:	53 94       	inc	r5
    2410:	16 cf       	rjmp	.-468    	; 0x223e <vfscanf+0x2c>
    2412:	55 20       	and	r5, r5
    2414:	19 f0       	breq	.+6      	; 0x241c <vfscanf+0x20a>
    2416:	85 2d       	mov	r24, r5
    2418:	90 e0       	ldi	r25, 0x00	; 0
    241a:	02 c0       	rjmp	.+4      	; 0x2420 <vfscanf+0x20e>
    241c:	8f ef       	ldi	r24, 0xFF	; 255
    241e:	9f ef       	ldi	r25, 0xFF	; 255
    2420:	df 91       	pop	r29
    2422:	cf 91       	pop	r28
    2424:	1f 91       	pop	r17
    2426:	0f 91       	pop	r16
    2428:	ff 90       	pop	r15
    242a:	ef 90       	pop	r14
    242c:	df 90       	pop	r13
    242e:	cf 90       	pop	r12
    2430:	bf 90       	pop	r11
    2432:	af 90       	pop	r10
    2434:	9f 90       	pop	r9
    2436:	8f 90       	pop	r8
    2438:	7f 90       	pop	r7
    243a:	6f 90       	pop	r6
    243c:	5f 90       	pop	r5
    243e:	08 95       	ret

00002440 <isspace>:
    2440:	91 11       	cpse	r25, r1
    2442:	18 c1       	rjmp	.+560    	; 0x2674 <__ctype_isfalse>
    2444:	80 32       	cpi	r24, 0x20	; 32
    2446:	19 f0       	breq	.+6      	; 0x244e <isspace+0xe>
    2448:	89 50       	subi	r24, 0x09	; 9
    244a:	85 50       	subi	r24, 0x05	; 5
    244c:	d0 f7       	brcc	.-12     	; 0x2442 <isspace+0x2>
    244e:	08 95       	ret

00002450 <strchr_P>:
    2450:	fc 01       	movw	r30, r24
    2452:	05 90       	lpm	r0, Z+
    2454:	06 16       	cp	r0, r22
    2456:	21 f0       	breq	.+8      	; 0x2460 <strchr_P+0x10>
    2458:	00 20       	and	r0, r0
    245a:	d9 f7       	brne	.-10     	; 0x2452 <strchr_P+0x2>
    245c:	c0 01       	movw	r24, r0
    245e:	08 95       	ret
    2460:	31 97       	sbiw	r30, 0x01	; 1
    2462:	cf 01       	movw	r24, r30
    2464:	08 95       	ret

00002466 <strnlen_P>:
    2466:	fc 01       	movw	r30, r24
    2468:	05 90       	lpm	r0, Z+
    246a:	61 50       	subi	r22, 0x01	; 1
    246c:	70 40       	sbci	r23, 0x00	; 0
    246e:	01 10       	cpse	r0, r1
    2470:	d8 f7       	brcc	.-10     	; 0x2468 <strnlen_P+0x2>
    2472:	80 95       	com	r24
    2474:	90 95       	com	r25
    2476:	8e 0f       	add	r24, r30
    2478:	9f 1f       	adc	r25, r31
    247a:	08 95       	ret

0000247c <strnlen>:
    247c:	fc 01       	movw	r30, r24
    247e:	61 50       	subi	r22, 0x01	; 1
    2480:	70 40       	sbci	r23, 0x00	; 0
    2482:	01 90       	ld	r0, Z+
    2484:	01 10       	cpse	r0, r1
    2486:	d8 f7       	brcc	.-10     	; 0x247e <strnlen+0x2>
    2488:	80 95       	com	r24
    248a:	90 95       	com	r25
    248c:	8e 0f       	add	r24, r30
    248e:	9f 1f       	adc	r25, r31
    2490:	08 95       	ret

00002492 <fgetc>:
    2492:	cf 93       	push	r28
    2494:	df 93       	push	r29
    2496:	ec 01       	movw	r28, r24
    2498:	2b 81       	ldd	r18, Y+3	; 0x03
    249a:	20 ff       	sbrs	r18, 0
    249c:	33 c0       	rjmp	.+102    	; 0x2504 <fgetc+0x72>
    249e:	26 ff       	sbrs	r18, 6
    24a0:	0a c0       	rjmp	.+20     	; 0x24b6 <fgetc+0x24>
    24a2:	2f 7b       	andi	r18, 0xBF	; 191
    24a4:	2b 83       	std	Y+3, r18	; 0x03
    24a6:	8e 81       	ldd	r24, Y+6	; 0x06
    24a8:	9f 81       	ldd	r25, Y+7	; 0x07
    24aa:	01 96       	adiw	r24, 0x01	; 1
    24ac:	9f 83       	std	Y+7, r25	; 0x07
    24ae:	8e 83       	std	Y+6, r24	; 0x06
    24b0:	8a 81       	ldd	r24, Y+2	; 0x02
    24b2:	90 e0       	ldi	r25, 0x00	; 0
    24b4:	29 c0       	rjmp	.+82     	; 0x2508 <fgetc+0x76>
    24b6:	22 ff       	sbrs	r18, 2
    24b8:	0f c0       	rjmp	.+30     	; 0x24d8 <fgetc+0x46>
    24ba:	e8 81       	ld	r30, Y
    24bc:	f9 81       	ldd	r31, Y+1	; 0x01
    24be:	80 81       	ld	r24, Z
    24c0:	08 2e       	mov	r0, r24
    24c2:	00 0c       	add	r0, r0
    24c4:	99 0b       	sbc	r25, r25
    24c6:	00 97       	sbiw	r24, 0x00	; 0
    24c8:	19 f4       	brne	.+6      	; 0x24d0 <fgetc+0x3e>
    24ca:	20 62       	ori	r18, 0x20	; 32
    24cc:	2b 83       	std	Y+3, r18	; 0x03
    24ce:	1a c0       	rjmp	.+52     	; 0x2504 <fgetc+0x72>
    24d0:	31 96       	adiw	r30, 0x01	; 1
    24d2:	f9 83       	std	Y+1, r31	; 0x01
    24d4:	e8 83       	st	Y, r30
    24d6:	0e c0       	rjmp	.+28     	; 0x24f4 <fgetc+0x62>
    24d8:	ea 85       	ldd	r30, Y+10	; 0x0a
    24da:	fb 85       	ldd	r31, Y+11	; 0x0b
    24dc:	09 95       	icall
    24de:	97 ff       	sbrs	r25, 7
    24e0:	09 c0       	rjmp	.+18     	; 0x24f4 <fgetc+0x62>
    24e2:	2b 81       	ldd	r18, Y+3	; 0x03
    24e4:	01 96       	adiw	r24, 0x01	; 1
    24e6:	11 f0       	breq	.+4      	; 0x24ec <fgetc+0x5a>
    24e8:	80 e2       	ldi	r24, 0x20	; 32
    24ea:	01 c0       	rjmp	.+2      	; 0x24ee <fgetc+0x5c>
    24ec:	80 e1       	ldi	r24, 0x10	; 16
    24ee:	82 2b       	or	r24, r18
    24f0:	8b 83       	std	Y+3, r24	; 0x03
    24f2:	08 c0       	rjmp	.+16     	; 0x2504 <fgetc+0x72>
    24f4:	2e 81       	ldd	r18, Y+6	; 0x06
    24f6:	3f 81       	ldd	r19, Y+7	; 0x07
    24f8:	2f 5f       	subi	r18, 0xFF	; 255
    24fa:	3f 4f       	sbci	r19, 0xFF	; 255
    24fc:	3f 83       	std	Y+7, r19	; 0x07
    24fe:	2e 83       	std	Y+6, r18	; 0x06
    2500:	99 27       	eor	r25, r25
    2502:	02 c0       	rjmp	.+4      	; 0x2508 <fgetc+0x76>
    2504:	8f ef       	ldi	r24, 0xFF	; 255
    2506:	9f ef       	ldi	r25, 0xFF	; 255
    2508:	df 91       	pop	r29
    250a:	cf 91       	pop	r28
    250c:	08 95       	ret

0000250e <fputc>:
    250e:	0f 93       	push	r16
    2510:	1f 93       	push	r17
    2512:	cf 93       	push	r28
    2514:	df 93       	push	r29
    2516:	fb 01       	movw	r30, r22
    2518:	23 81       	ldd	r18, Z+3	; 0x03
    251a:	21 fd       	sbrc	r18, 1
    251c:	03 c0       	rjmp	.+6      	; 0x2524 <fputc+0x16>
    251e:	8f ef       	ldi	r24, 0xFF	; 255
    2520:	9f ef       	ldi	r25, 0xFF	; 255
    2522:	2c c0       	rjmp	.+88     	; 0x257c <fputc+0x6e>
    2524:	22 ff       	sbrs	r18, 2
    2526:	16 c0       	rjmp	.+44     	; 0x2554 <fputc+0x46>
    2528:	46 81       	ldd	r20, Z+6	; 0x06
    252a:	57 81       	ldd	r21, Z+7	; 0x07
    252c:	24 81       	ldd	r18, Z+4	; 0x04
    252e:	35 81       	ldd	r19, Z+5	; 0x05
    2530:	42 17       	cp	r20, r18
    2532:	53 07       	cpc	r21, r19
    2534:	44 f4       	brge	.+16     	; 0x2546 <fputc+0x38>
    2536:	a0 81       	ld	r26, Z
    2538:	b1 81       	ldd	r27, Z+1	; 0x01
    253a:	9d 01       	movw	r18, r26
    253c:	2f 5f       	subi	r18, 0xFF	; 255
    253e:	3f 4f       	sbci	r19, 0xFF	; 255
    2540:	31 83       	std	Z+1, r19	; 0x01
    2542:	20 83       	st	Z, r18
    2544:	8c 93       	st	X, r24
    2546:	26 81       	ldd	r18, Z+6	; 0x06
    2548:	37 81       	ldd	r19, Z+7	; 0x07
    254a:	2f 5f       	subi	r18, 0xFF	; 255
    254c:	3f 4f       	sbci	r19, 0xFF	; 255
    254e:	37 83       	std	Z+7, r19	; 0x07
    2550:	26 83       	std	Z+6, r18	; 0x06
    2552:	14 c0       	rjmp	.+40     	; 0x257c <fputc+0x6e>
    2554:	8b 01       	movw	r16, r22
    2556:	ec 01       	movw	r28, r24
    2558:	fb 01       	movw	r30, r22
    255a:	00 84       	ldd	r0, Z+8	; 0x08
    255c:	f1 85       	ldd	r31, Z+9	; 0x09
    255e:	e0 2d       	mov	r30, r0
    2560:	09 95       	icall
    2562:	89 2b       	or	r24, r25
    2564:	e1 f6       	brne	.-72     	; 0x251e <fputc+0x10>
    2566:	d8 01       	movw	r26, r16
    2568:	16 96       	adiw	r26, 0x06	; 6
    256a:	8d 91       	ld	r24, X+
    256c:	9c 91       	ld	r25, X
    256e:	17 97       	sbiw	r26, 0x07	; 7
    2570:	01 96       	adiw	r24, 0x01	; 1
    2572:	17 96       	adiw	r26, 0x07	; 7
    2574:	9c 93       	st	X, r25
    2576:	8e 93       	st	-X, r24
    2578:	16 97       	sbiw	r26, 0x06	; 6
    257a:	ce 01       	movw	r24, r28
    257c:	df 91       	pop	r29
    257e:	cf 91       	pop	r28
    2580:	1f 91       	pop	r17
    2582:	0f 91       	pop	r16
    2584:	08 95       	ret

00002586 <ungetc>:
    2586:	fb 01       	movw	r30, r22
    2588:	23 81       	ldd	r18, Z+3	; 0x03
    258a:	20 ff       	sbrs	r18, 0
    258c:	12 c0       	rjmp	.+36     	; 0x25b2 <ungetc+0x2c>
    258e:	26 fd       	sbrc	r18, 6
    2590:	10 c0       	rjmp	.+32     	; 0x25b2 <ungetc+0x2c>
    2592:	8f 3f       	cpi	r24, 0xFF	; 255
    2594:	3f ef       	ldi	r19, 0xFF	; 255
    2596:	93 07       	cpc	r25, r19
    2598:	61 f0       	breq	.+24     	; 0x25b2 <ungetc+0x2c>
    259a:	82 83       	std	Z+2, r24	; 0x02
    259c:	2f 7d       	andi	r18, 0xDF	; 223
    259e:	20 64       	ori	r18, 0x40	; 64
    25a0:	23 83       	std	Z+3, r18	; 0x03
    25a2:	26 81       	ldd	r18, Z+6	; 0x06
    25a4:	37 81       	ldd	r19, Z+7	; 0x07
    25a6:	21 50       	subi	r18, 0x01	; 1
    25a8:	31 09       	sbc	r19, r1
    25aa:	37 83       	std	Z+7, r19	; 0x07
    25ac:	26 83       	std	Z+6, r18	; 0x06
    25ae:	99 27       	eor	r25, r25
    25b0:	08 95       	ret
    25b2:	8f ef       	ldi	r24, 0xFF	; 255
    25b4:	9f ef       	ldi	r25, 0xFF	; 255
    25b6:	08 95       	ret

000025b8 <__ultoa_invert>:
    25b8:	fa 01       	movw	r30, r20
    25ba:	aa 27       	eor	r26, r26
    25bc:	28 30       	cpi	r18, 0x08	; 8
    25be:	51 f1       	breq	.+84     	; 0x2614 <__ultoa_invert+0x5c>
    25c0:	20 31       	cpi	r18, 0x10	; 16
    25c2:	81 f1       	breq	.+96     	; 0x2624 <__ultoa_invert+0x6c>
    25c4:	e8 94       	clt
    25c6:	6f 93       	push	r22
    25c8:	6e 7f       	andi	r22, 0xFE	; 254
    25ca:	6e 5f       	subi	r22, 0xFE	; 254
    25cc:	7f 4f       	sbci	r23, 0xFF	; 255
    25ce:	8f 4f       	sbci	r24, 0xFF	; 255
    25d0:	9f 4f       	sbci	r25, 0xFF	; 255
    25d2:	af 4f       	sbci	r26, 0xFF	; 255
    25d4:	b1 e0       	ldi	r27, 0x01	; 1
    25d6:	3e d0       	rcall	.+124    	; 0x2654 <__ultoa_invert+0x9c>
    25d8:	b4 e0       	ldi	r27, 0x04	; 4
    25da:	3c d0       	rcall	.+120    	; 0x2654 <__ultoa_invert+0x9c>
    25dc:	67 0f       	add	r22, r23
    25de:	78 1f       	adc	r23, r24
    25e0:	89 1f       	adc	r24, r25
    25e2:	9a 1f       	adc	r25, r26
    25e4:	a1 1d       	adc	r26, r1
    25e6:	68 0f       	add	r22, r24
    25e8:	79 1f       	adc	r23, r25
    25ea:	8a 1f       	adc	r24, r26
    25ec:	91 1d       	adc	r25, r1
    25ee:	a1 1d       	adc	r26, r1
    25f0:	6a 0f       	add	r22, r26
    25f2:	71 1d       	adc	r23, r1
    25f4:	81 1d       	adc	r24, r1
    25f6:	91 1d       	adc	r25, r1
    25f8:	a1 1d       	adc	r26, r1
    25fa:	20 d0       	rcall	.+64     	; 0x263c <__ultoa_invert+0x84>
    25fc:	09 f4       	brne	.+2      	; 0x2600 <__ultoa_invert+0x48>
    25fe:	68 94       	set
    2600:	3f 91       	pop	r19
    2602:	2a e0       	ldi	r18, 0x0A	; 10
    2604:	26 9f       	mul	r18, r22
    2606:	11 24       	eor	r1, r1
    2608:	30 19       	sub	r19, r0
    260a:	30 5d       	subi	r19, 0xD0	; 208
    260c:	31 93       	st	Z+, r19
    260e:	de f6       	brtc	.-74     	; 0x25c6 <__ultoa_invert+0xe>
    2610:	cf 01       	movw	r24, r30
    2612:	08 95       	ret
    2614:	46 2f       	mov	r20, r22
    2616:	47 70       	andi	r20, 0x07	; 7
    2618:	40 5d       	subi	r20, 0xD0	; 208
    261a:	41 93       	st	Z+, r20
    261c:	b3 e0       	ldi	r27, 0x03	; 3
    261e:	0f d0       	rcall	.+30     	; 0x263e <__ultoa_invert+0x86>
    2620:	c9 f7       	brne	.-14     	; 0x2614 <__ultoa_invert+0x5c>
    2622:	f6 cf       	rjmp	.-20     	; 0x2610 <__ultoa_invert+0x58>
    2624:	46 2f       	mov	r20, r22
    2626:	4f 70       	andi	r20, 0x0F	; 15
    2628:	40 5d       	subi	r20, 0xD0	; 208
    262a:	4a 33       	cpi	r20, 0x3A	; 58
    262c:	18 f0       	brcs	.+6      	; 0x2634 <__ultoa_invert+0x7c>
    262e:	49 5d       	subi	r20, 0xD9	; 217
    2630:	31 fd       	sbrc	r19, 1
    2632:	40 52       	subi	r20, 0x20	; 32
    2634:	41 93       	st	Z+, r20
    2636:	02 d0       	rcall	.+4      	; 0x263c <__ultoa_invert+0x84>
    2638:	a9 f7       	brne	.-22     	; 0x2624 <__ultoa_invert+0x6c>
    263a:	ea cf       	rjmp	.-44     	; 0x2610 <__ultoa_invert+0x58>
    263c:	b4 e0       	ldi	r27, 0x04	; 4
    263e:	a6 95       	lsr	r26
    2640:	97 95       	ror	r25
    2642:	87 95       	ror	r24
    2644:	77 95       	ror	r23
    2646:	67 95       	ror	r22
    2648:	ba 95       	dec	r27
    264a:	c9 f7       	brne	.-14     	; 0x263e <__ultoa_invert+0x86>
    264c:	00 97       	sbiw	r24, 0x00	; 0
    264e:	61 05       	cpc	r22, r1
    2650:	71 05       	cpc	r23, r1
    2652:	08 95       	ret
    2654:	9b 01       	movw	r18, r22
    2656:	ac 01       	movw	r20, r24
    2658:	0a 2e       	mov	r0, r26
    265a:	06 94       	lsr	r0
    265c:	57 95       	ror	r21
    265e:	47 95       	ror	r20
    2660:	37 95       	ror	r19
    2662:	27 95       	ror	r18
    2664:	ba 95       	dec	r27
    2666:	c9 f7       	brne	.-14     	; 0x265a <__ultoa_invert+0xa2>
    2668:	62 0f       	add	r22, r18
    266a:	73 1f       	adc	r23, r19
    266c:	84 1f       	adc	r24, r20
    266e:	95 1f       	adc	r25, r21
    2670:	a0 1d       	adc	r26, r0
    2672:	08 95       	ret

00002674 <__ctype_isfalse>:
    2674:	99 27       	eor	r25, r25
    2676:	88 27       	eor	r24, r24

00002678 <__ctype_istrue>:
    2678:	08 95       	ret

0000267a <eeprom_read_block>:
    267a:	dc 01       	movw	r26, r24
    267c:	cb 01       	movw	r24, r22

0000267e <eeprom_read_blraw>:
    267e:	fc 01       	movw	r30, r24
    2680:	e1 99       	sbic	0x1c, 1	; 28
    2682:	fe cf       	rjmp	.-4      	; 0x2680 <eeprom_read_blraw+0x2>
    2684:	06 c0       	rjmp	.+12     	; 0x2692 <eeprom_read_blraw+0x14>
    2686:	ff bb       	out	0x1f, r31	; 31
    2688:	ee bb       	out	0x1e, r30	; 30
    268a:	e0 9a       	sbi	0x1c, 0	; 28
    268c:	31 96       	adiw	r30, 0x01	; 1
    268e:	0d b2       	in	r0, 0x1d	; 29
    2690:	0d 92       	st	X+, r0
    2692:	41 50       	subi	r20, 0x01	; 1
    2694:	50 40       	sbci	r21, 0x00	; 0
    2696:	b8 f7       	brcc	.-18     	; 0x2686 <eeprom_read_blraw+0x8>
    2698:	08 95       	ret

0000269a <eeprom_read_byte>:
    269a:	e1 99       	sbic	0x1c, 1	; 28
    269c:	fe cf       	rjmp	.-4      	; 0x269a <eeprom_read_byte>
    269e:	9f bb       	out	0x1f, r25	; 31
    26a0:	8e bb       	out	0x1e, r24	; 30
    26a2:	e0 9a       	sbi	0x1c, 0	; 28
    26a4:	99 27       	eor	r25, r25
    26a6:	8d b3       	in	r24, 0x1d	; 29
    26a8:	08 95       	ret

000026aa <eeprom_update_block>:
    26aa:	dc 01       	movw	r26, r24
    26ac:	a4 0f       	add	r26, r20
    26ae:	b5 1f       	adc	r27, r21
    26b0:	41 50       	subi	r20, 0x01	; 1
    26b2:	50 40       	sbci	r21, 0x00	; 0
    26b4:	40 f0       	brcs	.+16     	; 0x26c6 <eeprom_update_block+0x1c>
    26b6:	cb 01       	movw	r24, r22
    26b8:	84 0f       	add	r24, r20
    26ba:	95 1f       	adc	r25, r21
    26bc:	2e 91       	ld	r18, -X
    26be:	05 d0       	rcall	.+10     	; 0x26ca <eeprom_update_r18>
    26c0:	41 50       	subi	r20, 0x01	; 1
    26c2:	50 40       	sbci	r21, 0x00	; 0
    26c4:	d8 f7       	brcc	.-10     	; 0x26bc <eeprom_update_block+0x12>
    26c6:	08 95       	ret

000026c8 <eeprom_update_byte>:
    26c8:	26 2f       	mov	r18, r22

000026ca <eeprom_update_r18>:
    26ca:	e1 99       	sbic	0x1c, 1	; 28
    26cc:	fe cf       	rjmp	.-4      	; 0x26ca <eeprom_update_r18>
    26ce:	9f bb       	out	0x1f, r25	; 31
    26d0:	8e bb       	out	0x1e, r24	; 30
    26d2:	e0 9a       	sbi	0x1c, 0	; 28
    26d4:	01 97       	sbiw	r24, 0x01	; 1
    26d6:	0d b2       	in	r0, 0x1d	; 29
    26d8:	02 16       	cp	r0, r18
    26da:	31 f0       	breq	.+12     	; 0x26e8 <eeprom_update_r18+0x1e>
    26dc:	2d bb       	out	0x1d, r18	; 29
    26de:	0f b6       	in	r0, 0x3f	; 63
    26e0:	f8 94       	cli
    26e2:	e2 9a       	sbi	0x1c, 2	; 28
    26e4:	e1 9a       	sbi	0x1c, 1	; 28
    26e6:	0f be       	out	0x3f, r0	; 63
    26e8:	08 95       	ret

000026ea <_exit>:
    26ea:	f8 94       	cli

000026ec <__stop_program>:
    26ec:	ff cf       	rjmp	.-2      	; 0x26ec <__stop_program>
