17:32:41 INFO  : Registering command handlers for SDK TCF services
17:32:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
17:32:44 INFO  : XSCT server has started successfully.
17:32:44 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
17:32:44 INFO  : Successfully done setting XSCT server connection channel  
17:32:44 INFO  : Successfully done setting SDK workspace  
17:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:41:32 INFO  : 'fpga -state' command is executed.
17:41:35 INFO  : Memory regions updated for context APU
17:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:49 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:41:49 INFO  : 'jtag frequency' command is executed.
17:41:49 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:49 INFO  : Context for 'APU' is selected.
17:41:49 INFO  : System reset is completed.
17:41:52 INFO  : 'after 3000' command is executed.
17:41:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:41:55 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:41:55 INFO  : Context for 'APU' is selected.
17:41:55 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:41:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:55 INFO  : Context for 'APU' is selected.
17:41:56 INFO  : 'ps7_init' command is executed.
17:41:56 INFO  : 'ps7_post_config' command is executed.
17:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:56 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:56 INFO  : Memory regions updated for context APU
17:41:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:56 INFO  : 'con' command is executed.
17:41:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:41:56 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
17:42:23 INFO  : Disconnected from the channel tcfchan#1.
17:42:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:24 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:42:24 INFO  : 'jtag frequency' command is executed.
17:42:24 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:24 INFO  : Context for 'APU' is selected.
17:42:24 INFO  : System reset is completed.
17:42:27 INFO  : 'after 3000' command is executed.
17:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:42:30 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:42:30 INFO  : Context for 'APU' is selected.
17:42:32 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:42:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:32 INFO  : Context for 'APU' is selected.
17:42:32 INFO  : 'ps7_init' command is executed.
17:42:32 INFO  : 'ps7_post_config' command is executed.
17:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:32 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:33 INFO  : Memory regions updated for context APU
17:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:33 INFO  : 'con' command is executed.
17:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:42:33 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
17:43:10 INFO  : Disconnected from the channel tcfchan#2.
17:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:11 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:43:11 INFO  : 'jtag frequency' command is executed.
17:43:11 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:11 INFO  : Context for 'APU' is selected.
17:43:11 INFO  : System reset is completed.
17:43:14 INFO  : 'after 3000' command is executed.
17:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:43:17 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:43:17 INFO  : Context for 'APU' is selected.
17:43:19 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:43:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:19 INFO  : Context for 'APU' is selected.
17:43:19 INFO  : 'ps7_init' command is executed.
17:43:19 INFO  : 'ps7_post_config' command is executed.
17:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:19 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:19 INFO  : Memory regions updated for context APU
17:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:19 INFO  : 'con' command is executed.
17:43:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:43:19 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
17:56:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531241749339,  Project:1531239863934
17:56:49 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:56:51 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
17:56:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:56:57 INFO  : 
17:56:58 INFO  : Updating hardware inferred compiler options for baremetal.
17:56:58 INFO  : Clearing existing target manager status.
17:56:58 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
17:56:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:57:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:58:00 INFO  : Disconnected from the channel tcfchan#3.
17:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:27 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:58:27 INFO  : 'jtag frequency' command is executed.
17:58:27 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:27 INFO  : Context for 'APU' is selected.
17:58:28 INFO  : System reset is completed.
17:58:31 INFO  : 'after 3000' command is executed.
17:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:58:33 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:58:33 INFO  : Context for 'APU' is selected.
17:58:33 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:58:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:33 INFO  : Context for 'APU' is selected.
17:58:33 INFO  : 'ps7_init' command is executed.
17:58:33 INFO  : 'ps7_post_config' command is executed.
17:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:34 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:58:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:34 INFO  : Memory regions updated for context APU
17:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:58:34 INFO  : 'con' command is executed.
17:58:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:58:34 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
17:58:52 INFO  : Disconnected from the channel tcfchan#4.
17:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:53 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:58:53 INFO  : 'jtag frequency' command is executed.
17:58:53 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:58:53 INFO  : Context for 'APU' is selected.
17:58:53 INFO  : System reset is completed.
17:58:56 INFO  : 'after 3000' command is executed.
17:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:58:59 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:58:59 INFO  : Context for 'APU' is selected.
17:59:01 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:59:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:01 INFO  : Context for 'APU' is selected.
17:59:01 INFO  : 'ps7_init' command is executed.
17:59:01 INFO  : 'ps7_post_config' command is executed.
17:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:02 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:02 INFO  : Memory regions updated for context APU
17:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:02 INFO  : 'con' command is executed.
17:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:59:02 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
18:31:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531243506591,  Project:1531241749339
18:31:32 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:31:33 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
18:31:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:31:40 INFO  : 
18:31:41 INFO  : Updating hardware inferred compiler options for baremetal.
18:31:41 INFO  : Clearing existing target manager status.
18:31:41 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
18:31:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:31:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:35:45 INFO  : Disconnected from the channel tcfchan#5.
18:35:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:47 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
18:35:47 INFO  : 'jtag frequency' command is executed.
18:35:47 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:47 INFO  : Context for 'APU' is selected.
18:35:47 INFO  : System reset is completed.
18:35:50 INFO  : 'after 3000' command is executed.
18:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
18:35:53 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
18:35:53 INFO  : Context for 'APU' is selected.
18:35:53 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
18:35:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:53 INFO  : Context for 'APU' is selected.
18:35:53 INFO  : 'ps7_init' command is executed.
18:35:53 INFO  : 'ps7_post_config' command is executed.
18:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:53 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:53 INFO  : Memory regions updated for context APU
18:35:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:53 INFO  : 'con' command is executed.
18:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

18:35:53 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
18:57:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531245410286,  Project:1531243506591
18:57:41 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:57:56 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
18:58:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:58:03 INFO  : 
18:58:04 INFO  : Updating hardware inferred compiler options for baremetal.
18:58:04 INFO  : Clearing existing target manager status.
18:58:04 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
18:58:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:58:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:59:19 INFO  : Disconnected from the channel tcfchan#6.
18:59:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:20 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
18:59:20 INFO  : 'jtag frequency' command is executed.
18:59:20 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:59:20 INFO  : Context for 'APU' is selected.
18:59:20 INFO  : System reset is completed.
18:59:23 INFO  : 'after 3000' command is executed.
18:59:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
18:59:26 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
18:59:26 INFO  : Context for 'APU' is selected.
18:59:26 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
18:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:59:26 INFO  : Context for 'APU' is selected.
18:59:26 INFO  : 'ps7_init' command is executed.
18:59:26 INFO  : 'ps7_post_config' command is executed.
18:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:27 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:59:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

18:59:27 INFO  : Memory regions updated for context APU
18:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:59:27 INFO  : 'con' command is executed.
18:59:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

18:59:27 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
19:00:01 INFO  : Disconnected from the channel tcfchan#7.
22:22:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
22:22:29 INFO  : XSCT server has started successfully.
22:22:29 INFO  : Successfully done setting XSCT server connection channel  
22:22:32 INFO  : Successfully done setting SDK workspace  
22:22:39 INFO  : Registering command handlers for SDK TCF services
22:22:39 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
22:22:39 INFO  : Checking for hwspec changes in the project design_geral_wrapper_hw_platform_0.
22:22:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531257350500,  Project:1531245410286
22:22:39 INFO  : The hardware specification for project 'design_geral_wrapper_hw_platform_0' is different from C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
22:22:39 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
22:22:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:22:48 INFO  : 
22:22:50 INFO  : Updating hardware inferred compiler options for baremetal.
22:22:50 INFO  : Clearing existing target manager status.
22:22:50 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
22:22:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:22:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:41:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:18 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:41:18 INFO  : 'jtag frequency' command is executed.
22:41:18 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:18 INFO  : Context for 'APU' is selected.
22:41:18 INFO  : System reset is completed.
22:41:21 INFO  : 'after 3000' command is executed.
22:41:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:41:26 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:41:26 INFO  : Context for 'APU' is selected.
22:41:26 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:41:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:26 INFO  : Context for 'APU' is selected.
22:41:26 INFO  : 'ps7_init' command is executed.
22:41:26 INFO  : 'ps7_post_config' command is executed.
22:41:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:27 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:27 INFO  : Memory regions updated for context APU
22:41:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:27 INFO  : 'con' command is executed.
22:41:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:41:28 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
22:41:48 INFO  : Disconnected from the channel tcfchan#1.
22:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:50 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:41:50 INFO  : 'jtag frequency' command is executed.
22:41:50 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:50 INFO  : Context for 'APU' is selected.
22:41:50 INFO  : System reset is completed.
22:41:53 INFO  : 'after 3000' command is executed.
22:41:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:41:55 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:41:55 INFO  : Context for 'APU' is selected.
22:41:58 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:41:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:58 INFO  : Context for 'APU' is selected.
22:41:59 INFO  : 'ps7_init' command is executed.
22:41:59 INFO  : 'ps7_post_config' command is executed.
22:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:59 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:59 INFO  : Memory regions updated for context APU
22:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:59 INFO  : 'con' command is executed.
22:41:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:41:59 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
22:55:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531259717554,  Project:1531257350500
22:55:41 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:55:43 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
22:55:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:55:49 INFO  : 
22:55:50 INFO  : Updating hardware inferred compiler options for baremetal.
22:55:50 INFO  : Clearing existing target manager status.
22:55:50 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
22:55:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:55:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:56:19 INFO  : Disconnected from the channel tcfchan#2.
22:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:41 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:56:41 INFO  : 'jtag frequency' command is executed.
22:56:41 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:56:41 INFO  : Context for 'APU' is selected.
22:56:41 INFO  : System reset is completed.
22:56:44 INFO  : 'after 3000' command is executed.
22:56:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:56:47 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:56:47 INFO  : Context for 'APU' is selected.
22:56:47 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:56:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:47 INFO  : Context for 'APU' is selected.
22:56:47 INFO  : 'ps7_init' command is executed.
22:56:47 INFO  : 'ps7_post_config' command is executed.
22:56:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:47 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:48 INFO  : Memory regions updated for context APU
22:56:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:48 INFO  : 'con' command is executed.
22:56:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:56:48 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
23:09:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531260320162,  Project:1531259717554
23:09:01 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:09:48 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
23:09:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:09:56 INFO  : 
23:09:57 INFO  : Updating hardware inferred compiler options for baremetal.
23:09:57 INFO  : Clearing existing target manager status.
23:09:57 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
23:09:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:10:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:13:26 INFO  : Disconnected from the channel tcfchan#3.
23:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:29:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:09 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
23:29:09 INFO  : 'jtag frequency' command is executed.
23:29:09 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:09 INFO  : Context for 'APU' is selected.
23:29:09 INFO  : System reset is completed.
23:29:12 INFO  : 'after 3000' command is executed.
23:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
23:29:15 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
23:29:15 INFO  : Context for 'APU' is selected.
23:29:15 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
23:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:15 INFO  : Context for 'APU' is selected.
23:29:15 INFO  : 'ps7_init' command is executed.
23:29:15 INFO  : 'ps7_post_config' command is executed.
23:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:15 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:15 INFO  : Memory regions updated for context APU
23:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:16 INFO  : 'con' command is executed.
23:29:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

23:29:16 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
23:46:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531262798984,  Project:1531260320162
23:46:54 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:47:13 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
23:47:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:47:23 INFO  : 
23:47:24 INFO  : Updating hardware inferred compiler options for baremetal.
23:47:24 INFO  : Clearing existing target manager status.
23:47:24 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
23:47:25 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:47:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:48:14 INFO  : Disconnected from the channel tcfchan#4.
23:48:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:35 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
23:48:35 INFO  : 'jtag frequency' command is executed.
23:48:35 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:35 INFO  : Context for 'APU' is selected.
23:48:35 INFO  : System reset is completed.
23:48:38 INFO  : 'after 3000' command is executed.
23:48:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
23:48:41 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
23:48:41 INFO  : Context for 'APU' is selected.
23:48:41 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
23:48:41 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:41 INFO  : Context for 'APU' is selected.
23:48:41 INFO  : 'ps7_init' command is executed.
23:48:41 INFO  : 'ps7_post_config' command is executed.
23:48:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:42 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:42 INFO  : Memory regions updated for context APU
23:48:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:42 INFO  : 'con' command is executed.
23:48:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

23:48:42 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
23:48:50 INFO  : Disconnected from the channel tcfchan#5.
23:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:52 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
23:48:52 INFO  : 'jtag frequency' command is executed.
23:48:52 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:52 INFO  : Context for 'APU' is selected.
23:48:52 INFO  : System reset is completed.
23:48:55 INFO  : 'after 3000' command is executed.
23:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
23:48:57 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
23:48:58 INFO  : Context for 'APU' is selected.
23:48:58 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
23:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:58 INFO  : Context for 'APU' is selected.
23:48:58 INFO  : 'ps7_init' command is executed.
23:48:58 INFO  : 'ps7_post_config' command is executed.
23:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:58 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:58 INFO  : Memory regions updated for context APU
23:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:58 INFO  : 'con' command is executed.
23:48:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

23:48:58 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
23:49:08 INFO  : Disconnected from the channel tcfchan#6.
23:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:09 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
23:49:09 INFO  : 'jtag frequency' command is executed.
23:49:09 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:09 INFO  : Context for 'APU' is selected.
23:49:10 INFO  : System reset is completed.
23:49:13 INFO  : 'after 3000' command is executed.
23:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
23:49:15 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
23:49:15 INFO  : Context for 'APU' is selected.
23:49:15 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
23:49:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:15 INFO  : Context for 'APU' is selected.
23:49:16 INFO  : 'ps7_init' command is executed.
23:49:16 INFO  : 'ps7_post_config' command is executed.
23:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:16 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:16 INFO  : Memory regions updated for context APU
23:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:16 INFO  : 'con' command is executed.
23:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

23:49:16 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
00:11:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531263685545,  Project:1531262798984
00:11:22 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:12:25 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
00:12:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:12:34 INFO  : 
00:12:35 INFO  : Updating hardware inferred compiler options for baremetal.
00:12:35 INFO  : Clearing existing target manager status.
00:12:35 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
00:12:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:12:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:14:45 INFO  : Disconnected from the channel tcfchan#7.
00:14:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:15:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:27 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
00:15:27 INFO  : 'jtag frequency' command is executed.
00:15:27 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:27 INFO  : Context for 'APU' is selected.
00:15:27 INFO  : System reset is completed.
00:15:30 INFO  : 'after 3000' command is executed.
00:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
00:15:32 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
00:15:32 INFO  : Context for 'APU' is selected.
00:15:32 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
00:15:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:32 INFO  : Context for 'APU' is selected.
00:15:33 INFO  : 'ps7_init' command is executed.
00:15:33 INFO  : 'ps7_post_config' command is executed.
00:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:33 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:33 INFO  : Memory regions updated for context APU
00:15:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:33 INFO  : 'con' command is executed.
00:15:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

00:15:33 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
00:24:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531265017588,  Project:1531263685545
00:24:51 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:24:53 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
00:24:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:24:59 INFO  : 
00:25:00 INFO  : Updating hardware inferred compiler options for baremetal.
00:25:00 INFO  : Clearing existing target manager status.
00:25:00 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
00:25:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:25:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:26:09 INFO  : Disconnected from the channel tcfchan#8.
00:26:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:26:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:36 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
00:26:36 INFO  : 'jtag frequency' command is executed.
00:26:36 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:36 INFO  : Context for 'APU' is selected.
00:26:36 INFO  : System reset is completed.
00:26:39 INFO  : 'after 3000' command is executed.
00:26:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
00:26:42 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
00:26:42 INFO  : Context for 'APU' is selected.
00:26:42 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
00:26:42 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:42 INFO  : Context for 'APU' is selected.
00:26:42 INFO  : 'ps7_init' command is executed.
00:26:42 INFO  : 'ps7_post_config' command is executed.
00:26:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:43 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:43 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:43 INFO  : Memory regions updated for context APU
00:26:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:43 INFO  : 'con' command is executed.
00:26:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

00:26:43 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
00:29:47 INFO  : Disconnected from the channel tcfchan#9.
00:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:31:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:27 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
00:31:27 INFO  : 'jtag frequency' command is executed.
00:31:27 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:27 INFO  : Context for 'APU' is selected.
00:31:27 INFO  : System reset is completed.
00:31:30 INFO  : 'after 3000' command is executed.
00:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
00:31:33 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
00:31:33 INFO  : Context for 'APU' is selected.
00:31:33 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
00:31:33 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:33 INFO  : Context for 'APU' is selected.
00:31:33 INFO  : 'ps7_init' command is executed.
00:31:33 INFO  : 'ps7_post_config' command is executed.
00:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:33 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:33 INFO  : Memory regions updated for context APU
00:31:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:33 INFO  : 'con' command is executed.
00:31:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

00:31:33 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
00:45:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531266281285,  Project:1531265017588
00:45:13 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:46:28 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
00:46:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:46:35 INFO  : 
00:46:36 INFO  : Updating hardware inferred compiler options for baremetal.
00:46:36 INFO  : Clearing existing target manager status.
00:46:36 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
00:46:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:46:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:47:52 INFO  : Disconnected from the channel tcfchan#10.
00:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:54 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
00:47:54 INFO  : 'jtag frequency' command is executed.
00:47:54 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:47:54 INFO  : Context for 'APU' is selected.
00:47:54 INFO  : System reset is completed.
00:47:57 INFO  : 'after 3000' command is executed.
00:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
00:47:59 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
00:48:00 INFO  : Context for 'APU' is selected.
00:48:00 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
00:48:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:48:00 INFO  : Context for 'APU' is selected.
00:48:00 INFO  : 'ps7_init' command is executed.
00:48:00 INFO  : 'ps7_post_config' command is executed.
00:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:01 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/baremetal/Debug/baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

00:48:01 INFO  : Memory regions updated for context APU
00:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:48:01 INFO  : 'con' command is executed.
00:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

00:48:01 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_baremetal.elf_on_local.tcl'
02:10:40 INFO  : Disconnected from the channel tcfchan#11.
15:04:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
15:04:56 INFO  : XSCT server has started successfully.
15:04:56 INFO  : Successfully done setting XSCT server connection channel  
15:04:59 INFO  : Successfully done setting SDK workspace  
15:05:06 INFO  : Registering command handlers for SDK TCF services
15:05:06 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
15:05:06 INFO  : Checking for hwspec changes in the project design_geral_wrapper_hw_platform_0.
16:11:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
16:11:06 INFO  : XSCT server has started successfully.
16:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:28 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
16:49:28 INFO  : 'jtag frequency' command is executed.
16:49:28 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:28 INFO  : Context for 'APU' is selected.
16:49:28 INFO  : System reset is completed.
16:49:31 INFO  : 'after 3000' command is executed.
16:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:49:34 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
16:49:34 INFO  : Context for 'APU' is selected.
16:49:34 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
16:49:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:34 INFO  : Context for 'APU' is selected.
16:49:34 INFO  : 'ps7_init' command is executed.
16:49:34 INFO  : 'ps7_post_config' command is executed.
16:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:34 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:35 INFO  : Memory regions updated for context APU
16:49:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:35 INFO  : 'con' command is executed.
16:49:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

16:49:35 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf_on_linux_agent.tcl'
16:54:25 INFO  : Disconnected from the channel tcfchan#1.
16:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:26 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
16:54:26 INFO  : 'jtag frequency' command is executed.
16:54:26 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:54:27 INFO  : Context for 'APU' is selected.
16:54:27 INFO  : System reset is completed.
16:54:30 INFO  : 'after 3000' command is executed.
16:54:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:54:32 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
16:54:32 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
16:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:35 INFO  : Context for 'APU' is selected.
16:54:35 INFO  : 'ps7_init' command is executed.
16:54:35 INFO  : 'ps7_post_config' command is executed.
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:35 INFO  : Memory regions updated for context APU
16:54:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:35 INFO  : 'con' command is executed.
16:54:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

16:54:35 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf_on_linux_agent.tcl'
17:00:19 INFO  : Disconnected from the channel tcfchan#2.
17:00:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:21 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:00:21 INFO  : 'jtag frequency' command is executed.
17:00:21 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:21 INFO  : Context for 'APU' is selected.
17:00:21 INFO  : System reset is completed.
17:00:24 INFO  : 'after 3000' command is executed.
17:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:00:26 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:00:26 INFO  : Context for 'APU' is selected.
17:00:28 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:28 INFO  : Context for 'APU' is selected.
17:00:29 INFO  : 'ps7_init' command is executed.
17:00:29 INFO  : 'ps7_post_config' command is executed.
17:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:29 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:29 INFO  : Memory regions updated for context APU
17:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:29 INFO  : 'con' command is executed.
17:00:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:00:29 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf_on_linux_agent.tcl'
17:28:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531325708151,  Project:1531266281285
17:28:39 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:28:43 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
17:28:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:28:50 INFO  : 
17:28:51 INFO  : Updating hardware inferred compiler options for baremetal.
17:28:51 INFO  : Clearing existing target manager status.
17:28:51 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
17:28:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:28:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:31:35 INFO  : Disconnected from the channel tcfchan#3.
17:31:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:38 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:31:38 INFO  : 'jtag frequency' command is executed.
17:31:38 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:38 INFO  : Context for 'APU' is selected.
17:31:38 INFO  : System reset is completed.
17:31:41 INFO  : 'after 3000' command is executed.
17:31:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:31:43 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:31:43 INFO  : Context for 'APU' is selected.
17:31:43 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:43 INFO  : Context for 'APU' is selected.
17:31:43 INFO  : 'ps7_init' command is executed.
17:31:43 INFO  : 'ps7_post_config' command is executed.
17:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:44 ERROR : couldn't open "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf": no such file or directory
17:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
----------------End of Script----------------

17:36:08 INFO  : Refreshed build settings on project baremetal
17:41:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:27 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:41:27 INFO  : 'jtag frequency' command is executed.
17:41:27 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:27 INFO  : Context for 'APU' is selected.
17:41:27 INFO  : System reset is completed.
17:41:30 INFO  : 'after 3000' command is executed.
17:41:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:41:33 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:41:33 INFO  : Context for 'APU' is selected.
17:41:33 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:33 INFO  : Context for 'APU' is selected.
17:41:33 INFO  : 'ps7_init' command is executed.
17:41:33 INFO  : 'ps7_post_config' command is executed.
17:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:33 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:33 INFO  : Memory regions updated for context APU
17:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:33 INFO  : 'con' command is executed.
17:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:41:33 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf_on_linux_agent_(1).tcl'
17:54:07 INFO  : Disconnected from the channel tcfchan#4.
17:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:09 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:54:09 INFO  : 'jtag frequency' command is executed.
17:54:09 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:09 INFO  : Context for 'APU' is selected.
17:54:09 INFO  : System reset is completed.
17:54:12 INFO  : 'after 3000' command is executed.
17:54:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:54:14 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:54:14 INFO  : Context for 'APU' is selected.
17:54:17 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:54:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:17 INFO  : Context for 'APU' is selected.
17:54:17 INFO  : 'ps7_init' command is executed.
17:54:17 INFO  : 'ps7_post_config' command is executed.
17:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:17 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:17 INFO  : Memory regions updated for context APU
17:54:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:17 INFO  : 'con' command is executed.
17:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:54:17 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf_on_linux_agent_(1).tcl'
18:54:01 INFO  : Disconnected from the channel tcfchan#5.
18:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:02 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
18:54:02 INFO  : 'jtag frequency' command is executed.
18:54:02 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:02 INFO  : Context for 'APU' is selected.
18:54:02 INFO  : System reset is completed.
18:54:05 INFO  : 'after 3000' command is executed.
18:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
18:54:08 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
18:54:08 INFO  : Context for 'APU' is selected.
18:54:08 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
18:54:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:08 INFO  : Context for 'APU' is selected.
18:54:08 INFO  : 'ps7_init' command is executed.
18:54:08 INFO  : 'ps7_post_config' command is executed.
18:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:08 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:08 INFO  : Memory regions updated for context APU
18:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:08 INFO  : 'con' command is executed.
18:54:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

18:54:08 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
18:55:52 INFO  : Disconnected from the channel tcfchan#6.
18:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:53 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
18:55:53 INFO  : 'jtag frequency' command is executed.
18:55:53 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:53 INFO  : Context for 'APU' is selected.
18:55:53 INFO  : System reset is completed.
18:55:56 INFO  : 'after 3000' command is executed.
18:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
18:55:59 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
18:55:59 INFO  : Context for 'APU' is selected.
18:55:59 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
18:55:59 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:59 INFO  : Context for 'APU' is selected.
18:55:59 INFO  : 'ps7_init' command is executed.
18:55:59 INFO  : 'ps7_post_config' command is executed.
18:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:59 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:59 INFO  : Memory regions updated for context APU
18:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:59 INFO  : 'con' command is executed.
18:55:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

18:55:59 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
19:34:35 INFO  : Disconnected from the channel tcfchan#7.
19:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:36 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
19:34:36 INFO  : 'jtag frequency' command is executed.
19:34:36 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:34:36 INFO  : Context for 'APU' is selected.
19:34:36 INFO  : System reset is completed.
19:34:39 INFO  : 'after 3000' command is executed.
19:34:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
19:34:42 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
19:34:42 INFO  : Context for 'APU' is selected.
19:34:42 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
19:34:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:42 INFO  : Context for 'APU' is selected.
19:34:42 INFO  : 'ps7_init' command is executed.
19:34:42 INFO  : 'ps7_post_config' command is executed.
19:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:42 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:34:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:42 INFO  : Memory regions updated for context APU
19:34:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:34:42 INFO  : 'con' command is executed.
19:34:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

19:34:42 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
20:50:50 INFO  : Disconnected from the channel tcfchan#8.
20:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:51 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
20:50:51 INFO  : 'jtag frequency' command is executed.
20:50:51 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:50:51 INFO  : Context for 'APU' is selected.
20:50:51 INFO  : System reset is completed.
20:50:54 INFO  : 'after 3000' command is executed.
20:50:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
20:50:56 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
20:50:57 INFO  : Context for 'APU' is selected.
20:50:57 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
20:50:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:57 INFO  : Context for 'APU' is selected.
20:50:57 INFO  : 'ps7_init' command is executed.
20:50:57 INFO  : 'ps7_post_config' command is executed.
20:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:57 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:57 INFO  : Memory regions updated for context APU
20:50:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:57 INFO  : 'con' command is executed.
20:50:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

20:50:57 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
20:57:06 INFO  : Disconnected from the channel tcfchan#9.
20:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:07 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
20:57:07 INFO  : 'jtag frequency' command is executed.
20:57:07 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:07 INFO  : Context for 'APU' is selected.
20:57:07 INFO  : System reset is completed.
20:57:10 INFO  : 'after 3000' command is executed.
20:57:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
20:57:13 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
20:57:13 INFO  : Context for 'APU' is selected.
20:57:13 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
20:57:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:13 INFO  : Context for 'APU' is selected.
20:57:13 INFO  : 'ps7_init' command is executed.
20:57:13 INFO  : 'ps7_post_config' command is executed.
20:57:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:13 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:13 INFO  : Memory regions updated for context APU
20:57:13 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
20:58:56 INFO  : Disconnected from the channel tcfchan#10.
20:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:01 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
20:59:01 INFO  : 'jtag frequency' command is executed.
20:59:01 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:59:01 INFO  : Context for 'APU' is selected.
20:59:02 INFO  : System reset is completed.
20:59:05 INFO  : 'after 3000' command is executed.
20:59:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
20:59:07 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
20:59:07 INFO  : Context for 'APU' is selected.
20:59:07 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
20:59:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:07 INFO  : Context for 'APU' is selected.
20:59:07 INFO  : 'ps7_init' command is executed.
20:59:07 INFO  : 'ps7_post_config' command is executed.
20:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:08 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:08 INFO  : Memory regions updated for context APU
20:59:08 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
21:04:10 INFO  : Disconnected from the channel tcfchan#11.
21:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:12 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
21:04:13 INFO  : 'jtag frequency' command is executed.
21:04:13 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:13 INFO  : Context for 'APU' is selected.
21:04:13 INFO  : System reset is completed.
21:04:16 INFO  : 'after 3000' command is executed.
21:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
21:04:18 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
21:04:18 INFO  : Context for 'APU' is selected.
21:04:18 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
21:04:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:18 INFO  : Context for 'APU' is selected.
21:04:18 INFO  : 'ps7_init' command is executed.
21:04:19 INFO  : 'ps7_post_config' command is executed.
21:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:19 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:19 INFO  : Memory regions updated for context APU
21:04:19 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
21:04:36 INFO  : Disconnected from the channel tcfchan#12.
21:04:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:38 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
21:04:38 INFO  : 'jtag frequency' command is executed.
21:04:38 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:38 INFO  : Context for 'APU' is selected.
21:04:39 INFO  : System reset is completed.
21:04:42 INFO  : 'after 3000' command is executed.
21:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
21:04:44 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
21:04:44 INFO  : Context for 'APU' is selected.
21:04:44 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
21:04:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:44 INFO  : Context for 'APU' is selected.
21:04:44 INFO  : 'ps7_init' command is executed.
21:04:44 INFO  : 'ps7_post_config' command is executed.
21:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:45 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:45 INFO  : Memory regions updated for context APU
21:04:45 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
21:07:38 INFO  : Disconnected from the channel tcfchan#13.
21:07:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:45 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
21:07:45 INFO  : 'jtag frequency' command is executed.
21:07:45 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:45 INFO  : Context for 'APU' is selected.
21:07:45 INFO  : System reset is completed.
21:07:48 INFO  : 'after 3000' command is executed.
21:07:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
21:07:51 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
21:07:51 INFO  : Context for 'APU' is selected.
21:07:51 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
21:07:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:51 INFO  : Context for 'APU' is selected.
21:07:51 INFO  : 'ps7_init' command is executed.
21:07:51 INFO  : 'ps7_post_config' command is executed.
21:07:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:52 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:52 INFO  : Memory regions updated for context APU
21:07:52 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
21:18:25 INFO  : Disconnected from the channel tcfchan#14.
21:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:55 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
21:19:55 INFO  : 'jtag frequency' command is executed.
21:19:55 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:55 INFO  : Context for 'APU' is selected.
21:19:55 INFO  : System reset is completed.
21:19:58 INFO  : 'after 3000' command is executed.
21:19:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
21:20:01 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
21:20:01 INFO  : Context for 'APU' is selected.
21:20:01 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
21:20:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:01 INFO  : Context for 'APU' is selected.
21:20:01 INFO  : 'ps7_init' command is executed.
21:20:01 INFO  : 'ps7_post_config' command is executed.
21:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:02 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:02 INFO  : Memory regions updated for context APU
21:20:02 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
21:24:20 INFO  : Disconnected from the channel tcfchan#15.
21:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:28 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
21:24:28 INFO  : 'jtag frequency' command is executed.
21:24:28 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:24:28 INFO  : Context for 'APU' is selected.
21:24:28 INFO  : System reset is completed.
21:24:31 INFO  : 'after 3000' command is executed.
21:24:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
21:24:33 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
21:24:33 INFO  : Context for 'APU' is selected.
21:24:33 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
21:24:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:24:33 INFO  : Context for 'APU' is selected.
21:24:34 INFO  : 'ps7_init' command is executed.
21:24:34 INFO  : 'ps7_post_config' command is executed.
21:24:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:24:34 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:24:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:24:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

21:24:34 INFO  : Memory regions updated for context APU
21:24:34 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
21:26:03 INFO  : Disconnected from the channel tcfchan#16.
21:26:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:08 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
21:26:08 INFO  : 'jtag frequency' command is executed.
21:26:08 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:08 INFO  : Context for 'APU' is selected.
21:26:09 INFO  : System reset is completed.
21:26:12 INFO  : 'after 3000' command is executed.
21:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
21:26:14 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
21:26:14 INFO  : Context for 'APU' is selected.
21:26:14 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
21:26:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:14 INFO  : Context for 'APU' is selected.
21:26:14 INFO  : 'ps7_init' command is executed.
21:26:14 INFO  : 'ps7_post_config' command is executed.
21:26:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:15 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:15 INFO  : Memory regions updated for context APU
21:26:15 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
21:29:42 INFO  : Disconnected from the channel tcfchan#17.
21:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:44 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
21:29:44 INFO  : 'jtag frequency' command is executed.
21:29:44 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:44 INFO  : Context for 'APU' is selected.
21:29:44 INFO  : System reset is completed.
21:29:47 INFO  : 'after 3000' command is executed.
21:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
21:29:49 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
21:29:49 INFO  : Context for 'APU' is selected.
21:29:49 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
21:29:49 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:49 INFO  : Context for 'APU' is selected.
21:29:50 INFO  : 'ps7_init' command is executed.
21:29:50 INFO  : 'ps7_post_config' command is executed.
21:29:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:50 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:50 INFO  : Memory regions updated for context APU
21:29:50 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
21:30:32 INFO  : Disconnected from the channel tcfchan#18.
21:30:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:33 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
21:30:33 INFO  : 'jtag frequency' command is executed.
21:30:33 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:33 INFO  : Context for 'APU' is selected.
21:30:33 INFO  : System reset is completed.
21:30:36 INFO  : 'after 3000' command is executed.
21:30:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
21:30:39 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
21:30:39 INFO  : Context for 'APU' is selected.
21:30:39 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
21:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:39 INFO  : Context for 'APU' is selected.
21:30:39 INFO  : 'ps7_init' command is executed.
21:30:39 INFO  : 'ps7_post_config' command is executed.
21:30:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:39 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:39 INFO  : Memory regions updated for context APU
21:30:39 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
21:39:57 INFO  : Disconnected from the channel tcfchan#19.
21:40:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:03 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
21:40:03 INFO  : 'jtag frequency' command is executed.
21:40:03 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:03 INFO  : Context for 'APU' is selected.
21:40:03 INFO  : System reset is completed.
21:40:06 INFO  : 'after 3000' command is executed.
21:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
21:40:09 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
21:40:09 INFO  : Context for 'APU' is selected.
21:40:09 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
21:40:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:09 INFO  : Context for 'APU' is selected.
21:40:09 INFO  : 'ps7_init' command is executed.
21:40:09 INFO  : 'ps7_post_config' command is executed.
21:40:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:09 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:09 INFO  : Memory regions updated for context APU
21:40:09 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
21:51:10 INFO  : Disconnected from the channel tcfchan#20.
21:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:11 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
21:51:11 INFO  : 'jtag frequency' command is executed.
21:51:11 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:11 INFO  : Context for 'APU' is selected.
21:51:11 INFO  : System reset is completed.
21:51:14 INFO  : 'after 3000' command is executed.
21:51:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
21:51:17 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
21:51:17 INFO  : Context for 'APU' is selected.
21:51:17 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
21:51:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:17 INFO  : Context for 'APU' is selected.
21:51:17 INFO  : 'ps7_init' command is executed.
21:51:17 INFO  : 'ps7_post_config' command is executed.
21:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:18 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:18 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:18 INFO  : Memory regions updated for context APU
21:51:18 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
21:55:01 INFO  : Disconnected from the channel tcfchan#21.
22:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:55 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:09:55 INFO  : 'jtag frequency' command is executed.
22:09:55 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:55 INFO  : Context for 'APU' is selected.
22:09:55 INFO  : System reset is completed.
22:09:58 INFO  : 'after 3000' command is executed.
22:09:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:10:01 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:10:01 INFO  : Context for 'APU' is selected.
22:10:01 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:01 INFO  : Context for 'APU' is selected.
22:10:01 INFO  : 'ps7_init' command is executed.
22:10:01 INFO  : 'ps7_post_config' command is executed.
22:10:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:01 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:01 INFO  : Memory regions updated for context APU
22:10:01 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
22:10:40 INFO  : Disconnected from the channel tcfchan#22.
22:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:43 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:10:43 INFO  : 'jtag frequency' command is executed.
22:10:43 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:43 INFO  : Context for 'APU' is selected.
22:10:44 INFO  : System reset is completed.
22:10:47 INFO  : 'after 3000' command is executed.
22:10:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:10:49 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:10:49 INFO  : Context for 'APU' is selected.
22:10:49 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:10:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:49 INFO  : Context for 'APU' is selected.
22:10:49 INFO  : 'ps7_init' command is executed.
22:10:49 INFO  : 'ps7_post_config' command is executed.
22:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:50 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:50 INFO  : Memory regions updated for context APU
22:10:50 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
22:20:30 INFO  : Disconnected from the channel tcfchan#23.
22:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:31 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:20:31 INFO  : 'jtag frequency' command is executed.
22:20:31 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:20:31 INFO  : Context for 'APU' is selected.
22:20:31 INFO  : System reset is completed.
22:20:34 INFO  : 'after 3000' command is executed.
22:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:20:37 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:20:37 INFO  : Context for 'APU' is selected.
22:20:37 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:20:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:37 INFO  : Context for 'APU' is selected.
22:20:37 INFO  : 'ps7_init' command is executed.
22:20:37 INFO  : 'ps7_post_config' command is executed.
22:20:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:38 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:38 INFO  : Memory regions updated for context APU
22:20:38 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
22:22:25 INFO  : Disconnected from the channel tcfchan#24.
22:22:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:26 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:22:26 INFO  : 'jtag frequency' command is executed.
22:22:26 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:26 INFO  : Context for 'APU' is selected.
22:22:26 INFO  : System reset is completed.
22:22:29 INFO  : 'after 3000' command is executed.
22:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:22:31 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:22:31 INFO  : Context for 'APU' is selected.
22:22:31 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:22:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:32 INFO  : Context for 'APU' is selected.
22:22:32 INFO  : 'ps7_init' command is executed.
22:22:32 INFO  : 'ps7_post_config' command is executed.
22:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:32 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:32 INFO  : Memory regions updated for context APU
22:22:32 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
22:23:24 INFO  : Disconnected from the channel tcfchan#25.
22:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:29 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:24:29 INFO  : 'jtag frequency' command is executed.
22:24:29 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:29 INFO  : Context for 'APU' is selected.
22:24:29 INFO  : System reset is completed.
22:24:32 INFO  : 'after 3000' command is executed.
22:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:24:34 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:24:35 INFO  : Context for 'APU' is selected.
22:24:35 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:24:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:35 INFO  : Context for 'APU' is selected.
22:24:35 INFO  : 'ps7_init' command is executed.
22:24:35 INFO  : 'ps7_post_config' command is executed.
22:24:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:35 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:35 INFO  : Memory regions updated for context APU
22:24:35 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
22:24:50 INFO  : Disconnected from the channel tcfchan#26.
22:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:51 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:24:51 INFO  : 'jtag frequency' command is executed.
22:24:51 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:51 INFO  : Context for 'APU' is selected.
22:24:51 INFO  : System reset is completed.
22:24:54 INFO  : 'after 3000' command is executed.
22:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:24:56 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:24:57 INFO  : Context for 'APU' is selected.
22:24:57 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:24:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:57 INFO  : Context for 'APU' is selected.
22:24:57 INFO  : 'ps7_init' command is executed.
22:24:57 INFO  : 'ps7_post_config' command is executed.
22:24:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:57 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:57 INFO  : Memory regions updated for context APU
22:24:57 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
22:25:06 INFO  : Disconnected from the channel tcfchan#27.
22:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:07 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:25:07 INFO  : 'jtag frequency' command is executed.
22:25:07 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:07 INFO  : Context for 'APU' is selected.
22:25:07 INFO  : System reset is completed.
22:25:10 INFO  : 'after 3000' command is executed.
22:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:25:13 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:25:13 INFO  : Context for 'APU' is selected.
22:25:13 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:25:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:13 INFO  : Context for 'APU' is selected.
22:25:13 INFO  : 'ps7_init' command is executed.
22:25:13 INFO  : 'ps7_post_config' command is executed.
22:25:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:14 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:14 INFO  : Memory regions updated for context APU
22:25:14 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
22:31:36 INFO  : Disconnected from the channel tcfchan#28.
22:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:37 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:31:37 INFO  : 'jtag frequency' command is executed.
22:31:37 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:37 INFO  : Context for 'APU' is selected.
22:31:37 INFO  : System reset is completed.
22:31:40 INFO  : 'after 3000' command is executed.
22:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:31:43 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:31:43 INFO  : Context for 'APU' is selected.
22:31:43 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:43 INFO  : Context for 'APU' is selected.
22:31:43 INFO  : 'ps7_init' command is executed.
22:31:43 INFO  : 'ps7_post_config' command is executed.
22:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:44 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:44 INFO  : Memory regions updated for context APU
22:31:44 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
22:31:58 INFO  : Disconnected from the channel tcfchan#29.
22:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:59 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:31:59 INFO  : 'jtag frequency' command is executed.
22:31:59 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:59 INFO  : Context for 'APU' is selected.
22:31:59 INFO  : System reset is completed.
22:32:02 INFO  : 'after 3000' command is executed.
22:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:32:05 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:32:05 INFO  : Context for 'APU' is selected.
22:32:05 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:32:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:05 INFO  : Context for 'APU' is selected.
22:32:05 INFO  : 'ps7_init' command is executed.
22:32:05 INFO  : 'ps7_post_config' command is executed.
22:32:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:05 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:05 INFO  : Memory regions updated for context APU
22:32:05 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
22:34:21 INFO  : Disconnected from the channel tcfchan#30.
22:34:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:22 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:34:22 INFO  : 'jtag frequency' command is executed.
22:34:22 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:22 INFO  : Context for 'APU' is selected.
22:34:23 INFO  : System reset is completed.
22:34:26 INFO  : 'after 3000' command is executed.
22:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:34:28 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:34:28 INFO  : Context for 'APU' is selected.
22:34:28 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:28 INFO  : Context for 'APU' is selected.
22:34:28 INFO  : 'ps7_init' command is executed.
22:34:28 INFO  : 'ps7_post_config' command is executed.
22:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:29 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:29 INFO  : Memory regions updated for context APU
22:34:29 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
23:19:05 INFO  : Disconnected from the channel tcfchan#31.
23:19:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
23:19:06 INFO  : 'fpga -state' command is executed.
23:19:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:06 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
23:19:06 INFO  : 'jtag frequency' command is executed.
23:19:06 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:19:06 INFO  : Context for 'APU' is selected.
23:19:06 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
23:19:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:06 INFO  : Context for 'APU' is selected.
23:19:06 INFO  : 'stop' command is executed.
23:19:07 INFO  : 'ps7_init' command is executed.
23:19:07 INFO  : 'ps7_post_config' command is executed.
23:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:07 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:07 INFO  : Memory regions updated for context APU
23:19:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:07 INFO  : 'con' command is executed.
23:19:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

23:19:07 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
23:20:10 INFO  : Disconnected from the channel tcfchan#32.
00:11:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:23 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
00:11:23 INFO  : 'jtag frequency' command is executed.
00:11:23 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:23 INFO  : Context for 'APU' is selected.
00:11:23 INFO  : System reset is completed.
00:11:26 INFO  : 'after 3000' command is executed.
00:11:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
00:11:29 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
00:11:29 INFO  : Context for 'APU' is selected.
00:11:29 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
00:11:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:29 INFO  : Context for 'APU' is selected.
00:11:29 INFO  : 'ps7_init' command is executed.
00:11:29 INFO  : 'ps7_post_config' command is executed.
00:11:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:30 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:30 INFO  : Memory regions updated for context APU
00:11:30 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
00:14:50 INFO  : Disconnected from the channel tcfchan#33.
00:15:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:41 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
00:15:41 INFO  : 'jtag frequency' command is executed.
00:15:41 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:41 INFO  : Context for 'APU' is selected.
00:15:41 INFO  : System reset is completed.
00:15:44 INFO  : 'after 3000' command is executed.
00:15:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
00:15:47 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
00:15:47 INFO  : Context for 'APU' is selected.
00:15:47 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
00:15:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:47 INFO  : Context for 'APU' is selected.
00:15:47 INFO  : 'ps7_init' command is executed.
00:15:47 INFO  : 'ps7_post_config' command is executed.
00:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:48 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:48 INFO  : Memory regions updated for context APU
00:15:48 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
00:21:28 INFO  : Disconnected from the channel tcfchan#34.
00:21:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:30 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
00:21:30 INFO  : 'jtag frequency' command is executed.
00:21:30 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:21:30 INFO  : Context for 'APU' is selected.
00:21:30 INFO  : System reset is completed.
00:21:33 INFO  : 'after 3000' command is executed.
00:21:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
00:21:36 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
00:21:36 INFO  : Context for 'APU' is selected.
00:21:36 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
00:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:36 INFO  : Context for 'APU' is selected.
00:21:36 INFO  : 'ps7_init' command is executed.
00:21:36 INFO  : 'ps7_post_config' command is executed.
00:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:37 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:37 INFO  : Memory regions updated for context APU
00:21:37 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
01:05:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
01:52:15 INFO  : Registering command handlers for SDK TCF services
01:52:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
01:52:20 INFO  : XSCT server has started successfully.
01:52:47 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
01:52:47 INFO  : Successfully done setting XSCT server connection channel  
01:53:13 INFO  : Registering command handlers for SDK TCF services
01:53:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
01:53:17 INFO  : XSCT server has started successfully.
01:53:17 INFO  : Successfully done setting XSCT server connection channel  
01:53:17 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
01:53:17 INFO  : Checking for hwspec changes in the project design_geral_wrapper_hw_platform_0.
01:53:17 INFO  : Successfully done setting SDK workspace  
01:53:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531356256357,  Project:1531325708151
01:53:22 INFO  : The hardware specification for project 'design_geral_wrapper_hw_platform_0' is different from C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
01:53:36 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
01:53:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:53:52 ERROR : Error updating BSP project MSS files.
01:53:53 ERROR : Error updating hardware inferred compiler settings.
01:53:53 INFO  : Clearing existing target manager status.
01:54:45 INFO  : Registering command handlers for SDK TCF services
01:54:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
01:55:08 INFO  : XSCT server has started successfully.
01:55:09 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
01:55:09 INFO  : Successfully done setting XSCT server connection channel  
01:55:09 INFO  : Checking for hwspec changes in the project design_geral_wrapper_hw_platform_0.
01:55:13 INFO  : Successfully done setting SDK workspace  
02:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:00:45 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
02:00:45 INFO  : 'jtag frequency' command is executed.
02:00:45 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:00:45 INFO  : Context for 'APU' is selected.
02:00:45 INFO  : System reset is completed.
02:00:48 INFO  : 'after 3000' command is executed.
02:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
02:00:51 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
02:00:51 INFO  : Context for 'APU' is selected.
02:00:51 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
02:00:51 INFO  : 'configparams force-mem-access 1' command is executed.
02:00:51 INFO  : Context for 'APU' is selected.
02:00:51 INFO  : 'ps7_init' command is executed.
02:00:51 INFO  : 'ps7_post_config' command is executed.
02:00:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:00:51 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:00:51 INFO  : 'configparams force-mem-access 0' command is executed.
02:00:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

02:00:52 INFO  : Memory regions updated for context APU
02:00:52 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
02:29:12 INFO  : Disconnected from the channel tcfchan#1.
02:29:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531358972409,  Project:1531356256357
02:29:58 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:30:02 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
02:30:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:30:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_st
02:30:11 ERROR : (XSDB Server)andalone_v6_7::generate : ERROR: ps7_cortexa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
    (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

02:30:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

02:30:11 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

02:30:11 ERROR : Error updating BSP project MSS files.
02:30:12 INFO  : Updating hardware inferred compiler options for test.
02:30:12 INFO  : Clearing existing target manager status.
02:30:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:30:16 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:31:19 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
02:31:19 INFO  : 'jtag frequency' command is executed.
02:31:19 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:31:19 INFO  : Context for 'APU' is selected.
02:31:19 INFO  : System reset is completed.
02:31:22 INFO  : 'after 3000' command is executed.
02:31:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
02:31:25 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
02:31:25 INFO  : Context for 'APU' is selected.
02:31:25 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
02:31:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:31:25 INFO  : Context for 'APU' is selected.
02:31:25 INFO  : 'ps7_init' command is executed.
02:31:25 INFO  : 'ps7_post_config' command is executed.
02:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:25 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:26 INFO  : Memory regions updated for context APU
02:31:26 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
02:36:43 INFO  : Disconnected from the channel tcfchan#2.
15:45:29 INFO  : Registering command handlers for SDK TCF services
15:45:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
15:45:33 INFO  : XSCT server has started successfully.
15:45:35 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
15:45:35 INFO  : Successfully done setting XSCT server connection channel  
15:45:35 INFO  : Successfully done setting SDK workspace  
15:45:35 INFO  : Checking for hwspec changes in the project design_geral_wrapper_hw_platform_0.
15:45:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531406501574,  Project:1531358972409
15:45:40 INFO  : The hardware specification for project 'design_geral_wrapper_hw_platform_0' is different from C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
15:45:40 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
15:45:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:45:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v6_7::generate :
15:45:48 ERROR : (XSDB Server) ERROR: ps7_cortexa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
    (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

15:45:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

15:45:48 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

15:45:49 ERROR : Error updating BSP project MSS files.
15:45:50 INFO  : Updating hardware inferred compiler options for test.
15:45:50 INFO  : Clearing existing target manager status.
15:45:50 INFO  : Closing and re-opening the MSS file of ther project baremetal_bsp
15:45:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:45:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:49:01 INFO  : Refreshed build settings on project freertos_s
15:54:14 INFO  : Refreshed build settings on project freertos_s
15:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
15:55:10 INFO  : 'fpga -state' command is executed.
15:55:15 INFO  : Memory regions updated for context APU
15:55:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:32 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
15:55:32 INFO  : 'jtag frequency' command is executed.
15:55:32 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:32 INFO  : Context for 'APU' is selected.
15:55:32 INFO  : System reset is completed.
15:55:35 INFO  : 'after 3000' command is executed.
15:55:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
15:55:37 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
15:55:37 INFO  : Context for 'APU' is selected.
15:55:38 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
15:55:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:38 INFO  : Context for 'APU' is selected.
15:55:38 INFO  : 'ps7_init' command is executed.
15:55:38 INFO  : 'ps7_post_config' command is executed.
15:55:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:38 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:38 INFO  : Memory regions updated for context APU
15:55:38 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
15:56:04 INFO  : Disconnected from the channel tcfchan#1.
15:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:56 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
15:57:56 INFO  : 'jtag frequency' command is executed.
15:57:56 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:56 INFO  : Context for 'APU' is selected.
15:57:56 INFO  : System reset is completed.
15:57:59 INFO  : 'after 3000' command is executed.
15:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
15:58:02 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
15:58:02 INFO  : Context for 'APU' is selected.
15:58:04 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
15:58:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:04 INFO  : Context for 'APU' is selected.
15:58:05 INFO  : 'ps7_init' command is executed.
15:58:05 INFO  : 'ps7_post_config' command is executed.
15:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:05 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:05 INFO  : Memory regions updated for context APU
15:58:05 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
15:58:41 INFO  : Disconnected from the channel tcfchan#2.
16:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:30:24 INFO  : 'fpga -state' command is executed.
16:30:25 INFO  : Memory regions updated for context APU
16:30:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:27 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
16:30:27 INFO  : 'jtag frequency' command is executed.
16:30:27 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:27 INFO  : Context for 'APU' is selected.
16:30:28 INFO  : System reset is completed.
16:30:31 INFO  : 'after 3000' command is executed.
16:30:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:30:33 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
16:30:33 INFO  : Context for 'APU' is selected.
16:30:33 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
16:30:33 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:33 INFO  : Context for 'APU' is selected.
16:30:33 INFO  : 'ps7_init' command is executed.
16:30:34 INFO  : 'ps7_post_config' command is executed.
16:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:34 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:34 INFO  : Memory regions updated for context APU
16:30:34 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
16:30:38 INFO  : Disconnected from the channel tcfchan#3.
16:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:30:39 INFO  : 'fpga -state' command is executed.
16:30:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:40 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
16:30:40 INFO  : 'jtag frequency' command is executed.
16:30:40 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:40 INFO  : Context for 'APU' is selected.
16:30:40 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
16:30:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:40 INFO  : Context for 'APU' is selected.
16:30:40 INFO  : 'stop' command is executed.
16:30:40 INFO  : 'ps7_init' command is executed.
16:30:40 INFO  : 'ps7_post_config' command is executed.
16:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:41 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:41 INFO  : Memory regions updated for context APU
16:30:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:41 INFO  : 'con' command is executed.
16:30:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

16:30:41 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
16:30:54 INFO  : Disconnected from the channel tcfchan#4.
16:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:30:55 INFO  : 'fpga -state' command is executed.
16:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:56 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
16:30:56 INFO  : 'jtag frequency' command is executed.
16:30:56 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:30:56 INFO  : Context for 'APU' is selected.
16:30:56 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
16:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:56 INFO  : Context for 'APU' is selected.
16:30:56 INFO  : 'stop' command is executed.
16:30:56 INFO  : 'ps7_init' command is executed.
16:30:56 INFO  : 'ps7_post_config' command is executed.
16:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:56 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:30:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:56 INFO  : Memory regions updated for context APU
16:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:30:57 INFO  : 'con' command is executed.
16:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

16:30:57 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
16:35:57 INFO  : Disconnected from the channel tcfchan#5.
16:35:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:35:59 INFO  : 'fpga -state' command is executed.
16:35:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:00 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
16:36:00 INFO  : 'jtag frequency' command is executed.
16:36:00 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:00 INFO  : Context for 'APU' is selected.
16:36:00 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
16:36:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:00 INFO  : Context for 'APU' is selected.
16:36:00 INFO  : 'stop' command is executed.
16:36:00 INFO  : 'ps7_init' command is executed.
16:36:00 INFO  : 'ps7_post_config' command is executed.
16:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:01 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:01 INFO  : Memory regions updated for context APU
16:36:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:01 INFO  : 'con' command is executed.
16:36:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

16:36:01 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
16:37:56 INFO  : Disconnected from the channel tcfchan#6.
16:38:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:38:06 INFO  : 'fpga -state' command is executed.
16:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:06 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
16:38:06 INFO  : 'jtag frequency' command is executed.
16:38:06 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:06 INFO  : Context for 'APU' is selected.
16:38:06 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
16:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:06 INFO  : Context for 'APU' is selected.
16:38:06 INFO  : 'stop' command is executed.
16:38:06 INFO  : 'ps7_init' command is executed.
16:38:06 INFO  : 'ps7_post_config' command is executed.
16:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:07 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:07 INFO  : Memory regions updated for context APU
16:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:07 INFO  : 'con' command is executed.
16:38:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

16:38:07 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
16:38:15 INFO  : Disconnected from the channel tcfchan#7.
16:38:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:38:16 INFO  : 'fpga -state' command is executed.
16:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:17 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
16:38:17 INFO  : 'jtag frequency' command is executed.
16:38:17 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:17 INFO  : Context for 'APU' is selected.
16:38:17 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
16:38:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:17 INFO  : Context for 'APU' is selected.
16:38:17 INFO  : 'stop' command is executed.
16:38:17 INFO  : 'ps7_init' command is executed.
16:38:17 INFO  : 'ps7_post_config' command is executed.
16:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:18 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:18 INFO  : Memory regions updated for context APU
16:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:18 INFO  : 'con' command is executed.
16:38:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

16:38:18 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
16:39:36 INFO  : Disconnected from the channel tcfchan#8.
16:39:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
16:39:37 INFO  : 'fpga -state' command is executed.
16:39:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:37 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
16:39:37 INFO  : 'jtag frequency' command is executed.
16:39:37 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:37 INFO  : Context for 'APU' is selected.
16:39:37 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
16:39:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:37 INFO  : Context for 'APU' is selected.
16:39:37 INFO  : 'stop' command is executed.
16:39:38 INFO  : 'ps7_init' command is executed.
16:39:38 INFO  : 'ps7_post_config' command is executed.
16:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:38 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:38 INFO  : Memory regions updated for context APU
16:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:38 INFO  : 'con' command is executed.
16:39:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

16:39:38 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
16:46:47 INFO  : Disconnected from the channel tcfchan#9.
17:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:26:15 INFO  : 'fpga -state' command is executed.
17:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:26:16 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:26:16 INFO  : 'jtag frequency' command is executed.
17:26:16 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:26:16 INFO  : Context for 'APU' is selected.
17:26:16 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:26:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:26:16 INFO  : Context for 'APU' is selected.
17:26:16 INFO  : 'stop' command is executed.
17:26:16 INFO  : 'ps7_init' command is executed.
17:26:16 INFO  : 'ps7_post_config' command is executed.
17:26:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:26:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:26:16 INFO  : Memory regions updated for context APU
17:26:16 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
17:26:28 INFO  : Disconnected from the channel tcfchan#10.
17:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:34:44 INFO  : 'fpga -state' command is executed.
17:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:44 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:34:44 INFO  : 'jtag frequency' command is executed.
17:34:44 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:44 INFO  : Context for 'APU' is selected.
17:34:45 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:34:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:45 INFO  : Context for 'APU' is selected.
17:34:45 INFO  : 'stop' command is executed.
17:34:45 INFO  : 'ps7_init' command is executed.
17:34:45 INFO  : 'ps7_post_config' command is executed.
17:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:45 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:45 INFO  : Memory regions updated for context APU
17:34:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:45 INFO  : 'con' command is executed.
17:34:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:34:45 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
17:35:00 INFO  : Disconnected from the channel tcfchan#11.
17:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:35:06 INFO  : 'fpga -state' command is executed.
17:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:06 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:35:06 INFO  : 'jtag frequency' command is executed.
17:35:06 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:06 INFO  : Context for 'APU' is selected.
17:35:06 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:06 INFO  : Context for 'APU' is selected.
17:35:07 INFO  : 'stop' command is executed.
17:35:07 INFO  : 'ps7_init' command is executed.
17:35:07 INFO  : 'ps7_post_config' command is executed.
17:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:07 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:07 INFO  : Memory regions updated for context APU
17:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:07 INFO  : 'con' command is executed.
17:35:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:35:07 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
17:35:57 INFO  : Disconnected from the channel tcfchan#12.
17:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:36:34 INFO  : 'fpga -state' command is executed.
17:36:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:34 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:36:34 INFO  : 'jtag frequency' command is executed.
17:36:34 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:34 INFO  : Context for 'APU' is selected.
17:36:34 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:36:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:34 INFO  : Context for 'APU' is selected.
17:36:34 INFO  : 'stop' command is executed.
17:36:34 INFO  : 'ps7_init' command is executed.
17:36:34 INFO  : 'ps7_post_config' command is executed.
17:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:35 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:35 INFO  : Memory regions updated for context APU
17:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:35 INFO  : 'con' command is executed.
17:36:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:36:35 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
17:39:03 INFO  : Disconnected from the channel tcfchan#13.
17:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:05 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:39:05 INFO  : 'jtag frequency' command is executed.
17:39:05 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:05 INFO  : Context for 'APU' is selected.
17:39:05 INFO  : System reset is completed.
17:39:08 INFO  : 'after 3000' command is executed.
17:39:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:39:10 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:39:10 INFO  : Context for 'APU' is selected.
17:39:10 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:39:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:10 INFO  : Context for 'APU' is selected.
17:39:11 INFO  : 'ps7_init' command is executed.
17:39:11 INFO  : 'ps7_post_config' command is executed.
17:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:11 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:11 INFO  : Memory regions updated for context APU
17:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:11 INFO  : 'con' command is executed.
17:39:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:39:11 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
17:42:01 INFO  : Disconnected from the channel tcfchan#14.
17:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:30 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:42:30 INFO  : 'jtag frequency' command is executed.
17:42:30 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:30 INFO  : Context for 'APU' is selected.
17:42:30 INFO  : System reset is completed.
17:42:33 INFO  : 'after 3000' command is executed.
17:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:42:35 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:42:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:36 INFO  : Context for 'APU' is selected.
17:42:36 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:36 INFO  : Context for 'APU' is selected.
17:42:36 INFO  : 'ps7_init' command is executed.
17:42:36 INFO  : 'ps7_post_config' command is executed.
17:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:36 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:36 INFO  : Memory regions updated for context APU
17:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:36 INFO  : 'con' command is executed.
17:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:42:36 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
17:42:36 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:42:36 INFO  : 'jtag frequency' command is executed.
17:42:36 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:37 INFO  : Context for 'APU' is selected.
17:42:37 INFO  : System reset is completed.
17:42:40 INFO  : 'after 3000' command is executed.
17:42:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:42:42 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:42:42 INFO  : Context for 'APU' is selected.
17:42:42 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:42:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:42 INFO  : Context for 'APU' is selected.
17:42:42 INFO  : 'ps7_init' command is executed.
17:42:42 INFO  : 'ps7_post_config' command is executed.
17:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:43 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:43 INFO  : Memory regions updated for context APU
17:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:43 INFO  : 'con' command is executed.
17:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:42:43 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
17:47:14 INFO  : Disconnected from the channel tcfchan#15.
17:47:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:20 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
17:47:20 INFO  : 'jtag frequency' command is executed.
17:47:20 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:20 INFO  : Context for 'APU' is selected.
17:47:20 INFO  : System reset is completed.
17:47:23 INFO  : 'after 3000' command is executed.
17:47:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
17:47:26 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
17:47:26 INFO  : Context for 'APU' is selected.
17:47:26 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
17:47:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:26 INFO  : Context for 'APU' is selected.
17:47:26 INFO  : 'ps7_init' command is executed.
17:47:26 INFO  : 'ps7_post_config' command is executed.
17:47:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:26 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:27 INFO  : Memory regions updated for context APU
17:47:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:27 INFO  : 'con' command is executed.
17:47:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

17:47:27 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:19:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531415470617,  Project:1531406501574
18:19:51 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:20:00 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
18:20:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:20:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v6_7::generate : ERROR: ps7_cortexa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
  
18:20:06 ERROR : (XSDB Server)  (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

18:20:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

18:20:06 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

18:20:06 ERROR : Error updating BSP project MSS files.
18:20:07 INFO  : Updating hardware inferred compiler options for test.
18:20:07 INFO  : Clearing existing target manager status.
18:20:07 INFO  : Closing and re-opening the MSS file of ther project test_bsp
18:20:07 INFO  : Closing and re-opening the MSS file of ther project test_bsp
18:20:07 INFO  : Closing and re-opening the MSS file of ther project freertos_s_bsp
18:20:08 INFO  : Closing and re-opening the MSS file of ther project test_bsp
18:20:08 INFO  : Closing and re-opening the MSS file of ther project test_bsp
18:20:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:20:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:22:22 INFO  : Disconnected from the channel tcfchan#16.
18:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:25 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
18:22:25 INFO  : 'jtag frequency' command is executed.
18:22:25 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:25 INFO  : Context for 'APU' is selected.
18:22:25 INFO  : System reset is completed.
18:22:28 INFO  : 'after 3000' command is executed.
18:22:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
18:22:31 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
18:22:31 INFO  : Context for 'APU' is selected.
18:22:31 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
18:22:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:31 INFO  : Context for 'APU' is selected.
18:22:31 INFO  : 'ps7_init' command is executed.
18:22:31 INFO  : 'ps7_post_config' command is executed.
18:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:31 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:31 INFO  : Memory regions updated for context APU
18:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:31 INFO  : 'con' command is executed.
18:22:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

18:22:31 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
18:25:19 INFO  : Disconnected from the channel tcfchan#17.
18:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:23 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
18:25:23 INFO  : 'jtag frequency' command is executed.
18:25:23 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:23 INFO  : Context for 'APU' is selected.
18:25:23 INFO  : System reset is completed.
18:25:26 INFO  : 'after 3000' command is executed.
18:25:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
18:25:28 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
18:25:28 INFO  : Context for 'APU' is selected.
18:25:28 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
18:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:28 INFO  : Context for 'APU' is selected.
18:25:29 INFO  : 'ps7_init' command is executed.
18:25:29 INFO  : 'ps7_post_config' command is executed.
18:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:29 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:29 INFO  : Memory regions updated for context APU
18:25:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:29 INFO  : 'con' command is executed.
18:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

18:25:29 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
19:05:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531417402535,  Project:1531415470617
19:05:25 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:05:26 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
19:05:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:05:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v6_7::generate : ERROR: ps7_cortexa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
    (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

19:05:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

19:05:33 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

19:05:33 ERROR : Error updating BSP project MSS files.
19:05:34 INFO  : Updating hardware inferred compiler options for test.
19:05:34 INFO  : Clearing existing target manager status.
19:05:34 INFO  : Closing and re-opening the MSS file of ther project test_bsp
19:05:34 INFO  : Closing and re-opening the MSS file of ther project test_bsp
19:05:34 INFO  : Closing and re-opening the MSS file of ther project test_bsp
19:05:34 INFO  : Closing and re-opening the MSS file of ther project test_bsp
19:05:34 INFO  : Closing and re-opening the MSS file of ther project test_bsp
19:05:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:05:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:05:57 INFO  : Disconnected from the channel tcfchan#18.
19:07:22 INFO  : Refreshed build settings on project test
19:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:03 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
19:11:03 INFO  : 'jtag frequency' command is executed.
19:11:03 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:03 INFO  : Context for 'APU' is selected.
19:11:04 INFO  : System reset is completed.
19:11:07 INFO  : 'after 3000' command is executed.
19:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
19:11:09 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
19:11:09 INFO  : Context for 'APU' is selected.
19:11:09 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
19:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:09 INFO  : Context for 'APU' is selected.
19:11:09 INFO  : 'ps7_init' command is executed.
19:11:09 INFO  : 'ps7_post_config' command is executed.
19:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:10 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:10 INFO  : Memory regions updated for context APU
19:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:10 INFO  : 'con' command is executed.
19:11:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

19:11:10 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
19:11:37 INFO  : Disconnected from the channel tcfchan#19.
19:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:54 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
19:11:54 INFO  : 'jtag frequency' command is executed.
19:11:54 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:54 INFO  : Context for 'APU' is selected.
19:11:54 INFO  : System reset is completed.
19:11:57 INFO  : 'after 3000' command is executed.
19:11:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
19:12:00 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
19:12:00 INFO  : Context for 'APU' is selected.
19:12:00 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
19:12:00 INFO  : 'configparams force-mem-access 1' command is executed.
19:12:00 INFO  : Context for 'APU' is selected.
19:12:00 INFO  : 'ps7_init' command is executed.
19:12:00 INFO  : 'ps7_post_config' command is executed.
19:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:00 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:01 INFO  : Memory regions updated for context APU
19:12:01 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_freertos.elf.tcl'
19:14:28 INFO  : Disconnected from the channel tcfchan#20.
19:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:30 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
19:14:31 INFO  : 'jtag frequency' command is executed.
19:14:31 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:14:31 INFO  : Context for 'APU' is selected.
19:14:31 INFO  : System reset is completed.
19:14:34 INFO  : 'after 3000' command is executed.
19:14:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
19:14:36 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
19:14:36 INFO  : Context for 'APU' is selected.
19:14:36 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
19:14:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:36 INFO  : Context for 'APU' is selected.
19:14:36 INFO  : 'ps7_init' command is executed.
19:14:36 INFO  : 'ps7_post_config' command is executed.
19:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:37 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/freertos_s/freertos.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:37 INFO  : Memory regions updated for context APU
19:14:37 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
19:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:42 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
19:14:42 INFO  : 'jtag frequency' command is executed.
19:14:42 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:14:42 INFO  : Context for 'APU' is selected.
19:14:42 INFO  : System reset is completed.
19:14:45 INFO  : 'after 3000' command is executed.
19:14:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
19:14:47 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
19:14:47 INFO  : Context for 'APU' is selected.
19:14:47 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
19:14:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:14:47 INFO  : Context for 'APU' is selected.
19:14:48 INFO  : 'ps7_init' command is executed.
19:14:48 INFO  : 'ps7_post_config' command is executed.
19:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:48 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:14:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:14:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

19:14:48 INFO  : Memory regions updated for context APU
19:14:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:14:48 INFO  : 'con' command is executed.
19:14:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

19:14:48 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
21:26:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531426748676,  Project:1531417402535
21:26:19 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:58:06 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
21:58:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:58:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl 
21:58:12 ERROR : (XSDB Server)command ::sw_standalone_v6_7::generate : ERROR: ps7_cortexa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
    (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

21:58:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Err
21:58:12 ERROR : (XSDB Server)or: running generate_bsp.

21:58:12 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

21:58:12 ERROR : Error updating BSP project MSS files.
21:58:13 INFO  : Updating hardware inferred compiler options for test.
21:58:13 INFO  : Clearing existing target manager status.
21:58:13 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:58:13 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:58:13 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:58:14 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:58:14 INFO  : Closing and re-opening the MSS file of ther project test_bsp
21:58:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:58:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:03:39 INFO  : Refreshed build settings on project test
22:05:39 INFO  : Disconnected from the channel tcfchan#21.
22:05:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:52 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:05:52 INFO  : 'jtag frequency' command is executed.
22:05:52 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:05:52 INFO  : Context for 'APU' is selected.
22:05:52 INFO  : System reset is completed.
22:05:55 INFO  : 'after 3000' command is executed.
22:05:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:05:58 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:05:58 INFO  : Context for 'APU' is selected.
22:05:58 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:05:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:58 INFO  : Context for 'APU' is selected.
22:05:58 INFO  : 'ps7_init' command is executed.
22:05:58 INFO  : 'ps7_post_config' command is executed.
22:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:58 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:59 INFO  : Memory regions updated for context APU
22:05:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:59 INFO  : 'con' command is executed.
22:05:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:05:59 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
22:06:15 INFO  : Disconnected from the channel tcfchan#22.
22:06:40 WARN  : channel "tcfchan#21" closed
22:06:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:41 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:06:41 INFO  : 'jtag frequency' command is executed.
22:06:41 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:41 INFO  : Context for 'APU' is selected.
22:06:41 INFO  : System reset is completed.
22:06:44 INFO  : 'after 3000' command is executed.
22:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:06:47 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:06:47 INFO  : Context for 'APU' is selected.
22:06:47 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:06:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:47 INFO  : Context for 'APU' is selected.
22:06:47 INFO  : 'ps7_init' command is executed.
22:06:47 INFO  : 'ps7_post_config' command is executed.
22:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:47 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:47 INFO  : Memory regions updated for context APU
22:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:47 INFO  : 'con' command is executed.
22:06:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:06:47 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
22:29:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531430363316,  Project:1531426748676
22:29:30 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:30:09 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
22:30:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:30:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] P
22:30:14 ERROR : (XSDB Server)roblem running tcl command ::sw_standalone_v6_7::generate : ERROR: ps7_cortexa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
    (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

22:30:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate
22:30:15 ERROR : (XSDB Server)_bsp.

22:30:15 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

22:30:15 ERROR : Error updating BSP project MSS files.
22:30:15 INFO  : Updating hardware inferred compiler options for test.
22:30:27 INFO  : Clearing existing target manager status.
22:30:27 INFO  : Closing and re-opening the MSS file of ther project test_bsp
22:30:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:30:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:31:06 INFO  : Disconnected from the channel tcfchan#23.
22:40:24 INFO  : Refreshed build settings on project test
22:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:12 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:43:12 INFO  : 'jtag frequency' command is executed.
22:43:12 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:12 INFO  : Context for 'APU' is selected.
22:43:12 INFO  : System reset is completed.
22:43:15 INFO  : 'after 3000' command is executed.
22:43:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:43:18 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:43:18 INFO  : Context for 'APU' is selected.
22:43:18 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:43:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:18 INFO  : Context for 'APU' is selected.
22:43:18 INFO  : 'ps7_init' command is executed.
22:43:18 INFO  : 'ps7_post_config' command is executed.
22:43:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:19 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:19 INFO  : Memory regions updated for context APU
22:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:19 INFO  : 'con' command is executed.
22:43:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:43:19 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
22:43:51 INFO  : Disconnected from the channel tcfchan#24.
22:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:52 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:43:52 INFO  : 'jtag frequency' command is executed.
22:43:52 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:52 INFO  : Context for 'APU' is selected.
22:43:52 INFO  : System reset is completed.
22:43:55 INFO  : 'after 3000' command is executed.
22:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:43:57 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:43:58 INFO  : Context for 'APU' is selected.
22:43:58 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:58 INFO  : Context for 'APU' is selected.
22:43:58 INFO  : 'ps7_init' command is executed.
22:43:58 INFO  : 'ps7_post_config' command is executed.
22:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:58 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:58 INFO  : Memory regions updated for context APU
22:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:58 INFO  : 'con' command is executed.
22:43:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:43:58 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
22:45:22 INFO  : Disconnected from the channel tcfchan#25.
22:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:25 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:45:25 INFO  : 'jtag frequency' command is executed.
22:45:25 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:45:25 INFO  : Context for 'APU' is selected.
22:45:25 INFO  : System reset is completed.
22:45:28 INFO  : 'after 3000' command is executed.
22:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:45:31 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:45:31 INFO  : Context for 'APU' is selected.
22:45:31 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:45:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:31 INFO  : Context for 'APU' is selected.
22:45:31 INFO  : 'ps7_init' command is executed.
22:45:31 INFO  : 'ps7_post_config' command is executed.
22:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:31 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:31 INFO  : Memory regions updated for context APU
22:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:32 INFO  : 'con' command is executed.
22:45:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:45:32 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
22:48:45 INFO  : Disconnected from the channel tcfchan#26.
22:48:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:48 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:48:48 INFO  : 'jtag frequency' command is executed.
22:48:48 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:48 INFO  : Context for 'APU' is selected.
22:48:48 INFO  : System reset is completed.
22:48:51 INFO  : 'after 3000' command is executed.
22:48:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:48:54 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:48:54 INFO  : Context for 'APU' is selected.
22:48:54 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:48:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:54 INFO  : Context for 'APU' is selected.
22:48:54 INFO  : 'ps7_init' command is executed.
22:48:54 INFO  : 'ps7_post_config' command is executed.
22:48:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:54 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:55 INFO  : Memory regions updated for context APU
22:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:55 INFO  : 'con' command is executed.
22:48:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:48:55 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
22:50:24 INFO  : Disconnected from the channel tcfchan#27.
22:50:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:29 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:50:29 INFO  : 'jtag frequency' command is executed.
22:50:29 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:50:29 INFO  : Context for 'APU' is selected.
22:50:29 INFO  : System reset is completed.
22:50:32 INFO  : 'after 3000' command is executed.
22:50:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:50:34 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:50:34 INFO  : Context for 'APU' is selected.
22:50:34 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:50:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:34 INFO  : Context for 'APU' is selected.
22:50:35 INFO  : 'ps7_init' command is executed.
22:50:35 INFO  : 'ps7_post_config' command is executed.
22:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:35 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:35 INFO  : Memory regions updated for context APU
22:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:35 INFO  : 'con' command is executed.
22:50:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:50:35 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
22:51:11 INFO  : Disconnected from the channel tcfchan#28.
22:51:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:20 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:51:20 INFO  : 'jtag frequency' command is executed.
22:51:20 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:20 INFO  : Context for 'APU' is selected.
22:51:20 INFO  : System reset is completed.
22:51:23 INFO  : 'after 3000' command is executed.
22:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:51:25 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:51:25 INFO  : Context for 'APU' is selected.
22:51:25 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:51:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:25 INFO  : Context for 'APU' is selected.
22:51:26 INFO  : 'ps7_init' command is executed.
22:51:26 INFO  : 'ps7_post_config' command is executed.
22:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:26 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:26 INFO  : Memory regions updated for context APU
22:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:26 INFO  : 'con' command is executed.
22:51:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:51:26 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
22:51:46 INFO  : Disconnected from the channel tcfchan#29.
22:51:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:49 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:51:49 INFO  : 'jtag frequency' command is executed.
22:51:49 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:49 INFO  : Context for 'APU' is selected.
22:51:49 INFO  : System reset is completed.
22:51:52 INFO  : 'after 3000' command is executed.
22:51:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:51:54 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:51:54 INFO  : Context for 'APU' is selected.
22:51:54 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:51:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:54 INFO  : Context for 'APU' is selected.
22:51:55 INFO  : 'ps7_init' command is executed.
22:51:55 INFO  : 'ps7_post_config' command is executed.
22:51:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:55 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:55 INFO  : Memory regions updated for context APU
22:51:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:55 INFO  : 'con' command is executed.
22:51:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:51:55 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
22:53:54 INFO  : Disconnected from the channel tcfchan#30.
22:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:56 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
22:53:56 INFO  : 'jtag frequency' command is executed.
22:53:56 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:56 INFO  : Context for 'APU' is selected.
22:53:56 INFO  : System reset is completed.
22:53:59 INFO  : 'after 3000' command is executed.
22:53:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
22:54:01 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
22:54:01 INFO  : Context for 'APU' is selected.
22:54:01 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
22:54:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:01 INFO  : Context for 'APU' is selected.
22:54:02 INFO  : 'ps7_init' command is executed.
22:54:02 INFO  : 'ps7_post_config' command is executed.
22:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:02 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:02 INFO  : Memory regions updated for context APU
22:54:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:02 INFO  : 'con' command is executed.
22:54:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

22:54:02 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
00:57:46 INFO  : Disconnected from the channel tcfchan#31.
01:07:20 INFO  : Registering command handlers for SDK TCF services
01:07:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
01:07:36 INFO  : XSCT server has started successfully.
01:07:39 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
01:07:39 INFO  : Successfully done setting XSCT server connection channel  
01:07:39 INFO  : Checking for hwspec changes in the project design_geral_wrapper_hw_platform_0.
01:07:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531440282931,  Project:1531430363316
01:07:44 INFO  : The hardware specification for project 'design_geral_wrapper_hw_platform_0' is different from C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
01:07:44 INFO  : Successfully done setting SDK workspace  
01:07:44 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
01:07:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:07:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v6_7::generate : ERROR: ps7_corte
01:07:53 ERROR : (XSDB Server)xa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
    (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

01:07:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

01:07:53 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

01:07:53 ERROR : Error updating BSP project MSS files.
01:07:54 INFO  : Updating hardware inferred compiler options for test.
01:07:54 INFO  : Clearing existing target manager status.
01:09:48 INFO  : Refreshed build settings on project test
01:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:11:51 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
01:11:51 INFO  : 'jtag frequency' command is executed.
01:11:51 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:11:51 INFO  : Context for 'APU' is selected.
01:11:51 INFO  : System reset is completed.
01:11:54 INFO  : 'after 3000' command is executed.
01:11:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
01:11:57 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
01:11:57 INFO  : Context for 'APU' is selected.
01:11:57 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
01:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:11:57 INFO  : Context for 'APU' is selected.
01:11:57 INFO  : 'ps7_init' command is executed.
01:11:57 INFO  : 'ps7_post_config' command is executed.
01:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:58 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:11:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:11:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:11:58 INFO  : Memory regions updated for context APU
01:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:11:58 INFO  : 'con' command is executed.
01:11:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

01:11:58 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:12:50 INFO  : Disconnected from the channel tcfchan#1.
01:12:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:12:57 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
01:12:57 INFO  : 'jtag frequency' command is executed.
01:12:57 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:12:57 INFO  : Context for 'APU' is selected.
01:12:57 INFO  : System reset is completed.
01:13:00 INFO  : 'after 3000' command is executed.
01:13:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
01:13:02 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
01:13:02 INFO  : Context for 'APU' is selected.
01:13:04 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
01:13:04 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:04 INFO  : Context for 'APU' is selected.
01:13:05 INFO  : 'ps7_init' command is executed.
01:13:05 INFO  : 'ps7_post_config' command is executed.
01:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:05 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:05 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:05 INFO  : Memory regions updated for context APU
01:13:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:05 INFO  : 'con' command is executed.
01:13:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

01:13:05 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:15:04 INFO  : Disconnected from the channel tcfchan#2.
01:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:05 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
01:15:05 INFO  : 'jtag frequency' command is executed.
01:15:05 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:05 INFO  : Context for 'APU' is selected.
01:15:05 INFO  : System reset is completed.
01:15:08 INFO  : 'after 3000' command is executed.
01:15:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
01:15:11 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
01:15:11 INFO  : Context for 'APU' is selected.
01:15:11 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
01:15:11 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:11 INFO  : Context for 'APU' is selected.
01:15:11 INFO  : 'ps7_init' command is executed.
01:15:11 INFO  : 'ps7_post_config' command is executed.
01:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:11 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:11 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:12 INFO  : Memory regions updated for context APU
01:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:12 INFO  : 'con' command is executed.
01:15:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

01:15:12 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:15:18 INFO  : Disconnected from the channel tcfchan#3.
01:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:23 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
01:15:23 INFO  : 'jtag frequency' command is executed.
01:15:23 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:24 INFO  : Context for 'APU' is selected.
01:15:24 INFO  : System reset is completed.
01:15:27 INFO  : 'after 3000' command is executed.
01:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
01:15:29 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
01:15:29 INFO  : Context for 'APU' is selected.
01:15:29 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
01:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:15:29 INFO  : Context for 'APU' is selected.
01:15:29 INFO  : 'ps7_init' command is executed.
01:15:29 INFO  : 'ps7_post_config' command is executed.
01:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:30 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:15:30 INFO  : 'configparams force-mem-access 0' command is executed.
01:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:15:30 INFO  : Memory regions updated for context APU
01:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:15:30 INFO  : 'con' command is executed.
01:15:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

01:15:30 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:16:06 INFO  : Disconnected from the channel tcfchan#4.
01:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:47 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
01:18:47 INFO  : 'jtag frequency' command is executed.
01:18:47 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:47 INFO  : Context for 'APU' is selected.
01:18:47 INFO  : System reset is completed.
01:18:50 INFO  : 'after 3000' command is executed.
01:18:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
01:18:52 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
01:18:52 INFO  : Context for 'APU' is selected.
01:18:52 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
01:18:52 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:52 INFO  : Context for 'APU' is selected.
01:18:53 INFO  : 'ps7_init' command is executed.
01:18:53 INFO  : 'ps7_post_config' command is executed.
01:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:53 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:53 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:53 INFO  : Memory regions updated for context APU
01:18:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:53 INFO  : 'con' command is executed.
01:18:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

01:18:53 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:27:16 INFO  : Disconnected from the channel tcfchan#5.
01:36:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:31 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
01:36:31 INFO  : 'jtag frequency' command is executed.
01:36:31 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:36:31 INFO  : Context for 'APU' is selected.
01:36:31 INFO  : System reset is completed.
01:36:34 INFO  : 'after 3000' command is executed.
01:36:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
01:36:37 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
01:36:37 INFO  : Context for 'APU' is selected.
01:36:37 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
01:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:37 INFO  : Context for 'APU' is selected.
01:36:37 INFO  : 'ps7_init' command is executed.
01:36:37 INFO  : 'ps7_post_config' command is executed.
01:36:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:37 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:38 INFO  : Memory regions updated for context APU
01:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:38 INFO  : 'con' command is executed.
01:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

01:36:38 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:37:54 INFO  : Disconnected from the channel tcfchan#6.
01:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:55 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
01:37:55 INFO  : 'jtag frequency' command is executed.
01:37:55 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:37:55 INFO  : Context for 'APU' is selected.
01:37:55 INFO  : System reset is completed.
01:37:58 INFO  : 'after 3000' command is executed.
01:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
01:38:01 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
01:38:01 INFO  : Context for 'APU' is selected.
01:38:01 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
01:38:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:01 INFO  : Context for 'APU' is selected.
01:38:01 INFO  : 'ps7_init' command is executed.
01:38:01 INFO  : 'ps7_post_config' command is executed.
01:38:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:01 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:01 INFO  : Memory regions updated for context APU
01:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:02 INFO  : 'con' command is executed.
01:38:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

01:38:02 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:38:29 INFO  : Disconnected from the channel tcfchan#7.
01:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:38:31 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
01:38:31 INFO  : 'jtag frequency' command is executed.
01:38:31 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:38:31 INFO  : Context for 'APU' is selected.
01:38:31 INFO  : System reset is completed.
01:38:34 INFO  : 'after 3000' command is executed.
01:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
01:38:36 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
01:38:36 INFO  : Context for 'APU' is selected.
01:38:36 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
01:38:36 INFO  : 'configparams force-mem-access 1' command is executed.
01:38:36 INFO  : Context for 'APU' is selected.
01:38:37 INFO  : 'ps7_init' command is executed.
01:38:37 INFO  : 'ps7_post_config' command is executed.
01:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:37 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:38:37 INFO  : 'configparams force-mem-access 0' command is executed.
01:38:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:38:37 INFO  : Memory regions updated for context APU
01:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:38:37 INFO  : 'con' command is executed.
01:38:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

01:38:37 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
01:39:48 INFO  : Disconnected from the channel tcfchan#8.
01:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:49 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
01:39:49 INFO  : 'jtag frequency' command is executed.
01:39:49 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:39:49 INFO  : Context for 'APU' is selected.
01:39:49 INFO  : System reset is completed.
01:39:52 INFO  : 'after 3000' command is executed.
01:39:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
01:39:55 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
01:39:55 INFO  : Context for 'APU' is selected.
01:39:55 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
01:39:55 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:55 INFO  : Context for 'APU' is selected.
01:39:55 INFO  : 'ps7_init' command is executed.
01:39:55 INFO  : 'ps7_post_config' command is executed.
01:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:55 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:55 INFO  : Memory regions updated for context APU
01:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:55 INFO  : 'con' command is executed.
01:39:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

01:39:56 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
02:30:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1531445375168,  Project:1531440282931
02:30:02 INFO  : Project design_geral_wrapper_hw_platform_0's source hardware specification located at C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
02:31:10 INFO  : Copied contents of C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf into \design_geral_wrapper_hw_platform_0\system.hdf.
02:31:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:31:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1545]
02:31:16 ERROR : (XSDB Server) Problem running tcl command ::sw_standalone_v6_7::generate : ERROR: ps7_cortexa9 does not support axi_timer_0 
    while executing
"error "ERROR: $proctype does not support $sleep_timer ""
    (procedure "xsleep_timer_config" line 27)
    invoked from within
"xsleep_timer_config $proctype $os_handle $file_handle"
    (procedure "::sw_standalone_v6_7::generate" line 405)
    invoked from within
"::sw_standalone_v6_7::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

02:31:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

02:31:16 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::generate_bsp' failed due to earlier errors.

02:31:16 ERROR : Error updating BSP project MSS files.
02:31:17 INFO  : Updating hardware inferred compiler options for test.
02:31:17 INFO  : Clearing existing target manager status.
02:31:17 INFO  : Closing and re-opening the MSS file of ther project test_bsp
02:31:17 INFO  : Closing and re-opening the MSS file of ther project test_bsp
02:31:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
02:31:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
02:32:40 INFO  : Refreshed build settings on project test
02:35:31 INFO  : Disconnected from the channel tcfchan#9.
02:37:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:37:31 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
02:37:31 INFO  : 'jtag frequency' command is executed.
02:37:31 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:37:31 INFO  : Context for 'APU' is selected.
02:37:31 INFO  : System reset is completed.
02:37:34 INFO  : 'after 3000' command is executed.
02:37:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
02:37:37 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
02:37:37 INFO  : Context for 'APU' is selected.
02:37:37 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
02:37:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:37:37 INFO  : Context for 'APU' is selected.
02:37:37 INFO  : 'ps7_init' command is executed.
02:37:37 INFO  : 'ps7_post_config' command is executed.
02:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:37 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:37:37 INFO  : 'configparams force-mem-access 0' command is executed.
02:37:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:37:37 INFO  : Memory regions updated for context APU
02:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:38 INFO  : 'con' command is executed.
02:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

02:37:38 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
02:38:45 INFO  : Disconnected from the channel tcfchan#10.
02:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:38:48 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
02:38:48 INFO  : 'jtag frequency' command is executed.
02:38:48 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:38:48 INFO  : Context for 'APU' is selected.
02:38:49 INFO  : System reset is completed.
02:38:52 INFO  : 'after 3000' command is executed.
02:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
02:38:54 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
02:38:54 INFO  : Context for 'APU' is selected.
02:38:54 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
02:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
02:38:54 INFO  : Context for 'APU' is selected.
02:38:54 INFO  : 'ps7_init' command is executed.
02:38:55 INFO  : 'ps7_post_config' command is executed.
02:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:38:55 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
02:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:38:55 INFO  : Memory regions updated for context APU
02:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:38:55 INFO  : 'con' command is executed.
02:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

02:38:55 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
02:39:13 INFO  : Disconnected from the channel tcfchan#11.
02:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:39:14 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
02:39:14 INFO  : 'jtag frequency' command is executed.
02:39:14 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:39:14 INFO  : Context for 'APU' is selected.
02:39:14 INFO  : System reset is completed.
02:39:17 INFO  : 'after 3000' command is executed.
02:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
02:39:20 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
02:39:20 INFO  : Context for 'APU' is selected.
02:39:20 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
02:39:20 INFO  : 'configparams force-mem-access 1' command is executed.
02:39:20 INFO  : Context for 'APU' is selected.
02:39:20 INFO  : 'ps7_init' command is executed.
02:39:20 INFO  : 'ps7_post_config' command is executed.
02:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:20 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:39:20 INFO  : 'configparams force-mem-access 0' command is executed.
02:39:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:39:20 INFO  : Memory regions updated for context APU
02:39:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:21 INFO  : 'con' command is executed.
02:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

02:39:21 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
02:41:43 INFO  : Disconnected from the channel tcfchan#12.
02:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:41:44 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
02:41:44 INFO  : 'jtag frequency' command is executed.
02:41:44 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:41:44 INFO  : Context for 'APU' is selected.
02:41:44 INFO  : System reset is completed.
02:41:47 INFO  : 'after 3000' command is executed.
02:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
02:41:50 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
02:41:50 INFO  : Context for 'APU' is selected.
02:41:50 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
02:41:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:41:50 INFO  : Context for 'APU' is selected.
02:41:50 INFO  : 'ps7_init' command is executed.
02:41:50 INFO  : 'ps7_post_config' command is executed.
02:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:50 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
02:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

02:41:51 INFO  : Memory regions updated for context APU
02:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:41:51 INFO  : 'con' command is executed.
02:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

02:41:51 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
02:45:35 INFO  : Disconnected from the channel tcfchan#13.
14:20:57 INFO  : Registering command handlers for SDK TCF services
14:20:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
14:21:02 INFO  : XSCT server has started successfully.
14:21:07 INFO  : Successfully done setting XSCT server connection channel  
14:21:08 INFO  : Successfully done setting SDK workspace  
13:29:42 INFO  : Registering command handlers for SDK TCF services
13:29:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\temp_xsdb_launch_script.tcl
13:29:47 INFO  : XSCT server has started successfully.
13:29:50 INFO  : Successfully done setting XSCT server connection channel  
13:29:50 INFO  : Processing command line option -hwspec C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper.hdf.
13:29:50 INFO  : Checking for hwspec changes in the project design_geral_wrapper_hw_platform_0.
13:29:50 INFO  : Successfully done setting SDK workspace  
13:32:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:53 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
13:32:53 INFO  : 'jtag frequency' command is executed.
13:32:53 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:32:53 INFO  : Context for 'APU' is selected.
13:32:53 INFO  : System reset is completed.
13:32:56 INFO  : 'after 3000' command is executed.
13:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
13:32:59 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
13:32:59 INFO  : Context for 'APU' is selected.
13:32:59 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
13:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:32:59 INFO  : Context for 'APU' is selected.
13:32:59 INFO  : 'ps7_init' command is executed.
13:32:59 INFO  : 'ps7_post_config' command is executed.
13:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:00 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:00 INFO  : Memory regions updated for context APU
13:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:00 INFO  : 'con' command is executed.
13:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

13:33:00 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
13:35:10 INFO  : Disconnected from the channel tcfchan#1.
13:35:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:12 INFO  : Jtag cable 'Digilent Zed 210248707189' is selected.
13:35:12 INFO  : 'jtag frequency' command is executed.
13:35:12 INFO  : Sourcing of 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:12 INFO  : Context for 'APU' is selected.
13:35:12 INFO  : System reset is completed.
13:35:15 INFO  : 'after 3000' command is executed.
13:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1' command is executed.
13:35:17 INFO  : FPGA configured successfully with bitstream "C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit"
13:35:17 INFO  : Context for 'APU' is selected.
13:35:20 INFO  : Hardware design information is loaded from 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf'.
13:35:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:20 INFO  : Context for 'APU' is selected.
13:35:20 INFO  : 'ps7_init' command is executed.
13:35:20 INFO  : 'ps7_post_config' command is executed.
13:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:20 INFO  : The application 'C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:35:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248707189" && level==0} -index 1
fpga -file C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/design_geral_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
loadhw -hw C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/design_geral_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
dow C:/Users/sergiopereira/Vivado_projects/RTOS_codesign/projects/project_srtos/project_srtos.sdk/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:20 INFO  : Memory regions updated for context APU
13:35:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:21 INFO  : 'con' command is executed.
13:35:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248707189"} -index 0
con
----------------End of Script----------------

13:35:21 INFO  : Launch script is exported to file 'C:\Users\sergiopereira\Vivado_projects\RTOS_codesign\projects\project_srtos\project_srtos.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
