// Seed: 1655784575
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  reg id_3;
  assign id_1 = id_2;
  assign id_2[1] = id_3 ? id_3 : 1;
  logic id_4;
  logic id_5;
  always @(posedge 1 or posedge 1'b0) id_3 <= #1 1'b0;
  logic id_6;
  logic id_7;
  type_16(
      id_4, 1, id_5 == id_4
  );
  logic id_8;
  logic id_9;
  logic id_10;
endmodule
