$date
	Sun Oct 23 04:59:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#542414
b10100 &
b10100 %
1$
b10100 !
1"
#542415
0"
#542418
b1010 &
b1010 %
#542422
b101 &
b101 %
#542426
b10000 &
b10000 %
#542430
b1000 &
b1000 %
#542434
b100 &
b100 %
#542438
b10 &
b10 %
#542442
b1 &
b1 %
1#
#542446
b0 &
0#
b0 %
0$
#1568355
b1000 !
1"
#1568358
b1000 &
b1000 %
1$
#1568359
0"
#1568362
b100 &
b100 %
#1568366
b10 &
b10 %
#1568370
b1 &
b1 %
1#
#1568374
b0 &
0#
b0 %
0$
#2561157
b1110 !
1"
#2561158
b1110 &
b1110 %
1$
#2561159
0"
#2561162
b111 &
b111 %
#2561166
b10110 &
b10110 %
#2561170
b1011 &
b1011 %
#2561174
b100010 &
b100010 %
#2561178
b10001 &
b10001 %
#2561182
b110100 &
b110100 %
#2561186
b11010 &
b11010 %
#2561190
b1101 &
b1101 %
#2561194
b101000 &
b101000 %
#2561198
b10100 &
b10100 %
#2561202
b1010 &
b1010 %
#2561206
b101 &
b101 %
#2561210
b10000 &
b10000 %
#2561214
b1000 &
b1000 %
#2561218
b100 &
b100 %
#2561222
b10 &
b10 %
#2561226
b1 &
b1 %
1#
#2561230
b0 &
0#
b0 %
0$
#4500012
