Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/User/dev/cecs341/lab6/Reg_ALU_ControlTB_isim_beh.exe -prj C:/Users/User/dev/cecs341/lab6/Reg_ALU_ControlTB_beh.prj work.Reg_ALU_ControlTB work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/User/dev/cecs341/lab6/Register.v" into library work
Analyzing Verilog file "C:/Users/User/dev/cecs341/lab6/ALUControl.v" into library work
Analyzing Verilog file "C:/Users/User/dev/cecs341/lab6/ALU.v" into library work
Analyzing Verilog file "C:/Users/User/dev/cecs341/lab6/Reg_ALU_Control.v" into library work
Analyzing Verilog file "C:/Users/User/dev/cecs341/lab6/Reg_ALU_ControlTB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/User/dev/cecs341/lab6/Reg_ALU_Control.v" Line 41: Size mismatch in connection of port <ALUctl>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/User/dev/cecs341/lab6/Reg_ALU_Control.v" Line 42: Size mismatch in connection of port <ALUctl>. Formal port size is 4-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 100568 KB
Fuse CPU Usage: 280 ms
Compiling module ALUControl
Compiling module ALU
Compiling module Register
Compiling module Reg_ALU_Control
Compiling module Reg_ALU_ControlTB
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/User/dev/cecs341/lab6/Reg_ALU_ControlTB_isim_beh.exe
Fuse Memory Usage: 104136 KB
Fuse CPU Usage: 330 ms
