Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ASHISH KUMAR/Downloads/LAB2(EXP3,EXP4)/CLA04 (ADDER AND SUBTRACTOR SEE COMMENTS)/CLAA4_tb_isim_beh.exe -prj C:/Users/ASHISH KUMAR/Downloads/LAB2(EXP3,EXP4)/CLA04 (ADDER AND SUBTRACTOR SEE COMMENTS)/CLAA4_tb_beh.prj work.CLAA4_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ASHISH KUMAR/Downloads/LAB2(EXP3,EXP4)/CLA04 (ADDER AND SUBTRACTOR SEE COMMENTS)/../Partial_FA/Partial_FA.vhd" into library work
Parsing VHDL file "C:/Users/ASHISH KUMAR/Downloads/LAB2(EXP3,EXP4)/CLA04 (ADDER AND SUBTRACTOR SEE COMMENTS)/CLAA04.vhd" into library work
Parsing VHDL file "C:/Users/ASHISH KUMAR/Downloads/LAB2(EXP3,EXP4)/CLA04 (ADDER AND SUBTRACTOR SEE COMMENTS)/CLAA04_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arch of entity Partial_FA [partial_fa_default]
Compiling architecture arch of entity CLAA4 [claa4_default]
Compiling architecture archtb of entity claa4_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/ASHISH KUMAR/Downloads/LAB2(EXP3,EXP4)/CLA04 (ADDER AND SUBTRACTOR SEE COMMENTS)/CLAA4_tb_isim_beh.exe
Fuse Memory Usage: 28952 KB
Fuse CPU Usage: 749 ms
