// Seed: 3520079988
module module_0;
  real [1 : 1] id_1, id_2;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd14
) (
    output uwire id_0,
    output wire  id_1,
    output uwire _id_2,
    output wor   id_3
);
  logic [id_2  >=  1 : 1] id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd82,
    parameter id_9 = 32'd22
) (
    input tri   id_0,
    input uwire id_1,
    input wor   id_2,
    input tri0  _id_3,
    input tri0  id_4
);
  wire [id_3 : 1] id_6;
  logic [7:0] id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0.0;
  wire id_8;
  logic [1 'b0 +  -1 : 1] _id_9;
  assign id_7[id_9] = -1;
endmodule
