
Attiny1624-Tower-Top-Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00803800  00803800  00001539  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000134a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015b  0000934a  0000134a  000013de  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          00000062  00803800  00803800  00001539  2**0
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00001539  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001598  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000198  00000000  00000000  000015d8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003bcf  00000000  00000000  00001770  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000250c  00000000  00000000  0000533f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000010c5  00000000  00000000  0000784b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000314  00000000  00000000  00008910  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001d6b  00000000  00000000  00008c24  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000904  00000000  00000000  0000a98f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000100  00000000  00000000  0000b293  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3c 00 	jmp	0x78	; 0x78 <__ctors_end>
       4:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
       8:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
       c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      10:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      14:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      18:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      1c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      20:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      24:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      28:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      2c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      30:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      34:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      38:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      3c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      40:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      44:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      48:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      4c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      50:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      54:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      58:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      5c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      60:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      64:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      68:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      6c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      70:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
      74:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>

00000078 <__ctors_end>:
      78:	11 24       	eor	r1, r1
      7a:	1f be       	out	0x3f, r1	; 63
      7c:	cf ef       	ldi	r28, 0xFF	; 255
      7e:	cd bf       	out	0x3d, r28	; 61
      80:	df e3       	ldi	r29, 0x3F	; 63
      82:	de bf       	out	0x3e, r29	; 62

00000084 <__do_clear_bss>:
      84:	28 e3       	ldi	r18, 0x38	; 56
      86:	a0 e0       	ldi	r26, 0x00	; 0
      88:	b8 e3       	ldi	r27, 0x38	; 56
      8a:	01 c0       	rjmp	.+2      	; 0x8e <.do_clear_bss_start>

0000008c <.do_clear_bss_loop>:
      8c:	1d 92       	st	X+, r1

0000008e <.do_clear_bss_start>:
      8e:	a2 36       	cpi	r26, 0x62	; 98
      90:	b2 07       	cpc	r27, r18
      92:	e1 f7       	brne	.-8      	; 0x8c <.do_clear_bss_loop>
      94:	0e 94 4a 02 	call	0x494	; 0x494 <main>
      98:	0c 94 a3 09 	jmp	0x1346	; 0x1346 <_exit>

0000009c <__bad_interrupt>:
      9c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a0 <ADC0_init>:
 * - Applies timebase for proper sampling setup.
 * - Uses 1024-sample accumulation for noise reduction.
 * - Configures burst mode.
 */
void ADC0_init() {
	ADC0.CTRLA = ADC_ENABLE_bm; ///< Enable ADC
      a0:	e0 e0       	ldi	r30, 0x00	; 0
      a2:	f6 e0       	ldi	r31, 0x06	; 6
      a4:	81 e0       	ldi	r24, 0x01	; 1
      a6:	80 83       	st	Z, r24
	ADC0.CTRLB = ADC_PRESC_DIV10_gc; ///< Set ADC clock prescaler to divide by 10
      a8:	84 e0       	ldi	r24, 0x04	; 4
      aa:	81 83       	std	Z+1, r24	; 0x01
	ADC0.CTRLC = (TIMEBASE_VALUE << ADC_TIMEBASE_gp); ///< Set ADC timebase
      ac:	80 ea       	ldi	r24, 0xA0	; 160
      ae:	82 83       	std	Z+2, r24	; 0x02
	ADC0.CTRLE = 0; ///< Set sampling length to 0.5 ADC cycles
      b0:	10 86       	std	Z+8, r1	; 0x08
	ADC0.CTRLF = ADC_SAMPNUM_ACC1024_gc; ///< Accumulate 1024 samples for each result
      b2:	8a e0       	ldi	r24, 0x0A	; 10
      b4:	81 87       	std	Z+9, r24	; 0x09
	ADC0.COMMAND = ADC_MODE_BURST_SCALING_gc; ///< Use burst mode for better averaging
      b6:	80 e5       	ldi	r24, 0x50	; 80
      b8:	82 87       	std	Z+10, r24	; 0x0a
	while (ADC0.STATUS & ADC_ADCBUSY_bm); ///< Wait until ADC is ready
      ba:	80 91 06 06 	lds	r24, 0x0606	; 0x800606 <crc6_table+0x7f71bc>
      be:	80 fd       	sbrc	r24, 0
      c0:	fc cf       	rjmp	.-8      	; 0xba <ADC0_init+0x1a>
}
      c2:	08 95       	ret

000000c4 <ADC0_Read>:
 *
 * @param channel The ADC multiplexer positive input channel.
 * @return 16-bit averaged ADC result.
 */
uint16_t ADC0_Read(uint8_t channel) {
	ADC0.MUXPOS = channel;
      c4:	e0 e0       	ldi	r30, 0x00	; 0
      c6:	f6 e0       	ldi	r31, 0x06	; 6
      c8:	84 87       	std	Z+12, r24	; 0x0c
	ADC0.COMMAND |= ADC_START_IMMEDIATE_gc; ///< Start conversion
      ca:	82 85       	ldd	r24, Z+10	; 0x0a
      cc:	81 60       	ori	r24, 0x01	; 1
      ce:	82 87       	std	Z+10, r24	; 0x0a
	while (ADC0.STATUS & ADC_ADCBUSY_bm); ///< Wait for ADC to become ready
      d0:	80 91 06 06 	lds	r24, 0x0606	; 0x800606 <crc6_table+0x7f71bc>
      d4:	80 fd       	sbrc	r24, 0
      d6:	fc cf       	rjmp	.-8      	; 0xd0 <ADC0_Read+0xc>
	while (!(ADC0.INTFLAGS & ADC_SAMPRDY_bm)); ///< Wait until the result is ready
      d8:	80 91 05 06 	lds	r24, 0x0605	; 0x800605 <crc6_table+0x7f71bb>
      dc:	81 ff       	sbrs	r24, 1
      de:	fc cf       	rjmp	.-8      	; 0xd8 <ADC0_Read+0x14>
	ADC0.INTFLAGS = ADC_SAMPRDY_bm; ///< Clear the sample ready flag
      e0:	e0 e0       	ldi	r30, 0x00	; 0
      e2:	f6 e0       	ldi	r31, 0x06	; 6
      e4:	82 e0       	ldi	r24, 0x02	; 2
      e6:	85 83       	std	Z+5, r24	; 0x05
	return ADC0.SAMPLE; ///< Return averaged result
      e8:	84 89       	ldd	r24, Z+20	; 0x14
      ea:	95 89       	ldd	r25, Z+21	; 0x15
}
      ec:	08 95       	ret

000000ee <ReadSolarCells>:

void ReadSolarCells(solarrcells_t channel) {
      ee:	8f 92       	push	r8
      f0:	9f 92       	push	r9
      f2:	af 92       	push	r10
      f4:	bf 92       	push	r11
      f6:	ef 92       	push	r14
      f8:	ff 92       	push	r15
      fa:	0f 93       	push	r16
      fc:	1f 93       	push	r17
      fe:	cf 93       	push	r28
     100:	c8 2f       	mov	r28, r24
	ADC_VALUES *voltageORcurrent = (channel == Voltage) ? &ReadVoltage : &ReadCurrent;
     102:	82 30       	cpi	r24, 0x02	; 2
     104:	19 f4       	brne	.+6      	; 0x10c <__EEPROM_REGION_LENGTH__+0xc>
     106:	00 e0       	ldi	r16, 0x00	; 0
     108:	18 e3       	ldi	r17, 0x38	; 56
     10a:	02 c0       	rjmp	.+4      	; 0x110 <__EEPROM_REGION_LENGTH__+0x10>
     10c:	0b e2       	ldi	r16, 0x2B	; 43
     10e:	18 e3       	ldi	r17, 0x38	; 56

	if (channel == Current) {
     110:	cb 30       	cpi	r28, 0x0B	; 11
     112:	09 f0       	breq	.+2      	; 0x116 <__EEPROM_REGION_LENGTH__+0x16>
     114:	49 c0       	rjmp	.+146    	; 0x1a8 <__EEPROM_REGION_LENGTH__+0xa8>
		// Current measurement depends on MCU VDD; we need to measure VDD to calibrate range.
		ADC0.CTRLC = (ADC0.CTRLC & ~ADC_REFSEL_gm) | ADC_REFSEL_1024MV_gc;
     116:	0f 2e       	mov	r0, r31
     118:	e1 2c       	mov	r14, r1
     11a:	f6 e0       	ldi	r31, 0x06	; 6
     11c:	ff 2e       	mov	r15, r31
     11e:	f0 2d       	mov	r31, r0
     120:	f7 01       	movw	r30, r14
     122:	82 81       	ldd	r24, Z+2	; 0x02
     124:	88 7f       	andi	r24, 0xF8	; 248
     126:	84 60       	ori	r24, 0x04	; 4
     128:	82 83       	std	Z+2, r24	; 0x02
		float mcuVoltage = 0.25 * ADC0_Read(ADC_MUXPOS_VDDDIV10_gc); ///< VDD = 10 × ADC result × 1.024 / 4096
     12a:	81 e3       	ldi	r24, 0x31	; 49
     12c:	0e 94 62 00 	call	0xc4	; 0xc4 <ADC0_Read>
     130:	bc 01       	movw	r22, r24
     132:	80 e0       	ldi	r24, 0x00	; 0
     134:	90 e0       	ldi	r25, 0x00	; 0
     136:	0e 94 27 05 	call	0xa4e	; 0xa4e <__floatunsisf>
     13a:	20 e0       	ldi	r18, 0x00	; 0
     13c:	30 e0       	ldi	r19, 0x00	; 0
     13e:	40 e8       	ldi	r20, 0x80	; 128
     140:	5e e3       	ldi	r21, 0x3E	; 62
     142:	0e 94 b5 05 	call	0xb6a	; 0xb6a <__mulsf3>
		float koef = mcuVoltage / 409.6;
     146:	2d ec       	ldi	r18, 0xCD	; 205
     148:	3c ec       	ldi	r19, 0xCC	; 204
     14a:	4c ec       	ldi	r20, 0xCC	; 204
     14c:	53 e4       	ldi	r21, 0x43	; 67
     14e:	0e 94 7f 04 	call	0x8fe	; 0x8fe <__divsf3>
     152:	4b 01       	movw	r8, r22
     154:	5c 01       	movw	r10, r24
		ADC0.CTRLC = (ADC0.CTRLC & ~ADC_REFSEL_gm) | ADC_REFSEL_VDD_gc;
     156:	f7 01       	movw	r30, r14
     158:	82 81       	ldd	r24, Z+2	; 0x02
     15a:	88 7f       	andi	r24, 0xF8	; 248
     15c:	82 83       	std	Z+2, r24	; 0x02
		uint16_t current = abs((ADC0_Read(channel)*koef/4)-12); //-0,125A
     15e:	8c 2f       	mov	r24, r28
     160:	0e 94 62 00 	call	0xc4	; 0xc4 <ADC0_Read>
     164:	bc 01       	movw	r22, r24
     166:	80 e0       	ldi	r24, 0x00	; 0
     168:	90 e0       	ldi	r25, 0x00	; 0
     16a:	0e 94 27 05 	call	0xa4e	; 0xa4e <__floatunsisf>
     16e:	a5 01       	movw	r20, r10
     170:	94 01       	movw	r18, r8
     172:	0e 94 b5 05 	call	0xb6a	; 0xb6a <__mulsf3>
     176:	20 e0       	ldi	r18, 0x00	; 0
     178:	30 e0       	ldi	r19, 0x00	; 0
     17a:	40 e8       	ldi	r20, 0x80	; 128
     17c:	5e e3       	ldi	r21, 0x3E	; 62
     17e:	0e 94 b5 05 	call	0xb6a	; 0xb6a <__mulsf3>
     182:	20 e0       	ldi	r18, 0x00	; 0
     184:	30 e0       	ldi	r19, 0x00	; 0
     186:	40 e4       	ldi	r20, 0x40	; 64
     188:	51 e4       	ldi	r21, 0x41	; 65
     18a:	0e 94 12 04 	call	0x824	; 0x824 <__subsf3>
     18e:	0e 94 f1 04 	call	0x9e2	; 0x9e2 <__fixsfsi>
     192:	9b 01       	movw	r18, r22
     194:	77 23       	and	r23, r23
     196:	24 f4       	brge	.+8      	; 0x1a0 <__EEPROM_REGION_LENGTH__+0xa0>
     198:	22 27       	eor	r18, r18
     19a:	33 27       	eor	r19, r19
     19c:	26 1b       	sub	r18, r22
     19e:	37 0b       	sbc	r19, r23
		voltageORcurrent->Result = current /*> TMCS1100_ZERO_I ? current - TMCS1100_ZERO_I : current*/;
     1a0:	f8 01       	movw	r30, r16
     1a2:	20 83       	st	Z, r18
     1a4:	31 83       	std	Z+1, r19	; 0x01
     1a6:	19 c0       	rjmp	.+50     	; 0x1da <__EEPROM_REGION_LENGTH__+0xda>
	}
	else {
		// Voltage measurement uses a fixed 2.048V reference, independent of VDD.
		ADC0.CTRLC = (ADC0.CTRLC & ~ADC_REFSEL_gm) | ADC_REFSEL_2048MV_gc;
     1a8:	e0 e0       	ldi	r30, 0x00	; 0
     1aa:	f6 e0       	ldi	r31, 0x06	; 6
     1ac:	82 81       	ldd	r24, Z+2	; 0x02
     1ae:	88 7f       	andi	r24, 0xF8	; 248
     1b0:	85 60       	ori	r24, 0x05	; 5
     1b2:	82 83       	std	Z+2, r24	; 0x02
		voltageORcurrent->Result = AMC1311_COEF * ADC0_Read(channel);
     1b4:	8c 2f       	mov	r24, r28
     1b6:	0e 94 62 00 	call	0xc4	; 0xc4 <ADC0_Read>
     1ba:	bc 01       	movw	r22, r24
     1bc:	80 e0       	ldi	r24, 0x00	; 0
     1be:	90 e0       	ldi	r25, 0x00	; 0
     1c0:	0e 94 27 05 	call	0xa4e	; 0xa4e <__floatunsisf>
     1c4:	20 e0       	ldi	r18, 0x00	; 0
     1c6:	30 e0       	ldi	r19, 0x00	; 0
     1c8:	40 e4       	ldi	r20, 0x40	; 64
     1ca:	5f e3       	ldi	r21, 0x3F	; 63
     1cc:	0e 94 b5 05 	call	0xb6a	; 0xb6a <__mulsf3>
     1d0:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <__fixunssfsi>
     1d4:	f8 01       	movw	r30, r16
     1d6:	60 83       	st	Z, r22
     1d8:	71 83       	std	Z+1, r23	; 0x01
	}
}
     1da:	cf 91       	pop	r28
     1dc:	1f 91       	pop	r17
     1de:	0f 91       	pop	r16
     1e0:	ff 90       	pop	r15
     1e2:	ef 90       	pop	r14
     1e4:	bf 90       	pop	r11
     1e6:	af 90       	pop	r10
     1e8:	9f 90       	pop	r9
     1ea:	8f 90       	pop	r8
     1ec:	08 95       	ret

000001ee <CLOCK_XOSCHF_clock_init>:
#include "Settings.h"

void CLOCK_XOSCHF_clock_init()
{
	/* Wait for external clock change to stable */
	while (CLKCTRL.MCLKSTATUS & CLKCTRL_EXTS_bm)
     1ee:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <crc6_table+0x7f6c19>
     1f2:	88 23       	and	r24, r24
     1f4:	e4 f3       	brlt	.-8      	; 0x1ee <CLOCK_XOSCHF_clock_init>
	{};
	/* Enable external (20 MHz) clock input */
	ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLA, CLKCTRL_CLKSEL_EXTCLK_gc | CLKCTRL_CLKSEL_OSC20M_gc);
     1f6:	63 e0       	ldi	r22, 0x03	; 3
     1f8:	80 e6       	ldi	r24, 0x60	; 96
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	0e 94 6c 09 	call	0x12d8	; 0x12d8 <ccp_write_io>

	/* Disable the main clock prescaler for full-speed operation. */
	ccp_write_io((uint8_t *) &CLKCTRL.MCLKCTRLB, CLKCTRL_PDIV_2X_gc & ~CLKCTRL_PEN_bm);
     200:	60 e0       	ldi	r22, 0x00	; 0
     202:	81 e6       	ldi	r24, 0x61	; 97
     204:	90 e0       	ldi	r25, 0x00	; 0
     206:	0e 94 6c 09 	call	0x12d8	; 0x12d8 <ccp_write_io>

	/* Wait for system oscillator change to complete */
	while (CLKCTRL.MCLKSTATUS & CLKCTRL_SOSC_bm)
     20a:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <crc6_table+0x7f6c19>
     20e:	80 fd       	sbrc	r24, 0
     210:	fc cf       	rjmp	.-8      	; 0x20a <CLOCK_XOSCHF_clock_init+0x1c>
	{};
	/* Configuration complete;*/
}
     212:	08 95       	ret

00000214 <crc6_mt6701_lookup>:
 * @brief Calculates the CRC-6 checksum using a lookup table.
 * 
 * @param data 18-bit data word (excluding CRC) from the MT6701 sensor.
 * @return Computed 6-bit CRC value.
 */
uint8_t crc6_mt6701_lookup(uint32_t data) {
     214:	0f 93       	push	r16
     216:	1f 93       	push	r17
    return crc6_table[crc6_table[crc6_table[0 ^ ((data >> 12) & 0x3F)] ^ ((data >> 6) & 0x3F)] ^ (data & 0x3F)];
     218:	8b 01       	movw	r16, r22
     21a:	9c 01       	movw	r18, r24
     21c:	0f 2e       	mov	r0, r31
     21e:	fc e0       	ldi	r31, 0x0C	; 12
     220:	36 95       	lsr	r19
     222:	27 95       	ror	r18
     224:	17 95       	ror	r17
     226:	07 95       	ror	r16
     228:	fa 95       	dec	r31
     22a:	d1 f7       	brne	.-12     	; 0x220 <crc6_mt6701_lookup+0xc>
     22c:	f0 2d       	mov	r31, r0
     22e:	0f 73       	andi	r16, 0x3F	; 63
     230:	11 27       	eor	r17, r17
     232:	22 27       	eor	r18, r18
     234:	33 27       	eor	r19, r19
     236:	f8 01       	movw	r30, r16
     238:	e6 5b       	subi	r30, 0xB6	; 182
     23a:	fb 46       	sbci	r31, 0x6B	; 107
     23c:	40 81       	ld	r20, Z
     23e:	8b 01       	movw	r16, r22
     240:	9c 01       	movw	r18, r24
     242:	68 94       	set
     244:	15 f8       	bld	r1, 5
     246:	36 95       	lsr	r19
     248:	27 95       	ror	r18
     24a:	17 95       	ror	r17
     24c:	07 95       	ror	r16
     24e:	16 94       	lsr	r1
     250:	d1 f7       	brne	.-12     	; 0x246 <crc6_mt6701_lookup+0x32>
     252:	0f 73       	andi	r16, 0x3F	; 63
     254:	11 27       	eor	r17, r17
     256:	22 27       	eor	r18, r18
     258:	33 27       	eor	r19, r19
     25a:	04 27       	eor	r16, r20
     25c:	f8 01       	movw	r30, r16
     25e:	e6 5b       	subi	r30, 0xB6	; 182
     260:	fb 46       	sbci	r31, 0x6B	; 107
     262:	20 81       	ld	r18, Z
     264:	dc 01       	movw	r26, r24
     266:	cb 01       	movw	r24, r22
     268:	8f 73       	andi	r24, 0x3F	; 63
     26a:	99 27       	eor	r25, r25
     26c:	aa 27       	eor	r26, r26
     26e:	bb 27       	eor	r27, r27
     270:	82 27       	eor	r24, r18
     272:	fc 01       	movw	r30, r24
     274:	e6 5b       	subi	r30, 0xB6	; 182
     276:	fb 46       	sbci	r31, 0x6B	; 107
}
     278:	80 81       	ld	r24, Z
     27a:	1f 91       	pop	r17
     27c:	0f 91       	pop	r16
     27e:	08 95       	ret

00000280 <MT6701CRC>:
 *
 * @param[in,out] data Pointer to the 24-bit data word with CRC.
 *                     The function modifies this value by removing the last 6 bits (CRC).
 * @return 0 if the CRC is correct, 1 otherwise.
 */
uint8_t MT6701CRC(uint32_t *data) {
     280:	cf 93       	push	r28
     282:	fc 01       	movw	r30, r24
    uint8_t received_crc = *data & 0x3F; ///< Extract the CRC (last 6 bits)
     284:	80 81       	ld	r24, Z
     286:	91 81       	ldd	r25, Z+1	; 0x01
     288:	a2 81       	ldd	r26, Z+2	; 0x02
     28a:	b3 81       	ldd	r27, Z+3	; 0x03
     28c:	c8 2f       	mov	r28, r24
     28e:	cf 73       	andi	r28, 0x3F	; 63
    *data = *data >> 6; ///< Remove CRC, leaving only the actual data
     290:	bc 01       	movw	r22, r24
     292:	cd 01       	movw	r24, r26
     294:	68 94       	set
     296:	15 f8       	bld	r1, 5
     298:	96 95       	lsr	r25
     29a:	87 95       	ror	r24
     29c:	77 95       	ror	r23
     29e:	67 95       	ror	r22
     2a0:	16 94       	lsr	r1
     2a2:	d1 f7       	brne	.-12     	; 0x298 <MT6701CRC+0x18>
     2a4:	60 83       	st	Z, r22
     2a6:	71 83       	std	Z+1, r23	; 0x01
     2a8:	82 83       	std	Z+2, r24	; 0x02
     2aa:	93 83       	std	Z+3, r25	; 0x03
    uint8_t calculated_crc = crc6_mt6701_lookup(*data); ///< Compute expected CRC
     2ac:	0e 94 0a 01 	call	0x214	; 0x214 <crc6_mt6701_lookup>
    return received_crc == calculated_crc ? 0 : 1; ///< Return 0 if CRC matches, otherwise 1
     2b0:	91 e0       	ldi	r25, 0x01	; 1
     2b2:	c8 13       	cpse	r28, r24
     2b4:	01 c0       	rjmp	.+2      	; 0x2b8 <MT6701CRC+0x38>
     2b6:	90 e0       	ldi	r25, 0x00	; 0
}
     2b8:	89 2f       	mov	r24, r25
     2ba:	cf 91       	pop	r28
     2bc:	08 95       	ret

000002be <crc8_cdma2000>:
 * of the input data. The result is returned as a single byte (CRC value).
 * 
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
     2be:	2f 92       	push	r2
     2c0:	3f 92       	push	r3
     2c2:	4f 92       	push	r4
     2c4:	5f 92       	push	r5
     2c6:	6f 92       	push	r6
     2c8:	7f 92       	push	r7
     2ca:	8f 92       	push	r8
     2cc:	9f 92       	push	r9
     2ce:	af 92       	push	r10
     2d0:	bf 92       	push	r11
     2d2:	cf 92       	push	r12
     2d4:	df 92       	push	r13
     2d6:	ef 92       	push	r14
     2d8:	ff 92       	push	r15
     2da:	0f 93       	push	r16
     2dc:	1f 93       	push	r17
     2de:	cf 93       	push	r28
     2e0:	df 93       	push	r29
     2e2:	cd b7       	in	r28, 0x3d	; 61
     2e4:	de b7       	in	r29, 0x3e	; 62
     2e6:	2b 97       	sbiw	r28, 0x0b	; 11
     2e8:	cd bf       	out	0x3d, r28	; 61
     2ea:	de bf       	out	0x3e, r29	; 62
     2ec:	c2 2e       	mov	r12, r18
     2ee:	b3 2e       	mov	r11, r19
     2f0:	a4 2e       	mov	r10, r20
     2f2:	95 2e       	mov	r9, r21
     2f4:	86 2e       	mov	r8, r22
     2f6:	77 2e       	mov	r7, r23
     2f8:	68 2e       	mov	r6, r24
     2fa:	59 2e       	mov	r5, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;
     2fc:	f2 2e       	mov	r15, r18
     2fe:	03 2f       	mov	r16, r19
     300:	14 2f       	mov	r17, r20
     302:	5a 87       	std	Y+10, r21	; 0x0a
     304:	69 83       	std	Y+1, r22	; 0x01
     306:	b7 2f       	mov	r27, r23
     308:	d8 2e       	mov	r13, r24
     30a:	e9 2e       	mov	r14, r25
 * @param data The input data to calculate the CRC for.
 * @return The CRC-8 checksum value for the data.
 */
uint8_t crc8_cdma2000(uint64_t data) {
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
     30c:	e0 e0       	ldi	r30, 0x00	; 0
     30e:	f0 e0       	ldi	r31, 0x00	; 0
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     310:	14 c0       	rjmp	.+40     	; 0x33a <crc8_cdma2000+0x7c>
        length++;
     312:	31 96       	adiw	r30, 0x01	; 1
        temp >>= 8;
     314:	2f 2d       	mov	r18, r15
     316:	30 2f       	mov	r19, r16
     318:	41 2f       	mov	r20, r17
     31a:	5a 85       	ldd	r21, Y+10	; 0x0a
     31c:	69 81       	ldd	r22, Y+1	; 0x01
     31e:	7b 2f       	mov	r23, r27
     320:	8d 2d       	mov	r24, r13
     322:	9e 2d       	mov	r25, r14
     324:	08 e0       	ldi	r16, 0x08	; 8
     326:	0e 94 73 06 	call	0xce6	; 0xce6 <__lshrdi3>
     32a:	f2 2e       	mov	r15, r18
     32c:	03 2f       	mov	r16, r19
     32e:	14 2f       	mov	r17, r20
     330:	5a 87       	std	Y+10, r21	; 0x0a
     332:	69 83       	std	Y+1, r22	; 0x01
     334:	b7 2f       	mov	r27, r23
     336:	d8 2e       	mov	r13, r24
     338:	e9 2e       	mov	r14, r25
    uint8_t crc = 0xFF;    ///< Initial CRC value.
    size_t length = 0;     ///< Length of the data in bytes.
    uint64_t temp = data;

    // Calculate the number of bytes in the data.
    while (temp) {
     33a:	2f 2d       	mov	r18, r15
     33c:	30 2f       	mov	r19, r16
     33e:	41 2f       	mov	r20, r17
     340:	5a 85       	ldd	r21, Y+10	; 0x0a
     342:	69 81       	ldd	r22, Y+1	; 0x01
     344:	7b 2f       	mov	r23, r27
     346:	8d 2d       	mov	r24, r13
     348:	9e 2d       	mov	r25, r14
     34a:	a0 e0       	ldi	r26, 0x00	; 0
     34c:	0e 94 8f 06 	call	0xd1e	; 0xd1e <__cmpdi2_s8>
     350:	01 f7       	brne	.-64     	; 0x312 <crc8_cdma2000+0x54>
     352:	8f ef       	ldi	r24, 0xFF	; 255
     354:	8a 87       	std	Y+10, r24	; 0x0a
     356:	cb 86       	std	Y+11, r12	; 0x0b
     358:	b9 82       	std	Y+1, r11	; 0x01
     35a:	4a 2c       	mov	r4, r10
     35c:	39 2c       	mov	r3, r9
     35e:	28 2c       	mov	r2, r8
     360:	1a c0       	rjmp	.+52     	; 0x396 <crc8_cdma2000+0xd8>
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
     362:	8d 01       	movw	r16, r26
     364:	00 0f       	add	r16, r16
     366:	11 1f       	adc	r17, r17
     368:	00 0f       	add	r16, r16
     36a:	11 1f       	adc	r17, r17
     36c:	00 0f       	add	r16, r16
     36e:	11 1f       	adc	r17, r17
     370:	2b 85       	ldd	r18, Y+11	; 0x0b
     372:	39 81       	ldd	r19, Y+1	; 0x01
     374:	44 2d       	mov	r20, r4
     376:	53 2d       	mov	r21, r3
     378:	62 2d       	mov	r22, r2
     37a:	77 2d       	mov	r23, r7
     37c:	86 2d       	mov	r24, r6
     37e:	95 2d       	mov	r25, r5
     380:	0e 94 73 06 	call	0xce6	; 0xce6 <__lshrdi3>
     384:	8a 84       	ldd	r8, Y+10	; 0x0a
     386:	82 26       	eor	r8, r18
     388:	91 2c       	mov	r9, r1
     38a:	f4 01       	movw	r30, r8
     38c:	e6 5b       	subi	r30, 0xB6	; 182
     38e:	fc 46       	sbci	r31, 0x6C	; 108
     390:	80 81       	ld	r24, Z
     392:	8a 87       	std	Y+10, r24	; 0x0a
        length++;
        temp >>= 8;
    }

    // Process each byte in the data.
    while (length--) {
     394:	fd 01       	movw	r30, r26
     396:	df 01       	movw	r26, r30
     398:	11 97       	sbiw	r26, 0x01	; 1
     39a:	ef 2b       	or	r30, r31
     39c:	11 f7       	brne	.-60     	; 0x362 <crc8_cdma2000+0xa4>
     39e:	8a 85       	ldd	r24, Y+10	; 0x0a
        crc = crc8_table[crc ^ ((data >> (length * 8)) & 0xFF)];
    }
    return crc;  ///< Return the calculated CRC.
}
     3a0:	2b 96       	adiw	r28, 0x0b	; 11
     3a2:	cd bf       	out	0x3d, r28	; 61
     3a4:	de bf       	out	0x3e, r29	; 62
     3a6:	df 91       	pop	r29
     3a8:	cf 91       	pop	r28
     3aa:	1f 91       	pop	r17
     3ac:	0f 91       	pop	r16
     3ae:	ff 90       	pop	r15
     3b0:	ef 90       	pop	r14
     3b2:	df 90       	pop	r13
     3b4:	cf 90       	pop	r12
     3b6:	bf 90       	pop	r11
     3b8:	af 90       	pop	r10
     3ba:	9f 90       	pop	r9
     3bc:	8f 90       	pop	r8
     3be:	7f 90       	pop	r7
     3c0:	6f 90       	pop	r6
     3c2:	5f 90       	pop	r5
     3c4:	4f 90       	pop	r4
     3c6:	3f 90       	pop	r3
     3c8:	2f 90       	pop	r2
     3ca:	08 95       	ret

000003cc <FIR>:
 * - The new measurement is added to a circular buffer.
 * - The filtered result is calculated as the average of all samples in the buffer.
 *
 * @param channel Specifies whether to process voltage or current (Voltage or Current).
 */
void FIR(solarrcells_t channel) {
     3cc:	cf 93       	push	r28
     3ce:	df 93       	push	r29
     3d0:	c8 2f       	mov	r28, r24
	ReadSolarCells(channel); ///< Read raw measurement from the selected ADC channel
     3d2:	0e 94 77 00 	call	0xee	; 0xee <ReadSolarCells>

	// Select target ADC_VALUES structure based on the channel (voltage or current)
	ADC_VALUES *voltageORcurrent = (channel == Voltage) ? &ReadVoltage : &ReadCurrent;
     3d6:	c2 30       	cpi	r28, 0x02	; 2
     3d8:	19 f4       	brne	.+6      	; 0x3e0 <FIR+0x14>
     3da:	c0 e0       	ldi	r28, 0x00	; 0
     3dc:	d8 e3       	ldi	r29, 0x38	; 56
     3de:	02 c0       	rjmp	.+4      	; 0x3e4 <FIR+0x18>
     3e0:	cb e2       	ldi	r28, 0x2B	; 43
     3e2:	d8 e3       	ldi	r29, 0x38	; 56

	// Store the latest measurement into the filter buffer at the current index
	voltageORcurrent->Filter[voltageORcurrent->index] = voltageORcurrent->Result;
     3e4:	ea a5       	ldd	r30, Y+42	; 0x2a
     3e6:	f0 e0       	ldi	r31, 0x00	; 0
     3e8:	88 81       	ld	r24, Y
     3ea:	99 81       	ldd	r25, Y+1	; 0x01
     3ec:	31 96       	adiw	r30, 0x01	; 1
     3ee:	ee 0f       	add	r30, r30
     3f0:	ff 1f       	adc	r31, r31
     3f2:	ec 0f       	add	r30, r28
     3f4:	fd 1f       	adc	r31, r29
     3f6:	80 83       	st	Z, r24
     3f8:	91 83       	std	Z+1, r25	; 0x01

	// Update the index (circular buffer behavior)
	voltageORcurrent->index = (voltageORcurrent->index + 1) % FIR_STEPS;
     3fa:	8a a5       	ldd	r24, Y+42	; 0x2a
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	01 96       	adiw	r24, 0x01	; 1
     400:	64 e1       	ldi	r22, 0x14	; 20
     402:	70 e0       	ldi	r23, 0x00	; 0
     404:	0e 94 22 06 	call	0xc44	; 0xc44 <__divmodhi4>
     408:	8a a7       	std	Y+42, r24	; 0x2a

	// Calculate the sum of all values in the buffer
	uint32_t sum = 0; ///< uint32_t is sufficient to store sum of up to 65535 uint16_t values
	for (uint8_t i = 0; i < FIR_STEPS; i++) {
     40a:	80 e0       	ldi	r24, 0x00	; 0

	// Update the index (circular buffer behavior)
	voltageORcurrent->index = (voltageORcurrent->index + 1) % FIR_STEPS;

	// Calculate the sum of all values in the buffer
	uint32_t sum = 0; ///< uint32_t is sufficient to store sum of up to 65535 uint16_t values
     40c:	40 e0       	ldi	r20, 0x00	; 0
     40e:	50 e0       	ldi	r21, 0x00	; 0
     410:	ba 01       	movw	r22, r20
	for (uint8_t i = 0; i < FIR_STEPS; i++) {
     412:	0e c0       	rjmp	.+28     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
		sum += voltageORcurrent->Filter[i];
     414:	e8 2f       	mov	r30, r24
     416:	f0 e0       	ldi	r31, 0x00	; 0
     418:	31 96       	adiw	r30, 0x01	; 1
     41a:	ee 0f       	add	r30, r30
     41c:	ff 1f       	adc	r31, r31
     41e:	ec 0f       	add	r30, r28
     420:	fd 1f       	adc	r31, r29
     422:	20 81       	ld	r18, Z
     424:	31 81       	ldd	r19, Z+1	; 0x01
     426:	42 0f       	add	r20, r18
     428:	53 1f       	adc	r21, r19
     42a:	61 1d       	adc	r22, r1
     42c:	71 1d       	adc	r23, r1
	// Update the index (circular buffer behavior)
	voltageORcurrent->index = (voltageORcurrent->index + 1) % FIR_STEPS;

	// Calculate the sum of all values in the buffer
	uint32_t sum = 0; ///< uint32_t is sufficient to store sum of up to 65535 uint16_t values
	for (uint8_t i = 0; i < FIR_STEPS; i++) {
     42e:	8f 5f       	subi	r24, 0xFF	; 255
     430:	84 31       	cpi	r24, 0x14	; 20
     432:	80 f3       	brcs	.-32     	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
		sum += voltageORcurrent->Filter[i];
	}

	// Store the filtered result as the average of the buffer
	voltageORcurrent->Result = sum / FIR_STEPS;
     434:	cb 01       	movw	r24, r22
     436:	ba 01       	movw	r22, r20
     438:	24 e1       	ldi	r18, 0x14	; 20
     43a:	30 e0       	ldi	r19, 0x00	; 0
     43c:	40 e0       	ldi	r20, 0x00	; 0
     43e:	50 e0       	ldi	r21, 0x00	; 0
     440:	0e 94 36 06 	call	0xc6c	; 0xc6c <__udivmodsi4>
     444:	28 83       	st	Y, r18
     446:	39 83       	std	Y+1, r19	; 0x01
}
     448:	df 91       	pop	r29
     44a:	cf 91       	pop	r28
     44c:	08 95       	ret

0000044e <GPIO_init>:
 */

#include "Settings.h"

void GPIO_init(){
    PORTMUX.USARTROUTEA = PORTMUX_USART0_DEFAULT_gc | PORTMUX_USART1_DEFAULT_gc; ///< Set USART0 and UASRT1 to default pins
     44e:	10 92 e2 05 	sts	0x05E2, r1	; 0x8005e2 <crc6_table+0x7f7198>

    PORTB.DIRSET = PIN1_bm | PIN2_bm; ///< Set PB1 as XCK (MT6701 CLK) out and PB2 as TX for dummy data sending
     452:	a0 e2       	ldi	r26, 0x20	; 32
     454:	b4 e0       	ldi	r27, 0x04	; 4
     456:	86 e0       	ldi	r24, 0x06	; 6
     458:	11 96       	adiw	r26, 0x01	; 1
     45a:	8c 93       	st	X, r24
     45c:	11 97       	sbiw	r26, 0x01	; 1
    PORTB.PIN2CTRL = PORT_PULLUPEN_bm; ///< Enable pull-up for PB2 (USART0 TX)    
     45e:	88 e0       	ldi	r24, 0x08	; 8
     460:	52 96       	adiw	r26, 0x12	; 18
     462:	8c 93       	st	X, r24
     464:	52 97       	sbiw	r26, 0x12	; 18
    PORTB.DIRCLR =  PIN3_bm; ///< PB3 as input (USART0 RX as MISO (MT6701 DO))	
     466:	12 96       	adiw	r26, 0x02	; 2
     468:	8c 93       	st	X, r24
     46a:	12 97       	sbiw	r26, 0x02	; 2
    PORTB.PIN3CTRL = PORT_PULLUPEN_bm; ///< Enable pull-up for PB3 (USART0 RX)
     46c:	53 96       	adiw	r26, 0x13	; 19
     46e:	8c 93       	st	X, r24
     470:	53 97       	sbiw	r26, 0x13	; 19

    PORTA.DIRSET = PIN1_bm | PIN6_bm | PIN7_bm; ///< Set PA1 as (USART1 LED TX), PA6 as AZSS (MT6701 CSN),  PA7 as ELSS (MT6701 CSN)
     472:	e0 e0       	ldi	r30, 0x00	; 0
     474:	f4 e0       	ldi	r31, 0x04	; 4
     476:	92 ec       	ldi	r25, 0xC2	; 194
     478:	91 83       	std	Z+1, r25	; 0x01
	PORTA.PIN1CTRL = PORT_INVEN_bm; ///< Invert for PA1 (USART1 TX LED TX) to save LED life and consumed energy
     47a:	90 e8       	ldi	r25, 0x80	; 128
     47c:	91 8b       	std	Z+17, r25	; 0x11
	PORTA.DIRCLR = PIN4_bm | PIN5_bm; ///< Set PA4 as input (Y MAX), Set PB0 as input (Y MIN)
     47e:	90 e3       	ldi	r25, 0x30	; 48
     480:	92 83       	std	Z+2, r25	; 0x02
	PORTA.PIN4CTRL = PORT_PULLUPEN_bm;///< Enable pull-up for PA2 (Y MAX)
     482:	84 8b       	std	Z+20, r24	; 0x14
	PORTA.PIN5CTRL = PORT_PULLUPEN_bm; ///< Enable pull-up for PA5 (Y MIN)
     484:	85 8b       	std	Z+21, r24	; 0x15
    PORTA.OUTSET = PIN6_bm | PIN7_bm; ///< Keep All SS high
     486:	80 ec       	ldi	r24, 0xC0	; 192
     488:	85 83       	std	Z+5, r24	; 0x05

	PORTB.PIN0CTRL = PORT_ISC_INPUT_DISABLE_gc; ///< Turn off digital buffer for PB0 (SC Current)
     48a:	84 e0       	ldi	r24, 0x04	; 4
     48c:	50 96       	adiw	r26, 0x10	; 16
     48e:	8c 93       	st	X, r24
	PORTA.PIN2CTRL = PORT_ISC_INPUT_DISABLE_gc; ///< Turn off digital buffer for PA2 (SC Voltage)
     490:	82 8b       	std	Z+18, r24	; 0x12
     492:	08 95       	ret

00000494 <main>:
 * @return int (not used, since the function never exits).
 */

int main(void)
{
	CLOCK_XOSCHF_clock_init(); ///< Initialize exteral system clock
     494:	0e 94 f7 00 	call	0x1ee	; 0x1ee <CLOCK_XOSCHF_clock_init>
    //CLOCK_INHF_clock_init(); 
    GPIO_init(); ///< Initialize GPIO pins
     498:	0e 94 27 02 	call	0x44e	; 0x44e <GPIO_init>
    USART0_init(); ///< Initialize USART0 for SPI communication
     49c:	0e 94 8e 03 	call	0x71c	; 0x71c <USART0_init>
	USART1_init();
     4a0:	0e 94 b3 03 	call	0x766	; 0x766 <USART1_init>
	ADC0_init();
     4a4:	0e 94 50 00 	call	0xa0	; 0xa0 <ADC0_init>

    while (1) 
    {
		//Test for extenal- internal clock
		//PORTA.OUTTGL = PIN1_bm;
        MT6701_SSI_Angle(Elevation_Angle); ///< Read MT6701 sensor data
     4a8:	80 e8       	ldi	r24, 0x80	; 128
     4aa:	0e 94 01 03 	call	0x602	; 0x602 <MT6701_SSI_Angle>
        MT6701_SSI_Angle(Azimuth_Angle); ///< Read MT6701 sensor data
     4ae:	80 e4       	ldi	r24, 0x40	; 64
     4b0:	0e 94 01 03 	call	0x602	; 0x602 <MT6701_SSI_Angle>
		//ReadSolarCells(Voltage); //uncomment if filtration no needded
		//ReadSolarCells(Current); //uncomment if filtration no needded
		FIR(Voltage); //comment if using ReadSolarCells(Voltage);
     4b4:	82 e0       	ldi	r24, 0x02	; 2
     4b6:	0e 94 e6 01 	call	0x3cc	; 0x3cc <FIR>
		FIR(Current); //comment if using ReadSolarCells(Current);
     4ba:	8b e0       	ldi	r24, 0x0B	; 11
     4bc:	0e 94 e6 01 	call	0x3cc	; 0x3cc <FIR>
		uint8_t y = YEndSwitches();
     4c0:	0e 94 01 04 	call	0x802	; 0x802 <YEndSwitches>
     4c4:	38 2e       	mov	r3, r24
		uint8_t crc8 = crc8_cdma2000(((uint64_t)MT6701ELEVATION.Angle << 44) | ((uint64_t)MT6701AZIMUTH.Angle << 28) | ((uint64_t)ReadVoltage.Result << 16) | ((uint32_t)ReadCurrent.Result << 4) | y);
     4c6:	cc e5       	ldi	r28, 0x5C	; 92
     4c8:	d8 e3       	ldi	r29, 0x38	; 56
     4ca:	88 80       	ld	r8, Y
     4cc:	99 80       	ldd	r9, Y+1	; 0x01
     4ce:	28 2d       	mov	r18, r8
     4d0:	39 2d       	mov	r19, r9
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	80 e0       	ldi	r24, 0x00	; 0
     4dc:	90 e0       	ldi	r25, 0x00	; 0
     4de:	0c e2       	ldi	r16, 0x2C	; 44
     4e0:	0e 94 58 06 	call	0xcb0	; 0xcb0 <__ashldi3>
     4e4:	92 2e       	mov	r9, r18
     4e6:	a3 2e       	mov	r10, r19
     4e8:	b4 2e       	mov	r11, r20
     4ea:	15 2f       	mov	r17, r21
     4ec:	c6 2e       	mov	r12, r22
     4ee:	d7 2e       	mov	r13, r23
     4f0:	f8 2f       	mov	r31, r24
     4f2:	e9 2f       	mov	r30, r25
     4f4:	0f 2e       	mov	r0, r31
     4f6:	f6 e5       	ldi	r31, 0x56	; 86
     4f8:	ef 2e       	mov	r14, r31
     4fa:	f8 e3       	ldi	r31, 0x38	; 56
     4fc:	ff 2e       	mov	r15, r31
     4fe:	f0 2d       	mov	r31, r0
     500:	d7 01       	movw	r26, r14
     502:	4d 91       	ld	r20, X+
     504:	5c 91       	ld	r21, X
     506:	24 2f       	mov	r18, r20
     508:	35 2f       	mov	r19, r21
     50a:	40 e0       	ldi	r20, 0x00	; 0
     50c:	50 e0       	ldi	r21, 0x00	; 0
     50e:	60 e0       	ldi	r22, 0x00	; 0
     510:	70 e0       	ldi	r23, 0x00	; 0
     512:	80 e0       	ldi	r24, 0x00	; 0
     514:	90 e0       	ldi	r25, 0x00	; 0
     516:	0c e1       	ldi	r16, 0x1C	; 28
     518:	0e 94 58 06 	call	0xcb0	; 0xcb0 <__ashldi3>
     51c:	92 2a       	or	r9, r18
     51e:	a3 2a       	or	r10, r19
     520:	b4 2a       	or	r11, r20
     522:	15 2b       	or	r17, r21
     524:	7c 2c       	mov	r7, r12
     526:	76 2a       	or	r7, r22
     528:	8d 2c       	mov	r8, r13
     52a:	87 2a       	or	r8, r23
     52c:	f8 2b       	or	r31, r24
     52e:	e9 2b       	or	r30, r25
     530:	0f 2e       	mov	r0, r31
     532:	f0 e0       	ldi	r31, 0x00	; 0
     534:	cf 2e       	mov	r12, r31
     536:	f8 e3       	ldi	r31, 0x38	; 56
     538:	df 2e       	mov	r13, r31
     53a:	f0 2d       	mov	r31, r0
     53c:	d6 01       	movw	r26, r12
     53e:	8d 91       	ld	r24, X+
     540:	9c 91       	ld	r25, X
     542:	ac 01       	movw	r20, r24
     544:	24 2f       	mov	r18, r20
     546:	35 2f       	mov	r19, r21
     548:	40 e0       	ldi	r20, 0x00	; 0
     54a:	50 e0       	ldi	r21, 0x00	; 0
     54c:	60 e0       	ldi	r22, 0x00	; 0
     54e:	70 e0       	ldi	r23, 0x00	; 0
     550:	80 e0       	ldi	r24, 0x00	; 0
     552:	90 e0       	ldi	r25, 0x00	; 0
     554:	00 e1       	ldi	r16, 0x10	; 16
     556:	0e 94 58 06 	call	0xcb0	; 0xcb0 <__ashldi3>
     55a:	29 29       	or	r18, r9
     55c:	3a 29       	or	r19, r10
     55e:	4b 29       	or	r20, r11
     560:	51 2b       	or	r21, r17
     562:	67 29       	or	r22, r7
     564:	78 29       	or	r23, r8
     566:	0b e2       	ldi	r16, 0x2B	; 43
     568:	18 e3       	ldi	r17, 0x38	; 56
     56a:	d8 01       	movw	r26, r16
     56c:	4d 90       	ld	r4, X+
     56e:	5c 90       	ld	r5, X
     570:	61 2c       	mov	r6, r1
     572:	71 2c       	mov	r7, r1
     574:	44 0c       	add	r4, r4
     576:	55 1c       	adc	r5, r5
     578:	66 1c       	adc	r6, r6
     57a:	77 1c       	adc	r7, r7
     57c:	44 0c       	add	r4, r4
     57e:	55 1c       	adc	r5, r5
     580:	66 1c       	adc	r6, r6
     582:	77 1c       	adc	r7, r7
     584:	44 0c       	add	r4, r4
     586:	55 1c       	adc	r5, r5
     588:	66 1c       	adc	r6, r6
     58a:	77 1c       	adc	r7, r7
     58c:	44 0c       	add	r4, r4
     58e:	55 1c       	adc	r5, r5
     590:	66 1c       	adc	r6, r6
     592:	77 1c       	adc	r7, r7
     594:	24 29       	or	r18, r4
     596:	35 29       	or	r19, r5
     598:	46 29       	or	r20, r6
     59a:	57 29       	or	r21, r7
     59c:	23 29       	or	r18, r3
     59e:	8f 2b       	or	r24, r31
     5a0:	9e 2b       	or	r25, r30
     5a2:	0e 94 5f 01 	call	0x2be	; 0x2be <crc8_cdma2000>
		        // Send the combined data over USART0 in a formatted string
		        USART1_printf("<%04x%04x%03x%03x%x%02x>\r\n",
		        (uint16_t)MT6701ELEVATION.Angle,           ///< Elevation angle (4 digits)
		        (uint16_t)MT6701AZIMUTH.Angle,           ///< Azimuth angle (4 digits)
		        (uint16_t)ReadVoltage.Result,           ///< Voltage (3 digits)
		        (uint16_t)ReadCurrent.Result,            ///< Current (3 digits)
     5a6:	f8 01       	movw	r30, r16
     5a8:	70 81       	ld	r23, Z
     5aa:	e1 81       	ldd	r30, Z+1	; 0x01

		        // Send the combined data over USART0 in a formatted string
		        USART1_printf("<%04x%04x%03x%03x%x%02x>\r\n",
		        (uint16_t)MT6701ELEVATION.Angle,           ///< Elevation angle (4 digits)
		        (uint16_t)MT6701AZIMUTH.Angle,           ///< Azimuth angle (4 digits)
		        (uint16_t)ReadVoltage.Result,           ///< Voltage (3 digits)
     5ac:	d6 01       	movw	r26, r12
     5ae:	5c 91       	ld	r21, X
     5b0:	11 96       	adiw	r26, 0x01	; 1
     5b2:	6c 91       	ld	r22, X
		uint8_t crc8 = crc8_cdma2000(((uint64_t)MT6701ELEVATION.Angle << 44) | ((uint64_t)MT6701AZIMUTH.Angle << 28) | ((uint64_t)ReadVoltage.Result << 16) | ((uint32_t)ReadCurrent.Result << 4) | y);

		        // Send the combined data over USART0 in a formatted string
		        USART1_printf("<%04x%04x%03x%03x%x%02x>\r\n",
		        (uint16_t)MT6701ELEVATION.Angle,           ///< Elevation angle (4 digits)
		        (uint16_t)MT6701AZIMUTH.Angle,           ///< Azimuth angle (4 digits)
     5b4:	d7 01       	movw	r26, r14
     5b6:	3c 91       	ld	r19, X
     5b8:	11 96       	adiw	r26, 0x01	; 1
     5ba:	4c 91       	ld	r20, X
		uint8_t y = YEndSwitches();
		uint8_t crc8 = crc8_cdma2000(((uint64_t)MT6701ELEVATION.Angle << 44) | ((uint64_t)MT6701AZIMUTH.Angle << 28) | ((uint64_t)ReadVoltage.Result << 16) | ((uint32_t)ReadCurrent.Result << 4) | y);

		        // Send the combined data over USART0 in a formatted string
		        USART1_printf("<%04x%04x%03x%03x%x%02x>\r\n",
		        (uint16_t)MT6701ELEVATION.Angle,           ///< Elevation angle (4 digits)
     5bc:	98 81       	ld	r25, Y
     5be:	29 81       	ldd	r18, Y+1	; 0x01
		FIR(Current); //comment if using ReadSolarCells(Current);
		uint8_t y = YEndSwitches();
		uint8_t crc8 = crc8_cdma2000(((uint64_t)MT6701ELEVATION.Angle << 44) | ((uint64_t)MT6701AZIMUTH.Angle << 28) | ((uint64_t)ReadVoltage.Result << 16) | ((uint32_t)ReadCurrent.Result << 4) | y);

		        // Send the combined data over USART0 in a formatted string
		        USART1_printf("<%04x%04x%03x%03x%x%02x>\r\n",
     5c0:	1f 92       	push	r1
     5c2:	8f 93       	push	r24
     5c4:	1f 92       	push	r1
     5c6:	3f 92       	push	r3
     5c8:	ef 93       	push	r30
     5ca:	7f 93       	push	r23
     5cc:	6f 93       	push	r22
     5ce:	5f 93       	push	r21
     5d0:	4f 93       	push	r20
     5d2:	3f 93       	push	r19
     5d4:	2f 93       	push	r18
     5d6:	9f 93       	push	r25
     5d8:	8a e8       	ldi	r24, 0x8A	; 138
     5da:	94 e9       	ldi	r25, 0x94	; 148
     5dc:	9f 93       	push	r25
     5de:	8f 93       	push	r24
     5e0:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <USART1_printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5e4:	bf e7       	ldi	r27, 0x7F	; 127
     5e6:	ea e1       	ldi	r30, 0x1A	; 26
     5e8:	f6 e0       	ldi	r31, 0x06	; 6
     5ea:	b1 50       	subi	r27, 0x01	; 1
     5ec:	e0 40       	sbci	r30, 0x00	; 0
     5ee:	f0 40       	sbci	r31, 0x00	; 0
     5f0:	e1 f7       	brne	.-8      	; 0x5ea <main+0x156>
     5f2:	00 c0       	rjmp	.+0      	; 0x5f4 <main+0x160>
     5f4:	00 00       	nop
     5f6:	8d b7       	in	r24, 0x3d	; 61
     5f8:	9e b7       	in	r25, 0x3e	; 62
     5fa:	0e 96       	adiw	r24, 0x0e	; 14
     5fc:	8d bf       	out	0x3d, r24	; 61
     5fe:	9e bf       	out	0x3e, r25	; 62
     600:	53 cf       	rjmp	.-346    	; 0x4a8 <main+0x14>

00000602 <MT6701_SSI_Angle>:
 * This function initiates an SSI communication session by pulling the chip select (CSN) low,
 * transmitting dummy data to generate a clock signal, and receiving the corresponding data bits.
 * The received data is then processed to extract the angle, magnetic field status, push button status,
 * and track status.
 */
void MT6701_SSI_Angle(angleChannel_t channel) {
     602:	0f 93       	push	r16
     604:	1f 93       	push	r17
     606:	cf 93       	push	r28
     608:	df 93       	push	r29
     60a:	00 d0       	rcall	.+0      	; 0x60c <MT6701_SSI_Angle+0xa>
     60c:	00 d0       	rcall	.+0      	; 0x60e <MT6701_SSI_Angle+0xc>
     60e:	cd b7       	in	r28, 0x3d	; 61
     610:	de b7       	in	r29, 0x3e	; 62
     612:	08 2f       	mov	r16, r24
    uint32_t received_data = 0;
     614:	19 82       	std	Y+1, r1	; 0x01
     616:	1a 82       	std	Y+2, r1	; 0x02
     618:	1b 82       	std	Y+3, r1	; 0x03
     61a:	1c 82       	std	Y+4, r1	; 0x04

    PORTA.OUTCLR = channel; ///< Pull CSN low to start communication   
     61c:	80 93 06 04 	sts	0x0406, r24	; 0x800406 <crc6_table+0x7f6fbc>
    for (uint8_t i = 0; i < 3; i++) { ///< 3 bytes (24 bits) of data
     620:	10 e0       	ldi	r17, 0x00	; 0
     622:	24 c0       	rjmp	.+72     	; 0x66c <MT6701_SSI_Angle+0x6a>
        USART0_sendChar('o'); ///< Send dummy data (8 bits) for clock generation
     624:	8f e6       	ldi	r24, 0x6F	; 111
     626:	0e 94 99 03 	call	0x732	; 0x732 <USART0_sendChar>
		while (!(USART0.STATUS & USART_TXCIF_bm)) {} ///< Repeat until the full frame is received
     62a:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <crc6_table+0x7f73ba>
     62e:	86 ff       	sbrs	r24, 6
     630:	fc cf       	rjmp	.-8      	; 0x62a <MT6701_SSI_Angle+0x28>
		USART0.STATUS |= USART_TXCIF_bm; ///< Clear frame flag before data collection
     632:	e0 e0       	ldi	r30, 0x00	; 0
     634:	f8 e0       	ldi	r31, 0x08	; 8
     636:	84 81       	ldd	r24, Z+4	; 0x04
     638:	80 64       	ori	r24, 0x40	; 64
     63a:	84 83       	std	Z+4, r24	; 0x04
        received_data <<= 8; ///< Shift previous data left by 8 bits
     63c:	89 81       	ldd	r24, Y+1	; 0x01
     63e:	9a 81       	ldd	r25, Y+2	; 0x02
     640:	ab 81       	ldd	r26, Y+3	; 0x03
     642:	bc 81       	ldd	r27, Y+4	; 0x04
     644:	ba 2f       	mov	r27, r26
     646:	a9 2f       	mov	r26, r25
     648:	98 2f       	mov	r25, r24
     64a:	88 27       	eor	r24, r24
     64c:	89 83       	std	Y+1, r24	; 0x01
     64e:	9a 83       	std	Y+2, r25	; 0x02
     650:	ab 83       	std	Y+3, r26	; 0x03
     652:	bc 83       	std	Y+4, r27	; 0x04
        received_data |= USART0_readChar(); ///< Read 8 bits of received data and Append current received byte
     654:	0e 94 a0 03 	call	0x740	; 0x740 <USART0_readChar>
     658:	49 81       	ldd	r20, Y+1	; 0x01
     65a:	5a 81       	ldd	r21, Y+2	; 0x02
     65c:	6b 81       	ldd	r22, Y+3	; 0x03
     65e:	7c 81       	ldd	r23, Y+4	; 0x04
     660:	48 2b       	or	r20, r24
     662:	49 83       	std	Y+1, r20	; 0x01
     664:	5a 83       	std	Y+2, r21	; 0x02
     666:	6b 83       	std	Y+3, r22	; 0x03
     668:	7c 83       	std	Y+4, r23	; 0x04
 */
void MT6701_SSI_Angle(angleChannel_t channel) {
    uint32_t received_data = 0;

    PORTA.OUTCLR = channel; ///< Pull CSN low to start communication   
    for (uint8_t i = 0; i < 3; i++) { ///< 3 bytes (24 bits) of data
     66a:	1f 5f       	subi	r17, 0xFF	; 255
     66c:	13 30       	cpi	r17, 0x03	; 3
     66e:	d0 f2       	brcs	.-76     	; 0x624 <MT6701_SSI_Angle+0x22>
		while (!(USART0.STATUS & USART_TXCIF_bm)) {} ///< Repeat until the full frame is received
		USART0.STATUS |= USART_TXCIF_bm; ///< Clear frame flag before data collection
        received_data <<= 8; ///< Shift previous data left by 8 bits
        received_data |= USART0_readChar(); ///< Read 8 bits of received data and Append current received byte
    }
    PORTA.OUTSET = channel; ///< Pull CSN high (USART SPI mode does not have integrated SS control)
     670:	00 93 05 04 	sts	0x0405, r16	; 0x800405 <crc6_table+0x7f6fbb>
    
	    // Use a pointer to simplify the logic
	    AngleSensorStatus *sensor = (channel == Elevation_Angle) ? &MT6701ELEVATION : &MT6701AZIMUTH;
     674:	00 38       	cpi	r16, 0x80	; 128
     676:	19 f4       	brne	.+6      	; 0x67e <MT6701_SSI_Angle+0x7c>
     678:	0c e5       	ldi	r16, 0x5C	; 92
     67a:	18 e3       	ldi	r17, 0x38	; 56
     67c:	02 c0       	rjmp	.+4      	; 0x682 <MT6701_SSI_Angle+0x80>
     67e:	06 e5       	ldi	r16, 0x56	; 86
     680:	18 e3       	ldi	r17, 0x38	; 56

	    // Update sensor data
	    sensor->CRCError = MT6701CRC(&received_data);  // Verify and remove CRC from received data
     682:	ce 01       	movw	r24, r28
     684:	01 96       	adiw	r24, 0x01	; 1
     686:	0e 94 40 01 	call	0x280	; 0x280 <MT6701CRC>
     68a:	f8 01       	movw	r30, r16
     68c:	85 83       	std	Z+5, r24	; 0x05
	    sensor->MagneticFieldStatus = received_data & 0x3;  // Extract magnetic field status
     68e:	89 81       	ldd	r24, Y+1	; 0x01
     690:	83 70       	andi	r24, 0x03	; 3
     692:	82 83       	std	Z+2, r24	; 0x02
	    sensor->PushButtonStatus = (received_data >> 2) & 0x1;  // Extract push button status
     694:	89 81       	ldd	r24, Y+1	; 0x01
     696:	9a 81       	ldd	r25, Y+2	; 0x02
     698:	ab 81       	ldd	r26, Y+3	; 0x03
     69a:	bc 81       	ldd	r27, Y+4	; 0x04
     69c:	b6 95       	lsr	r27
     69e:	a7 95       	ror	r26
     6a0:	97 95       	ror	r25
     6a2:	87 95       	ror	r24
     6a4:	b6 95       	lsr	r27
     6a6:	a7 95       	ror	r26
     6a8:	97 95       	ror	r25
     6aa:	87 95       	ror	r24
     6ac:	81 70       	andi	r24, 0x01	; 1
     6ae:	83 83       	std	Z+3, r24	; 0x03
	    sensor->TrackStatus = (received_data >> 3) & 0x1;  // Extract track status
     6b0:	89 81       	ldd	r24, Y+1	; 0x01
     6b2:	9a 81       	ldd	r25, Y+2	; 0x02
     6b4:	ab 81       	ldd	r26, Y+3	; 0x03
     6b6:	bc 81       	ldd	r27, Y+4	; 0x04
     6b8:	ac 01       	movw	r20, r24
     6ba:	bd 01       	movw	r22, r26
     6bc:	68 94       	set
     6be:	12 f8       	bld	r1, 2
     6c0:	76 95       	lsr	r23
     6c2:	67 95       	ror	r22
     6c4:	57 95       	ror	r21
     6c6:	47 95       	ror	r20
     6c8:	16 94       	lsr	r1
     6ca:	d1 f7       	brne	.-12     	; 0x6c0 <MT6701_SSI_Angle+0xbe>
     6cc:	24 2f       	mov	r18, r20
     6ce:	21 70       	andi	r18, 0x01	; 1
     6d0:	24 83       	std	Z+4, r18	; 0x04
	    sensor->Angle = ((double)(received_data >> 4) / 0.4551111111)+0.5;  // Compute angle in degrees
     6d2:	bc 01       	movw	r22, r24
     6d4:	cd 01       	movw	r24, r26
     6d6:	68 94       	set
     6d8:	13 f8       	bld	r1, 3
     6da:	96 95       	lsr	r25
     6dc:	87 95       	ror	r24
     6de:	77 95       	ror	r23
     6e0:	67 95       	ror	r22
     6e2:	16 94       	lsr	r1
     6e4:	d1 f7       	brne	.-12     	; 0x6da <MT6701_SSI_Angle+0xd8>
     6e6:	0e 94 27 05 	call	0xa4e	; 0xa4e <__floatunsisf>
     6ea:	23 e5       	ldi	r18, 0x53	; 83
     6ec:	34 e0       	ldi	r19, 0x04	; 4
     6ee:	49 ee       	ldi	r20, 0xE9	; 233
     6f0:	5e e3       	ldi	r21, 0x3E	; 62
     6f2:	0e 94 7f 04 	call	0x8fe	; 0x8fe <__divsf3>
     6f6:	20 e0       	ldi	r18, 0x00	; 0
     6f8:	30 e0       	ldi	r19, 0x00	; 0
     6fa:	40 e0       	ldi	r20, 0x00	; 0
     6fc:	5f e3       	ldi	r21, 0x3F	; 63
     6fe:	0e 94 13 04 	call	0x826	; 0x826 <__addsf3>
     702:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <__fixunssfsi>
     706:	f8 01       	movw	r30, r16
     708:	60 83       	st	Z, r22
     70a:	71 83       	std	Z+1, r23	; 0x01
     70c:	24 96       	adiw	r28, 0x04	; 4
     70e:	cd bf       	out	0x3d, r28	; 61
     710:	de bf       	out	0x3e, r29	; 62
     712:	df 91       	pop	r29
     714:	cf 91       	pop	r28
     716:	1f 91       	pop	r17
     718:	0f 91       	pop	r16
     71a:	08 95       	ret

0000071c <USART0_init>:
 * This function configures USART0 to operate in SPI master mode with a baud rate of 500 kbps.
 * It enables the receiver (MISO) and transmitter (for sending dummy data), and sets
 * the SPI mode with data sampling on the trailing edge.
 */
void USART0_init() {
    USART0.BAUD = (uint16_t)USART0_BAUD_RATE(500000); ///< Set baud rate to 0.5 Mbps
     71c:	e0 e0       	ldi	r30, 0x00	; 0
     71e:	f8 e0       	ldi	r31, 0x08	; 8
     720:	80 e0       	ldi	r24, 0x00	; 0
     722:	95 e0       	ldi	r25, 0x05	; 5
     724:	80 87       	std	Z+8, r24	; 0x08
     726:	91 87       	std	Z+9, r25	; 0x09
    USART0.CTRLB = USART_RXEN_bm | USART_TXEN_bm; ///< Enable RX as MISO, TX for dummy data sending
     728:	80 ec       	ldi	r24, 0xC0	; 192
     72a:	86 83       	std	Z+6, r24	; 0x06
    USART0.CTRLC = USART_CMODE_MSPI_gc | USART_UCPHA_bm; ///< Configure as Host SPI, data sampled on the trailing edge
     72c:	82 ec       	ldi	r24, 0xC2	; 194
     72e:	87 83       	std	Z+7, r24	; 0x07
     730:	08 95       	ret

00000732 <USART0_sendChar>:
 *
 * This function waits for the data register to be empty before transmitting
 * the provided character.
 */
void USART0_sendChar(char c) {
    while (!(USART0.STATUS & USART_DREIF_bm)); ///< Wait for data register to be empty
     732:	90 91 04 08 	lds	r25, 0x0804	; 0x800804 <crc6_table+0x7f73ba>
     736:	95 ff       	sbrs	r25, 5
     738:	fc cf       	rjmp	.-8      	; 0x732 <USART0_sendChar>
    USART0.TXDATAL = c; ///< Send character
     73a:	80 93 02 08 	sts	0x0802, r24	; 0x800802 <crc6_table+0x7f73b8>
     73e:	08 95       	ret

00000740 <USART0_readChar>:
 * period, it sets a warning flag. 
 * 
 * @return The received character.
 */
char USART0_readChar() {
    USART0.STATUS = USART_RXCIF_bm; // Clear buffer before reading
     740:	80 e8       	ldi	r24, 0x80	; 128
     742:	80 93 04 08 	sts	0x0804, r24	; 0x800804 <crc6_table+0x7f73ba>
    uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
     746:	80 e4       	ldi	r24, 0x40	; 64
     748:	9c e9       	ldi	r25, 0x9C	; 156
     74a:	a0 e0       	ldi	r26, 0x00	; 0
     74c:	b0 e0       	ldi	r27, 0x00	; 0
    while (!(USART0.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
     74e:	04 c0       	rjmp	.+8      	; 0x758 <USART0_readChar+0x18>
        if (--timeout_counter == 0) { // Timeout condition
     750:	01 97       	sbiw	r24, 0x01	; 1
     752:	a1 09       	sbc	r26, r1
     754:	b1 09       	sbc	r27, r1
     756:	21 f0       	breq	.+8      	; 0x760 <USART0_readChar+0x20>
 * @return The received character.
 */
char USART0_readChar() {
    USART0.STATUS = USART_RXCIF_bm; // Clear buffer before reading
    uint32_t timeout_counter = TIMEOUT_COUNTER; // Set a timeout counter
    while (!(USART0.STATUS & USART_RXCIF_bm)) { // Wait for data to be received
     758:	20 91 04 08 	lds	r18, 0x0804	; 0x800804 <crc6_table+0x7f73ba>
     75c:	22 23       	and	r18, r18
     75e:	c4 f7       	brge	.-16     	; 0x750 <USART0_readChar+0x10>
        if (--timeout_counter == 0) { // Timeout condition
           // Status.warning = 1; // Set warning if timeout occurs
            break;
        }
    }
    return USART0.RXDATAL; // Return received character
     760:	80 91 00 08 	lds	r24, 0x0800	; 0x800800 <crc6_table+0x7f73b6>
}
     764:	08 95       	ret

00000766 <USART1_init>:
 * 
 * This function configures USART1 for asynchronous communication, enabling both
 * transmission and reception at a baud rate of 0.5 Mbps with double-speed operation.
 */
void USART1_init() {
	USART1.BAUD = (uint16_t)USART1_BAUD_RATE(460800); // Set baud rate to 0.4608M
     766:	e0 e2       	ldi	r30, 0x20	; 32
     768:	f8 e0       	ldi	r31, 0x08	; 8
     76a:	8b e5       	ldi	r24, 0x5B	; 91
     76c:	91 e0       	ldi	r25, 0x01	; 1
     76e:	80 87       	std	Z+8, r24	; 0x08
     770:	91 87       	std	Z+9, r25	; 0x09
	USART1.CTRLB = USART_TXEN_bm | USART_RXMODE_CLK2X_gc; // Enable RX, TX, double speed mode
     772:	82 e4       	ldi	r24, 0x42	; 66
     774:	86 83       	std	Z+6, r24	; 0x06
	USART1.CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_CHSIZE_8BIT_gc | USART_PMODE_DISABLED_gc | USART_SBMODE_1BIT_gc; // Configure for 8-bit, no parity, 1 stop bit, asynchronous mode
     776:	83 e0       	ldi	r24, 0x03	; 3
     778:	87 83       	std	Z+7, r24	; 0x07
     77a:	08 95       	ret

0000077c <USART1_sendChar>:
 * This function waits until the USART1 data register is empty and then transmits a character.
 * 
 * @param c The character to send.
 */
void USART1_sendChar(char c) {
	while (!(USART1.STATUS & USART_DREIF_bm)); // Wait for data register to be empty
     77c:	90 91 24 08 	lds	r25, 0x0824	; 0x800824 <crc6_table+0x7f73da>
     780:	95 ff       	sbrs	r25, 5
     782:	fc cf       	rjmp	.-8      	; 0x77c <USART1_sendChar>
	USART1.TXDATAL = c; // Send character
     784:	80 93 22 08 	sts	0x0822, r24	; 0x800822 <crc6_table+0x7f73d8>
     788:	08 95       	ret

0000078a <USART1_sendString>:
 * 
 * This function sends each character of the string one by one using the USART1_sendChar function.
 * 
 * @param str The string to send.
 */
void USART1_sendString(char *str) {
     78a:	0f 93       	push	r16
     78c:	1f 93       	push	r17
     78e:	cf 93       	push	r28
     790:	df 93       	push	r29
     792:	8c 01       	movw	r16, r24
	for (size_t i = 0; i < strlen(str); i++) {
     794:	c0 e0       	ldi	r28, 0x00	; 0
     796:	d0 e0       	ldi	r29, 0x00	; 0
     798:	07 c0       	rjmp	.+14     	; 0x7a8 <USART1_sendString+0x1e>
		USART1_sendChar(str[i]); // Send each character
     79a:	f8 01       	movw	r30, r16
     79c:	ec 0f       	add	r30, r28
     79e:	fd 1f       	adc	r31, r29
     7a0:	80 81       	ld	r24, Z
     7a2:	0e 94 be 03 	call	0x77c	; 0x77c <USART1_sendChar>
 * This function sends each character of the string one by one using the USART1_sendChar function.
 * 
 * @param str The string to send.
 */
void USART1_sendString(char *str) {
	for (size_t i = 0; i < strlen(str); i++) {
     7a6:	21 96       	adiw	r28, 0x01	; 1
     7a8:	f8 01       	movw	r30, r16
     7aa:	01 90       	ld	r0, Z+
     7ac:	00 20       	and	r0, r0
     7ae:	e9 f7       	brne	.-6      	; 0x7aa <USART1_sendString+0x20>
     7b0:	31 97       	sbiw	r30, 0x01	; 1
     7b2:	e0 1b       	sub	r30, r16
     7b4:	f1 0b       	sbc	r31, r17
     7b6:	ce 17       	cp	r28, r30
     7b8:	df 07       	cpc	r29, r31
     7ba:	78 f3       	brcs	.-34     	; 0x79a <USART1_sendString+0x10>
		USART1_sendChar(str[i]); // Send each character
	}
}
     7bc:	df 91       	pop	r29
     7be:	cf 91       	pop	r28
     7c0:	1f 91       	pop	r17
     7c2:	0f 91       	pop	r16
     7c4:	08 95       	ret

000007c6 <USART1_printf>:
 * This function formats the input string with the provided arguments and sends it via USART1.
 * 
 * @param format The format string.
 * @param ... The arguments to be formatted into the string.
 */
void USART1_printf(const char *format, ...) {
     7c6:	cf 93       	push	r28
     7c8:	df 93       	push	r29
     7ca:	cd b7       	in	r28, 0x3d	; 61
     7cc:	de b7       	in	r29, 0x3e	; 62
     7ce:	6e 97       	sbiw	r28, 0x1e	; 30
     7d0:	cd bf       	out	0x3d, r28	; 61
     7d2:	de bf       	out	0x3e, r29	; 62
     7d4:	9e 01       	movw	r18, r28
     7d6:	2d 5d       	subi	r18, 0xDD	; 221
     7d8:	3f 4f       	sbci	r19, 0xFF	; 255
     7da:	f9 01       	movw	r30, r18
     7dc:	41 91       	ld	r20, Z+
     7de:	51 91       	ld	r21, Z+
     7e0:	9f 01       	movw	r18, r30
	char buffer[30]; // Temporary buffer for formatted message
	va_list args;
	va_start(args, format);
	vsnprintf(buffer, sizeof(buffer), format, args); // Format the message into the buffer
     7e2:	6e e1       	ldi	r22, 0x1E	; 30
     7e4:	70 e0       	ldi	r23, 0x00	; 0
     7e6:	ce 01       	movw	r24, r28
     7e8:	01 96       	adiw	r24, 0x01	; 1
     7ea:	0e 94 af 06 	call	0xd5e	; 0xd5e <vsnprintf>
	va_end(args);
	USART1_sendString(buffer); // Use USART1 for sending
     7ee:	ce 01       	movw	r24, r28
     7f0:	01 96       	adiw	r24, 0x01	; 1
     7f2:	0e 94 c5 03 	call	0x78a	; 0x78a <USART1_sendString>
     7f6:	6e 96       	adiw	r28, 0x1e	; 30
     7f8:	cd bf       	out	0x3d, r28	; 61
     7fa:	de bf       	out	0x3e, r29	; 62
     7fc:	df 91       	pop	r29
     7fe:	cf 91       	pop	r28
     800:	08 95       	ret

00000802 <YEndSwitches>:
 *  Author: Saulius
 */ 
 #include "Settings.h"

 uint8_t YEndSwitches(){
	return (!(PORTA.IN & PIN5_bm)) | ((!(PORTA.IN & PIN4_bm)) << 1); // Checking Y min and max values (PB0 and PA2 values) and it will be 0,1,2,3
     802:	e0 e0       	ldi	r30, 0x00	; 0
     804:	f4 e0       	ldi	r31, 0x04	; 4
     806:	80 85       	ldd	r24, Z+8	; 0x08
     808:	82 95       	swap	r24
     80a:	86 95       	lsr	r24
     80c:	87 70       	andi	r24, 0x07	; 7
     80e:	91 e0       	ldi	r25, 0x01	; 1
     810:	89 27       	eor	r24, r25
     812:	81 70       	andi	r24, 0x01	; 1
     814:	90 85       	ldd	r25, Z+8	; 0x08
     816:	94 fd       	sbrc	r25, 4
     818:	02 c0       	rjmp	.+4      	; 0x81e <YEndSwitches+0x1c>
     81a:	92 e0       	ldi	r25, 0x02	; 2
     81c:	01 c0       	rjmp	.+2      	; 0x820 <YEndSwitches+0x1e>
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	89 2b       	or	r24, r25
     822:	08 95       	ret

00000824 <__subsf3>:
     824:	50 58       	subi	r21, 0x80	; 128

00000826 <__addsf3>:
     826:	bb 27       	eor	r27, r27
     828:	aa 27       	eor	r26, r26
     82a:	0e 94 2a 04 	call	0x854	; 0x854 <__addsf3x>
     82e:	0c 94 7b 05 	jmp	0xaf6	; 0xaf6 <__fp_round>
     832:	0e 94 6d 05 	call	0xada	; 0xada <__fp_pscA>
     836:	38 f0       	brcs	.+14     	; 0x846 <__addsf3+0x20>
     838:	0e 94 74 05 	call	0xae8	; 0xae8 <__fp_pscB>
     83c:	20 f0       	brcs	.+8      	; 0x846 <__addsf3+0x20>
     83e:	39 f4       	brne	.+14     	; 0x84e <__addsf3+0x28>
     840:	9f 3f       	cpi	r25, 0xFF	; 255
     842:	19 f4       	brne	.+6      	; 0x84a <__addsf3+0x24>
     844:	26 f4       	brtc	.+8      	; 0x84e <__addsf3+0x28>
     846:	0c 94 6a 05 	jmp	0xad4	; 0xad4 <__fp_nan>
     84a:	0e f4       	brtc	.+2      	; 0x84e <__addsf3+0x28>
     84c:	e0 95       	com	r30
     84e:	e7 fb       	bst	r30, 7
     850:	0c 94 64 05 	jmp	0xac8	; 0xac8 <__fp_inf>

00000854 <__addsf3x>:
     854:	e9 2f       	mov	r30, r25
     856:	0e 94 8c 05 	call	0xb18	; 0xb18 <__fp_split3>
     85a:	58 f3       	brcs	.-42     	; 0x832 <__addsf3+0xc>
     85c:	ba 17       	cp	r27, r26
     85e:	62 07       	cpc	r22, r18
     860:	73 07       	cpc	r23, r19
     862:	84 07       	cpc	r24, r20
     864:	95 07       	cpc	r25, r21
     866:	20 f0       	brcs	.+8      	; 0x870 <__addsf3x+0x1c>
     868:	79 f4       	brne	.+30     	; 0x888 <__addsf3x+0x34>
     86a:	a6 f5       	brtc	.+104    	; 0x8d4 <__addsf3x+0x80>
     86c:	0c 94 ae 05 	jmp	0xb5c	; 0xb5c <__fp_zero>
     870:	0e f4       	brtc	.+2      	; 0x874 <__addsf3x+0x20>
     872:	e0 95       	com	r30
     874:	0b 2e       	mov	r0, r27
     876:	ba 2f       	mov	r27, r26
     878:	a0 2d       	mov	r26, r0
     87a:	0b 01       	movw	r0, r22
     87c:	b9 01       	movw	r22, r18
     87e:	90 01       	movw	r18, r0
     880:	0c 01       	movw	r0, r24
     882:	ca 01       	movw	r24, r20
     884:	a0 01       	movw	r20, r0
     886:	11 24       	eor	r1, r1
     888:	ff 27       	eor	r31, r31
     88a:	59 1b       	sub	r21, r25
     88c:	99 f0       	breq	.+38     	; 0x8b4 <__addsf3x+0x60>
     88e:	59 3f       	cpi	r21, 0xF9	; 249
     890:	50 f4       	brcc	.+20     	; 0x8a6 <__addsf3x+0x52>
     892:	50 3e       	cpi	r21, 0xE0	; 224
     894:	68 f1       	brcs	.+90     	; 0x8f0 <__addsf3x+0x9c>
     896:	1a 16       	cp	r1, r26
     898:	f0 40       	sbci	r31, 0x00	; 0
     89a:	a2 2f       	mov	r26, r18
     89c:	23 2f       	mov	r18, r19
     89e:	34 2f       	mov	r19, r20
     8a0:	44 27       	eor	r20, r20
     8a2:	58 5f       	subi	r21, 0xF8	; 248
     8a4:	f3 cf       	rjmp	.-26     	; 0x88c <__addsf3x+0x38>
     8a6:	46 95       	lsr	r20
     8a8:	37 95       	ror	r19
     8aa:	27 95       	ror	r18
     8ac:	a7 95       	ror	r26
     8ae:	f0 40       	sbci	r31, 0x00	; 0
     8b0:	53 95       	inc	r21
     8b2:	c9 f7       	brne	.-14     	; 0x8a6 <__addsf3x+0x52>
     8b4:	7e f4       	brtc	.+30     	; 0x8d4 <__addsf3x+0x80>
     8b6:	1f 16       	cp	r1, r31
     8b8:	ba 0b       	sbc	r27, r26
     8ba:	62 0b       	sbc	r22, r18
     8bc:	73 0b       	sbc	r23, r19
     8be:	84 0b       	sbc	r24, r20
     8c0:	ba f0       	brmi	.+46     	; 0x8f0 <__addsf3x+0x9c>
     8c2:	91 50       	subi	r25, 0x01	; 1
     8c4:	a1 f0       	breq	.+40     	; 0x8ee <__addsf3x+0x9a>
     8c6:	ff 0f       	add	r31, r31
     8c8:	bb 1f       	adc	r27, r27
     8ca:	66 1f       	adc	r22, r22
     8cc:	77 1f       	adc	r23, r23
     8ce:	88 1f       	adc	r24, r24
     8d0:	c2 f7       	brpl	.-16     	; 0x8c2 <__addsf3x+0x6e>
     8d2:	0e c0       	rjmp	.+28     	; 0x8f0 <__addsf3x+0x9c>
     8d4:	ba 0f       	add	r27, r26
     8d6:	62 1f       	adc	r22, r18
     8d8:	73 1f       	adc	r23, r19
     8da:	84 1f       	adc	r24, r20
     8dc:	48 f4       	brcc	.+18     	; 0x8f0 <__addsf3x+0x9c>
     8de:	87 95       	ror	r24
     8e0:	77 95       	ror	r23
     8e2:	67 95       	ror	r22
     8e4:	b7 95       	ror	r27
     8e6:	f7 95       	ror	r31
     8e8:	9e 3f       	cpi	r25, 0xFE	; 254
     8ea:	08 f0       	brcs	.+2      	; 0x8ee <__addsf3x+0x9a>
     8ec:	b0 cf       	rjmp	.-160    	; 0x84e <__addsf3+0x28>
     8ee:	93 95       	inc	r25
     8f0:	88 0f       	add	r24, r24
     8f2:	08 f0       	brcs	.+2      	; 0x8f6 <__addsf3x+0xa2>
     8f4:	99 27       	eor	r25, r25
     8f6:	ee 0f       	add	r30, r30
     8f8:	97 95       	ror	r25
     8fa:	87 95       	ror	r24
     8fc:	08 95       	ret

000008fe <__divsf3>:
     8fe:	0e 94 93 04 	call	0x926	; 0x926 <__divsf3x>
     902:	0c 94 7b 05 	jmp	0xaf6	; 0xaf6 <__fp_round>
     906:	0e 94 74 05 	call	0xae8	; 0xae8 <__fp_pscB>
     90a:	58 f0       	brcs	.+22     	; 0x922 <__divsf3+0x24>
     90c:	0e 94 6d 05 	call	0xada	; 0xada <__fp_pscA>
     910:	40 f0       	brcs	.+16     	; 0x922 <__divsf3+0x24>
     912:	29 f4       	brne	.+10     	; 0x91e <__divsf3+0x20>
     914:	5f 3f       	cpi	r21, 0xFF	; 255
     916:	29 f0       	breq	.+10     	; 0x922 <__divsf3+0x24>
     918:	0c 94 64 05 	jmp	0xac8	; 0xac8 <__fp_inf>
     91c:	51 11       	cpse	r21, r1
     91e:	0c 94 af 05 	jmp	0xb5e	; 0xb5e <__fp_szero>
     922:	0c 94 6a 05 	jmp	0xad4	; 0xad4 <__fp_nan>

00000926 <__divsf3x>:
     926:	0e 94 8c 05 	call	0xb18	; 0xb18 <__fp_split3>
     92a:	68 f3       	brcs	.-38     	; 0x906 <__divsf3+0x8>

0000092c <__divsf3_pse>:
     92c:	99 23       	and	r25, r25
     92e:	b1 f3       	breq	.-20     	; 0x91c <__divsf3+0x1e>
     930:	55 23       	and	r21, r21
     932:	91 f3       	breq	.-28     	; 0x918 <__divsf3+0x1a>
     934:	95 1b       	sub	r25, r21
     936:	55 0b       	sbc	r21, r21
     938:	bb 27       	eor	r27, r27
     93a:	aa 27       	eor	r26, r26
     93c:	62 17       	cp	r22, r18
     93e:	73 07       	cpc	r23, r19
     940:	84 07       	cpc	r24, r20
     942:	38 f0       	brcs	.+14     	; 0x952 <__divsf3_pse+0x26>
     944:	9f 5f       	subi	r25, 0xFF	; 255
     946:	5f 4f       	sbci	r21, 0xFF	; 255
     948:	22 0f       	add	r18, r18
     94a:	33 1f       	adc	r19, r19
     94c:	44 1f       	adc	r20, r20
     94e:	aa 1f       	adc	r26, r26
     950:	a9 f3       	breq	.-22     	; 0x93c <__divsf3_pse+0x10>
     952:	35 d0       	rcall	.+106    	; 0x9be <__divsf3_pse+0x92>
     954:	0e 2e       	mov	r0, r30
     956:	3a f0       	brmi	.+14     	; 0x966 <__divsf3_pse+0x3a>
     958:	e0 e8       	ldi	r30, 0x80	; 128
     95a:	32 d0       	rcall	.+100    	; 0x9c0 <__divsf3_pse+0x94>
     95c:	91 50       	subi	r25, 0x01	; 1
     95e:	50 40       	sbci	r21, 0x00	; 0
     960:	e6 95       	lsr	r30
     962:	00 1c       	adc	r0, r0
     964:	ca f7       	brpl	.-14     	; 0x958 <__divsf3_pse+0x2c>
     966:	2b d0       	rcall	.+86     	; 0x9be <__divsf3_pse+0x92>
     968:	fe 2f       	mov	r31, r30
     96a:	29 d0       	rcall	.+82     	; 0x9be <__divsf3_pse+0x92>
     96c:	66 0f       	add	r22, r22
     96e:	77 1f       	adc	r23, r23
     970:	88 1f       	adc	r24, r24
     972:	bb 1f       	adc	r27, r27
     974:	26 17       	cp	r18, r22
     976:	37 07       	cpc	r19, r23
     978:	48 07       	cpc	r20, r24
     97a:	ab 07       	cpc	r26, r27
     97c:	b0 e8       	ldi	r27, 0x80	; 128
     97e:	09 f0       	breq	.+2      	; 0x982 <__divsf3_pse+0x56>
     980:	bb 0b       	sbc	r27, r27
     982:	80 2d       	mov	r24, r0
     984:	bf 01       	movw	r22, r30
     986:	ff 27       	eor	r31, r31
     988:	93 58       	subi	r25, 0x83	; 131
     98a:	5f 4f       	sbci	r21, 0xFF	; 255
     98c:	3a f0       	brmi	.+14     	; 0x99c <__divsf3_pse+0x70>
     98e:	9e 3f       	cpi	r25, 0xFE	; 254
     990:	51 05       	cpc	r21, r1
     992:	78 f0       	brcs	.+30     	; 0x9b2 <__divsf3_pse+0x86>
     994:	0c 94 64 05 	jmp	0xac8	; 0xac8 <__fp_inf>
     998:	0c 94 af 05 	jmp	0xb5e	; 0xb5e <__fp_szero>
     99c:	5f 3f       	cpi	r21, 0xFF	; 255
     99e:	e4 f3       	brlt	.-8      	; 0x998 <__divsf3_pse+0x6c>
     9a0:	98 3e       	cpi	r25, 0xE8	; 232
     9a2:	d4 f3       	brlt	.-12     	; 0x998 <__divsf3_pse+0x6c>
     9a4:	86 95       	lsr	r24
     9a6:	77 95       	ror	r23
     9a8:	67 95       	ror	r22
     9aa:	b7 95       	ror	r27
     9ac:	f7 95       	ror	r31
     9ae:	9f 5f       	subi	r25, 0xFF	; 255
     9b0:	c9 f7       	brne	.-14     	; 0x9a4 <__divsf3_pse+0x78>
     9b2:	88 0f       	add	r24, r24
     9b4:	91 1d       	adc	r25, r1
     9b6:	96 95       	lsr	r25
     9b8:	87 95       	ror	r24
     9ba:	97 f9       	bld	r25, 7
     9bc:	08 95       	ret
     9be:	e1 e0       	ldi	r30, 0x01	; 1
     9c0:	66 0f       	add	r22, r22
     9c2:	77 1f       	adc	r23, r23
     9c4:	88 1f       	adc	r24, r24
     9c6:	bb 1f       	adc	r27, r27
     9c8:	62 17       	cp	r22, r18
     9ca:	73 07       	cpc	r23, r19
     9cc:	84 07       	cpc	r24, r20
     9ce:	ba 07       	cpc	r27, r26
     9d0:	20 f0       	brcs	.+8      	; 0x9da <__divsf3_pse+0xae>
     9d2:	62 1b       	sub	r22, r18
     9d4:	73 0b       	sbc	r23, r19
     9d6:	84 0b       	sbc	r24, r20
     9d8:	ba 0b       	sbc	r27, r26
     9da:	ee 1f       	adc	r30, r30
     9dc:	88 f7       	brcc	.-30     	; 0x9c0 <__divsf3_pse+0x94>
     9de:	e0 95       	com	r30
     9e0:	08 95       	ret

000009e2 <__fixsfsi>:
     9e2:	0e 94 f8 04 	call	0x9f0	; 0x9f0 <__fixunssfsi>
     9e6:	68 94       	set
     9e8:	b1 11       	cpse	r27, r1
     9ea:	0c 94 af 05 	jmp	0xb5e	; 0xb5e <__fp_szero>
     9ee:	08 95       	ret

000009f0 <__fixunssfsi>:
     9f0:	0e 94 94 05 	call	0xb28	; 0xb28 <__fp_splitA>
     9f4:	88 f0       	brcs	.+34     	; 0xa18 <__fixunssfsi+0x28>
     9f6:	9f 57       	subi	r25, 0x7F	; 127
     9f8:	98 f0       	brcs	.+38     	; 0xa20 <__fixunssfsi+0x30>
     9fa:	b9 2f       	mov	r27, r25
     9fc:	99 27       	eor	r25, r25
     9fe:	b7 51       	subi	r27, 0x17	; 23
     a00:	b0 f0       	brcs	.+44     	; 0xa2e <__fixunssfsi+0x3e>
     a02:	e1 f0       	breq	.+56     	; 0xa3c <__fixunssfsi+0x4c>
     a04:	66 0f       	add	r22, r22
     a06:	77 1f       	adc	r23, r23
     a08:	88 1f       	adc	r24, r24
     a0a:	99 1f       	adc	r25, r25
     a0c:	1a f0       	brmi	.+6      	; 0xa14 <__fixunssfsi+0x24>
     a0e:	ba 95       	dec	r27
     a10:	c9 f7       	brne	.-14     	; 0xa04 <__fixunssfsi+0x14>
     a12:	14 c0       	rjmp	.+40     	; 0xa3c <__fixunssfsi+0x4c>
     a14:	b1 30       	cpi	r27, 0x01	; 1
     a16:	91 f0       	breq	.+36     	; 0xa3c <__fixunssfsi+0x4c>
     a18:	0e 94 ae 05 	call	0xb5c	; 0xb5c <__fp_zero>
     a1c:	b1 e0       	ldi	r27, 0x01	; 1
     a1e:	08 95       	ret
     a20:	0c 94 ae 05 	jmp	0xb5c	; 0xb5c <__fp_zero>
     a24:	67 2f       	mov	r22, r23
     a26:	78 2f       	mov	r23, r24
     a28:	88 27       	eor	r24, r24
     a2a:	b8 5f       	subi	r27, 0xF8	; 248
     a2c:	39 f0       	breq	.+14     	; 0xa3c <__fixunssfsi+0x4c>
     a2e:	b9 3f       	cpi	r27, 0xF9	; 249
     a30:	cc f3       	brlt	.-14     	; 0xa24 <__fixunssfsi+0x34>
     a32:	86 95       	lsr	r24
     a34:	77 95       	ror	r23
     a36:	67 95       	ror	r22
     a38:	b3 95       	inc	r27
     a3a:	d9 f7       	brne	.-10     	; 0xa32 <__fixunssfsi+0x42>
     a3c:	3e f4       	brtc	.+14     	; 0xa4c <__fixunssfsi+0x5c>
     a3e:	90 95       	com	r25
     a40:	80 95       	com	r24
     a42:	70 95       	com	r23
     a44:	61 95       	neg	r22
     a46:	7f 4f       	sbci	r23, 0xFF	; 255
     a48:	8f 4f       	sbci	r24, 0xFF	; 255
     a4a:	9f 4f       	sbci	r25, 0xFF	; 255
     a4c:	08 95       	ret

00000a4e <__floatunsisf>:
     a4e:	e8 94       	clt
     a50:	09 c0       	rjmp	.+18     	; 0xa64 <__floatsisf+0x12>

00000a52 <__floatsisf>:
     a52:	97 fb       	bst	r25, 7
     a54:	3e f4       	brtc	.+14     	; 0xa64 <__floatsisf+0x12>
     a56:	90 95       	com	r25
     a58:	80 95       	com	r24
     a5a:	70 95       	com	r23
     a5c:	61 95       	neg	r22
     a5e:	7f 4f       	sbci	r23, 0xFF	; 255
     a60:	8f 4f       	sbci	r24, 0xFF	; 255
     a62:	9f 4f       	sbci	r25, 0xFF	; 255
     a64:	99 23       	and	r25, r25
     a66:	a9 f0       	breq	.+42     	; 0xa92 <__floatsisf+0x40>
     a68:	f9 2f       	mov	r31, r25
     a6a:	96 e9       	ldi	r25, 0x96	; 150
     a6c:	bb 27       	eor	r27, r27
     a6e:	93 95       	inc	r25
     a70:	f6 95       	lsr	r31
     a72:	87 95       	ror	r24
     a74:	77 95       	ror	r23
     a76:	67 95       	ror	r22
     a78:	b7 95       	ror	r27
     a7a:	f1 11       	cpse	r31, r1
     a7c:	f8 cf       	rjmp	.-16     	; 0xa6e <__floatsisf+0x1c>
     a7e:	fa f4       	brpl	.+62     	; 0xabe <__floatsisf+0x6c>
     a80:	bb 0f       	add	r27, r27
     a82:	11 f4       	brne	.+4      	; 0xa88 <__floatsisf+0x36>
     a84:	60 ff       	sbrs	r22, 0
     a86:	1b c0       	rjmp	.+54     	; 0xabe <__floatsisf+0x6c>
     a88:	6f 5f       	subi	r22, 0xFF	; 255
     a8a:	7f 4f       	sbci	r23, 0xFF	; 255
     a8c:	8f 4f       	sbci	r24, 0xFF	; 255
     a8e:	9f 4f       	sbci	r25, 0xFF	; 255
     a90:	16 c0       	rjmp	.+44     	; 0xabe <__floatsisf+0x6c>
     a92:	88 23       	and	r24, r24
     a94:	11 f0       	breq	.+4      	; 0xa9a <__floatsisf+0x48>
     a96:	96 e9       	ldi	r25, 0x96	; 150
     a98:	11 c0       	rjmp	.+34     	; 0xabc <__floatsisf+0x6a>
     a9a:	77 23       	and	r23, r23
     a9c:	21 f0       	breq	.+8      	; 0xaa6 <__floatsisf+0x54>
     a9e:	9e e8       	ldi	r25, 0x8E	; 142
     aa0:	87 2f       	mov	r24, r23
     aa2:	76 2f       	mov	r23, r22
     aa4:	05 c0       	rjmp	.+10     	; 0xab0 <__floatsisf+0x5e>
     aa6:	66 23       	and	r22, r22
     aa8:	71 f0       	breq	.+28     	; 0xac6 <__floatsisf+0x74>
     aaa:	96 e8       	ldi	r25, 0x86	; 134
     aac:	86 2f       	mov	r24, r22
     aae:	70 e0       	ldi	r23, 0x00	; 0
     ab0:	60 e0       	ldi	r22, 0x00	; 0
     ab2:	2a f0       	brmi	.+10     	; 0xabe <__floatsisf+0x6c>
     ab4:	9a 95       	dec	r25
     ab6:	66 0f       	add	r22, r22
     ab8:	77 1f       	adc	r23, r23
     aba:	88 1f       	adc	r24, r24
     abc:	da f7       	brpl	.-10     	; 0xab4 <__floatsisf+0x62>
     abe:	88 0f       	add	r24, r24
     ac0:	96 95       	lsr	r25
     ac2:	87 95       	ror	r24
     ac4:	97 f9       	bld	r25, 7
     ac6:	08 95       	ret

00000ac8 <__fp_inf>:
     ac8:	97 f9       	bld	r25, 7
     aca:	9f 67       	ori	r25, 0x7F	; 127
     acc:	80 e8       	ldi	r24, 0x80	; 128
     ace:	70 e0       	ldi	r23, 0x00	; 0
     ad0:	60 e0       	ldi	r22, 0x00	; 0
     ad2:	08 95       	ret

00000ad4 <__fp_nan>:
     ad4:	9f ef       	ldi	r25, 0xFF	; 255
     ad6:	80 ec       	ldi	r24, 0xC0	; 192
     ad8:	08 95       	ret

00000ada <__fp_pscA>:
     ada:	00 24       	eor	r0, r0
     adc:	0a 94       	dec	r0
     ade:	16 16       	cp	r1, r22
     ae0:	17 06       	cpc	r1, r23
     ae2:	18 06       	cpc	r1, r24
     ae4:	09 06       	cpc	r0, r25
     ae6:	08 95       	ret

00000ae8 <__fp_pscB>:
     ae8:	00 24       	eor	r0, r0
     aea:	0a 94       	dec	r0
     aec:	12 16       	cp	r1, r18
     aee:	13 06       	cpc	r1, r19
     af0:	14 06       	cpc	r1, r20
     af2:	05 06       	cpc	r0, r21
     af4:	08 95       	ret

00000af6 <__fp_round>:
     af6:	09 2e       	mov	r0, r25
     af8:	03 94       	inc	r0
     afa:	00 0c       	add	r0, r0
     afc:	11 f4       	brne	.+4      	; 0xb02 <__fp_round+0xc>
     afe:	88 23       	and	r24, r24
     b00:	52 f0       	brmi	.+20     	; 0xb16 <__fp_round+0x20>
     b02:	bb 0f       	add	r27, r27
     b04:	40 f4       	brcc	.+16     	; 0xb16 <__fp_round+0x20>
     b06:	bf 2b       	or	r27, r31
     b08:	11 f4       	brne	.+4      	; 0xb0e <__fp_round+0x18>
     b0a:	60 ff       	sbrs	r22, 0
     b0c:	04 c0       	rjmp	.+8      	; 0xb16 <__fp_round+0x20>
     b0e:	6f 5f       	subi	r22, 0xFF	; 255
     b10:	7f 4f       	sbci	r23, 0xFF	; 255
     b12:	8f 4f       	sbci	r24, 0xFF	; 255
     b14:	9f 4f       	sbci	r25, 0xFF	; 255
     b16:	08 95       	ret

00000b18 <__fp_split3>:
     b18:	57 fd       	sbrc	r21, 7
     b1a:	90 58       	subi	r25, 0x80	; 128
     b1c:	44 0f       	add	r20, r20
     b1e:	55 1f       	adc	r21, r21
     b20:	59 f0       	breq	.+22     	; 0xb38 <__fp_splitA+0x10>
     b22:	5f 3f       	cpi	r21, 0xFF	; 255
     b24:	71 f0       	breq	.+28     	; 0xb42 <__fp_splitA+0x1a>
     b26:	47 95       	ror	r20

00000b28 <__fp_splitA>:
     b28:	88 0f       	add	r24, r24
     b2a:	97 fb       	bst	r25, 7
     b2c:	99 1f       	adc	r25, r25
     b2e:	61 f0       	breq	.+24     	; 0xb48 <__fp_splitA+0x20>
     b30:	9f 3f       	cpi	r25, 0xFF	; 255
     b32:	79 f0       	breq	.+30     	; 0xb52 <__fp_splitA+0x2a>
     b34:	87 95       	ror	r24
     b36:	08 95       	ret
     b38:	12 16       	cp	r1, r18
     b3a:	13 06       	cpc	r1, r19
     b3c:	14 06       	cpc	r1, r20
     b3e:	55 1f       	adc	r21, r21
     b40:	f2 cf       	rjmp	.-28     	; 0xb26 <__fp_split3+0xe>
     b42:	46 95       	lsr	r20
     b44:	f1 df       	rcall	.-30     	; 0xb28 <__fp_splitA>
     b46:	08 c0       	rjmp	.+16     	; 0xb58 <__fp_splitA+0x30>
     b48:	16 16       	cp	r1, r22
     b4a:	17 06       	cpc	r1, r23
     b4c:	18 06       	cpc	r1, r24
     b4e:	99 1f       	adc	r25, r25
     b50:	f1 cf       	rjmp	.-30     	; 0xb34 <__fp_splitA+0xc>
     b52:	86 95       	lsr	r24
     b54:	71 05       	cpc	r23, r1
     b56:	61 05       	cpc	r22, r1
     b58:	08 94       	sec
     b5a:	08 95       	ret

00000b5c <__fp_zero>:
     b5c:	e8 94       	clt

00000b5e <__fp_szero>:
     b5e:	bb 27       	eor	r27, r27
     b60:	66 27       	eor	r22, r22
     b62:	77 27       	eor	r23, r23
     b64:	cb 01       	movw	r24, r22
     b66:	97 f9       	bld	r25, 7
     b68:	08 95       	ret

00000b6a <__mulsf3>:
     b6a:	0e 94 c8 05 	call	0xb90	; 0xb90 <__mulsf3x>
     b6e:	0c 94 7b 05 	jmp	0xaf6	; 0xaf6 <__fp_round>
     b72:	0e 94 6d 05 	call	0xada	; 0xada <__fp_pscA>
     b76:	38 f0       	brcs	.+14     	; 0xb86 <__mulsf3+0x1c>
     b78:	0e 94 74 05 	call	0xae8	; 0xae8 <__fp_pscB>
     b7c:	20 f0       	brcs	.+8      	; 0xb86 <__mulsf3+0x1c>
     b7e:	95 23       	and	r25, r21
     b80:	11 f0       	breq	.+4      	; 0xb86 <__mulsf3+0x1c>
     b82:	0c 94 64 05 	jmp	0xac8	; 0xac8 <__fp_inf>
     b86:	0c 94 6a 05 	jmp	0xad4	; 0xad4 <__fp_nan>
     b8a:	11 24       	eor	r1, r1
     b8c:	0c 94 af 05 	jmp	0xb5e	; 0xb5e <__fp_szero>

00000b90 <__mulsf3x>:
     b90:	0e 94 8c 05 	call	0xb18	; 0xb18 <__fp_split3>
     b94:	70 f3       	brcs	.-36     	; 0xb72 <__mulsf3+0x8>

00000b96 <__mulsf3_pse>:
     b96:	95 9f       	mul	r25, r21
     b98:	c1 f3       	breq	.-16     	; 0xb8a <__mulsf3+0x20>
     b9a:	95 0f       	add	r25, r21
     b9c:	50 e0       	ldi	r21, 0x00	; 0
     b9e:	55 1f       	adc	r21, r21
     ba0:	62 9f       	mul	r22, r18
     ba2:	f0 01       	movw	r30, r0
     ba4:	72 9f       	mul	r23, r18
     ba6:	bb 27       	eor	r27, r27
     ba8:	f0 0d       	add	r31, r0
     baa:	b1 1d       	adc	r27, r1
     bac:	63 9f       	mul	r22, r19
     bae:	aa 27       	eor	r26, r26
     bb0:	f0 0d       	add	r31, r0
     bb2:	b1 1d       	adc	r27, r1
     bb4:	aa 1f       	adc	r26, r26
     bb6:	64 9f       	mul	r22, r20
     bb8:	66 27       	eor	r22, r22
     bba:	b0 0d       	add	r27, r0
     bbc:	a1 1d       	adc	r26, r1
     bbe:	66 1f       	adc	r22, r22
     bc0:	82 9f       	mul	r24, r18
     bc2:	22 27       	eor	r18, r18
     bc4:	b0 0d       	add	r27, r0
     bc6:	a1 1d       	adc	r26, r1
     bc8:	62 1f       	adc	r22, r18
     bca:	73 9f       	mul	r23, r19
     bcc:	b0 0d       	add	r27, r0
     bce:	a1 1d       	adc	r26, r1
     bd0:	62 1f       	adc	r22, r18
     bd2:	83 9f       	mul	r24, r19
     bd4:	a0 0d       	add	r26, r0
     bd6:	61 1d       	adc	r22, r1
     bd8:	22 1f       	adc	r18, r18
     bda:	74 9f       	mul	r23, r20
     bdc:	33 27       	eor	r19, r19
     bde:	a0 0d       	add	r26, r0
     be0:	61 1d       	adc	r22, r1
     be2:	23 1f       	adc	r18, r19
     be4:	84 9f       	mul	r24, r20
     be6:	60 0d       	add	r22, r0
     be8:	21 1d       	adc	r18, r1
     bea:	82 2f       	mov	r24, r18
     bec:	76 2f       	mov	r23, r22
     bee:	6a 2f       	mov	r22, r26
     bf0:	11 24       	eor	r1, r1
     bf2:	9f 57       	subi	r25, 0x7F	; 127
     bf4:	50 40       	sbci	r21, 0x00	; 0
     bf6:	9a f0       	brmi	.+38     	; 0xc1e <__mulsf3_pse+0x88>
     bf8:	f1 f0       	breq	.+60     	; 0xc36 <__mulsf3_pse+0xa0>
     bfa:	88 23       	and	r24, r24
     bfc:	4a f0       	brmi	.+18     	; 0xc10 <__mulsf3_pse+0x7a>
     bfe:	ee 0f       	add	r30, r30
     c00:	ff 1f       	adc	r31, r31
     c02:	bb 1f       	adc	r27, r27
     c04:	66 1f       	adc	r22, r22
     c06:	77 1f       	adc	r23, r23
     c08:	88 1f       	adc	r24, r24
     c0a:	91 50       	subi	r25, 0x01	; 1
     c0c:	50 40       	sbci	r21, 0x00	; 0
     c0e:	a9 f7       	brne	.-22     	; 0xbfa <__mulsf3_pse+0x64>
     c10:	9e 3f       	cpi	r25, 0xFE	; 254
     c12:	51 05       	cpc	r21, r1
     c14:	80 f0       	brcs	.+32     	; 0xc36 <__mulsf3_pse+0xa0>
     c16:	0c 94 64 05 	jmp	0xac8	; 0xac8 <__fp_inf>
     c1a:	0c 94 af 05 	jmp	0xb5e	; 0xb5e <__fp_szero>
     c1e:	5f 3f       	cpi	r21, 0xFF	; 255
     c20:	e4 f3       	brlt	.-8      	; 0xc1a <__mulsf3_pse+0x84>
     c22:	98 3e       	cpi	r25, 0xE8	; 232
     c24:	d4 f3       	brlt	.-12     	; 0xc1a <__mulsf3_pse+0x84>
     c26:	86 95       	lsr	r24
     c28:	77 95       	ror	r23
     c2a:	67 95       	ror	r22
     c2c:	b7 95       	ror	r27
     c2e:	f7 95       	ror	r31
     c30:	e7 95       	ror	r30
     c32:	9f 5f       	subi	r25, 0xFF	; 255
     c34:	c1 f7       	brne	.-16     	; 0xc26 <__mulsf3_pse+0x90>
     c36:	fe 2b       	or	r31, r30
     c38:	88 0f       	add	r24, r24
     c3a:	91 1d       	adc	r25, r1
     c3c:	96 95       	lsr	r25
     c3e:	87 95       	ror	r24
     c40:	97 f9       	bld	r25, 7
     c42:	08 95       	ret

00000c44 <__divmodhi4>:
     c44:	97 fb       	bst	r25, 7
     c46:	07 2e       	mov	r0, r23
     c48:	16 f4       	brtc	.+4      	; 0xc4e <__divmodhi4+0xa>
     c4a:	00 94       	com	r0
     c4c:	07 d0       	rcall	.+14     	; 0xc5c <__divmodhi4_neg1>
     c4e:	77 fd       	sbrc	r23, 7
     c50:	09 d0       	rcall	.+18     	; 0xc64 <__divmodhi4_neg2>
     c52:	0e 94 9b 06 	call	0xd36	; 0xd36 <__udivmodhi4>
     c56:	07 fc       	sbrc	r0, 7
     c58:	05 d0       	rcall	.+10     	; 0xc64 <__divmodhi4_neg2>
     c5a:	3e f4       	brtc	.+14     	; 0xc6a <__divmodhi4_exit>

00000c5c <__divmodhi4_neg1>:
     c5c:	90 95       	com	r25
     c5e:	81 95       	neg	r24
     c60:	9f 4f       	sbci	r25, 0xFF	; 255
     c62:	08 95       	ret

00000c64 <__divmodhi4_neg2>:
     c64:	70 95       	com	r23
     c66:	61 95       	neg	r22
     c68:	7f 4f       	sbci	r23, 0xFF	; 255

00000c6a <__divmodhi4_exit>:
     c6a:	08 95       	ret

00000c6c <__udivmodsi4>:
     c6c:	a1 e2       	ldi	r26, 0x21	; 33
     c6e:	1a 2e       	mov	r1, r26
     c70:	aa 1b       	sub	r26, r26
     c72:	bb 1b       	sub	r27, r27
     c74:	fd 01       	movw	r30, r26
     c76:	0d c0       	rjmp	.+26     	; 0xc92 <__udivmodsi4_ep>

00000c78 <__udivmodsi4_loop>:
     c78:	aa 1f       	adc	r26, r26
     c7a:	bb 1f       	adc	r27, r27
     c7c:	ee 1f       	adc	r30, r30
     c7e:	ff 1f       	adc	r31, r31
     c80:	a2 17       	cp	r26, r18
     c82:	b3 07       	cpc	r27, r19
     c84:	e4 07       	cpc	r30, r20
     c86:	f5 07       	cpc	r31, r21
     c88:	20 f0       	brcs	.+8      	; 0xc92 <__udivmodsi4_ep>
     c8a:	a2 1b       	sub	r26, r18
     c8c:	b3 0b       	sbc	r27, r19
     c8e:	e4 0b       	sbc	r30, r20
     c90:	f5 0b       	sbc	r31, r21

00000c92 <__udivmodsi4_ep>:
     c92:	66 1f       	adc	r22, r22
     c94:	77 1f       	adc	r23, r23
     c96:	88 1f       	adc	r24, r24
     c98:	99 1f       	adc	r25, r25
     c9a:	1a 94       	dec	r1
     c9c:	69 f7       	brne	.-38     	; 0xc78 <__udivmodsi4_loop>
     c9e:	60 95       	com	r22
     ca0:	70 95       	com	r23
     ca2:	80 95       	com	r24
     ca4:	90 95       	com	r25
     ca6:	9b 01       	movw	r18, r22
     ca8:	ac 01       	movw	r20, r24
     caa:	bd 01       	movw	r22, r26
     cac:	cf 01       	movw	r24, r30
     cae:	08 95       	ret

00000cb0 <__ashldi3>:
     cb0:	0f 93       	push	r16
     cb2:	08 30       	cpi	r16, 0x08	; 8
     cb4:	90 f0       	brcs	.+36     	; 0xcda <__ashldi3+0x2a>
     cb6:	98 2f       	mov	r25, r24
     cb8:	87 2f       	mov	r24, r23
     cba:	76 2f       	mov	r23, r22
     cbc:	65 2f       	mov	r22, r21
     cbe:	54 2f       	mov	r21, r20
     cc0:	43 2f       	mov	r20, r19
     cc2:	32 2f       	mov	r19, r18
     cc4:	22 27       	eor	r18, r18
     cc6:	08 50       	subi	r16, 0x08	; 8
     cc8:	f4 cf       	rjmp	.-24     	; 0xcb2 <__ashldi3+0x2>
     cca:	22 0f       	add	r18, r18
     ccc:	33 1f       	adc	r19, r19
     cce:	44 1f       	adc	r20, r20
     cd0:	55 1f       	adc	r21, r21
     cd2:	66 1f       	adc	r22, r22
     cd4:	77 1f       	adc	r23, r23
     cd6:	88 1f       	adc	r24, r24
     cd8:	99 1f       	adc	r25, r25
     cda:	0a 95       	dec	r16
     cdc:	b2 f7       	brpl	.-20     	; 0xcca <__ashldi3+0x1a>
     cde:	0f 91       	pop	r16
     ce0:	08 95       	ret

00000ce2 <__ashrdi3>:
     ce2:	97 fb       	bst	r25, 7
     ce4:	10 f8       	bld	r1, 0

00000ce6 <__lshrdi3>:
     ce6:	16 94       	lsr	r1
     ce8:	00 08       	sbc	r0, r0
     cea:	0f 93       	push	r16
     cec:	08 30       	cpi	r16, 0x08	; 8
     cee:	98 f0       	brcs	.+38     	; 0xd16 <__lshrdi3+0x30>
     cf0:	08 50       	subi	r16, 0x08	; 8
     cf2:	23 2f       	mov	r18, r19
     cf4:	34 2f       	mov	r19, r20
     cf6:	45 2f       	mov	r20, r21
     cf8:	56 2f       	mov	r21, r22
     cfa:	67 2f       	mov	r22, r23
     cfc:	78 2f       	mov	r23, r24
     cfe:	89 2f       	mov	r24, r25
     d00:	90 2d       	mov	r25, r0
     d02:	f4 cf       	rjmp	.-24     	; 0xcec <__lshrdi3+0x6>
     d04:	05 94       	asr	r0
     d06:	97 95       	ror	r25
     d08:	87 95       	ror	r24
     d0a:	77 95       	ror	r23
     d0c:	67 95       	ror	r22
     d0e:	57 95       	ror	r21
     d10:	47 95       	ror	r20
     d12:	37 95       	ror	r19
     d14:	27 95       	ror	r18
     d16:	0a 95       	dec	r16
     d18:	aa f7       	brpl	.-22     	; 0xd04 <__lshrdi3+0x1e>
     d1a:	0f 91       	pop	r16
     d1c:	08 95       	ret

00000d1e <__cmpdi2_s8>:
     d1e:	00 24       	eor	r0, r0
     d20:	a7 fd       	sbrc	r26, 7
     d22:	00 94       	com	r0
     d24:	2a 17       	cp	r18, r26
     d26:	30 05       	cpc	r19, r0
     d28:	40 05       	cpc	r20, r0
     d2a:	50 05       	cpc	r21, r0
     d2c:	60 05       	cpc	r22, r0
     d2e:	70 05       	cpc	r23, r0
     d30:	80 05       	cpc	r24, r0
     d32:	90 05       	cpc	r25, r0
     d34:	08 95       	ret

00000d36 <__udivmodhi4>:
     d36:	aa 1b       	sub	r26, r26
     d38:	bb 1b       	sub	r27, r27
     d3a:	51 e1       	ldi	r21, 0x11	; 17
     d3c:	07 c0       	rjmp	.+14     	; 0xd4c <__udivmodhi4_ep>

00000d3e <__udivmodhi4_loop>:
     d3e:	aa 1f       	adc	r26, r26
     d40:	bb 1f       	adc	r27, r27
     d42:	a6 17       	cp	r26, r22
     d44:	b7 07       	cpc	r27, r23
     d46:	10 f0       	brcs	.+4      	; 0xd4c <__udivmodhi4_ep>
     d48:	a6 1b       	sub	r26, r22
     d4a:	b7 0b       	sbc	r27, r23

00000d4c <__udivmodhi4_ep>:
     d4c:	88 1f       	adc	r24, r24
     d4e:	99 1f       	adc	r25, r25
     d50:	5a 95       	dec	r21
     d52:	a9 f7       	brne	.-22     	; 0xd3e <__udivmodhi4_loop>
     d54:	80 95       	com	r24
     d56:	90 95       	com	r25
     d58:	bc 01       	movw	r22, r24
     d5a:	cd 01       	movw	r24, r26
     d5c:	08 95       	ret

00000d5e <vsnprintf>:
     d5e:	ae e0       	ldi	r26, 0x0E	; 14
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	e5 eb       	ldi	r30, 0xB5	; 181
     d64:	f6 e0       	ldi	r31, 0x06	; 6
     d66:	0c 94 80 09 	jmp	0x1300	; 0x1300 <__prologue_saves__+0x1c>
     d6a:	8c 01       	movw	r16, r24
     d6c:	fa 01       	movw	r30, r20
     d6e:	86 e0       	ldi	r24, 0x06	; 6
     d70:	8c 83       	std	Y+4, r24	; 0x04
     d72:	09 83       	std	Y+1, r16	; 0x01
     d74:	1a 83       	std	Y+2, r17	; 0x02
     d76:	77 ff       	sbrs	r23, 7
     d78:	02 c0       	rjmp	.+4      	; 0xd7e <vsnprintf+0x20>
     d7a:	60 e0       	ldi	r22, 0x00	; 0
     d7c:	70 e8       	ldi	r23, 0x80	; 128
     d7e:	cb 01       	movw	r24, r22
     d80:	01 97       	sbiw	r24, 0x01	; 1
     d82:	8d 83       	std	Y+5, r24	; 0x05
     d84:	9e 83       	std	Y+6, r25	; 0x06
     d86:	a9 01       	movw	r20, r18
     d88:	bf 01       	movw	r22, r30
     d8a:	ce 01       	movw	r24, r28
     d8c:	01 96       	adiw	r24, 0x01	; 1
     d8e:	0e 94 db 06 	call	0xdb6	; 0xdb6 <vfprintf>
     d92:	4d 81       	ldd	r20, Y+5	; 0x05
     d94:	5e 81       	ldd	r21, Y+6	; 0x06
     d96:	57 fd       	sbrc	r21, 7
     d98:	0a c0       	rjmp	.+20     	; 0xdae <vsnprintf+0x50>
     d9a:	2f 81       	ldd	r18, Y+7	; 0x07
     d9c:	38 85       	ldd	r19, Y+8	; 0x08
     d9e:	42 17       	cp	r20, r18
     da0:	53 07       	cpc	r21, r19
     da2:	0c f4       	brge	.+2      	; 0xda6 <vsnprintf+0x48>
     da4:	9a 01       	movw	r18, r20
     da6:	f8 01       	movw	r30, r16
     da8:	e2 0f       	add	r30, r18
     daa:	f3 1f       	adc	r31, r19
     dac:	10 82       	st	Z, r1
     dae:	2e 96       	adiw	r28, 0x0e	; 14
     db0:	e4 e0       	ldi	r30, 0x04	; 4
     db2:	0c 94 99 09 	jmp	0x1332	; 0x1332 <__epilogue_restores__+0x1c>

00000db6 <vfprintf>:
     db6:	ab e0       	ldi	r26, 0x0B	; 11
     db8:	b0 e0       	ldi	r27, 0x00	; 0
     dba:	e1 ee       	ldi	r30, 0xE1	; 225
     dbc:	f6 e0       	ldi	r31, 0x06	; 6
     dbe:	0c 94 72 09 	jmp	0x12e4	; 0x12e4 <__prologue_saves__>
     dc2:	6c 01       	movw	r12, r24
     dc4:	7b 01       	movw	r14, r22
     dc6:	8a 01       	movw	r16, r20
     dc8:	fc 01       	movw	r30, r24
     dca:	16 82       	std	Z+6, r1	; 0x06
     dcc:	17 82       	std	Z+7, r1	; 0x07
     dce:	83 81       	ldd	r24, Z+3	; 0x03
     dd0:	81 ff       	sbrs	r24, 1
     dd2:	cc c1       	rjmp	.+920    	; 0x116c <vfprintf+0x3b6>
     dd4:	ce 01       	movw	r24, r28
     dd6:	01 96       	adiw	r24, 0x01	; 1
     dd8:	3c 01       	movw	r6, r24
     dda:	f6 01       	movw	r30, r12
     ddc:	93 81       	ldd	r25, Z+3	; 0x03
     dde:	f7 01       	movw	r30, r14
     de0:	93 fd       	sbrc	r25, 3
     de2:	85 91       	lpm	r24, Z+
     de4:	93 ff       	sbrs	r25, 3
     de6:	81 91       	ld	r24, Z+
     de8:	7f 01       	movw	r14, r30
     dea:	88 23       	and	r24, r24
     dec:	09 f4       	brne	.+2      	; 0xdf0 <vfprintf+0x3a>
     dee:	ba c1       	rjmp	.+884    	; 0x1164 <vfprintf+0x3ae>
     df0:	85 32       	cpi	r24, 0x25	; 37
     df2:	39 f4       	brne	.+14     	; 0xe02 <vfprintf+0x4c>
     df4:	93 fd       	sbrc	r25, 3
     df6:	85 91       	lpm	r24, Z+
     df8:	93 ff       	sbrs	r25, 3
     dfa:	81 91       	ld	r24, Z+
     dfc:	7f 01       	movw	r14, r30
     dfe:	85 32       	cpi	r24, 0x25	; 37
     e00:	29 f4       	brne	.+10     	; 0xe0c <vfprintf+0x56>
     e02:	b6 01       	movw	r22, r12
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <fputc>
     e0a:	e7 cf       	rjmp	.-50     	; 0xdda <vfprintf+0x24>
     e0c:	91 2c       	mov	r9, r1
     e0e:	21 2c       	mov	r2, r1
     e10:	31 2c       	mov	r3, r1
     e12:	ff e1       	ldi	r31, 0x1F	; 31
     e14:	f3 15       	cp	r31, r3
     e16:	d8 f0       	brcs	.+54     	; 0xe4e <vfprintf+0x98>
     e18:	8b 32       	cpi	r24, 0x2B	; 43
     e1a:	79 f0       	breq	.+30     	; 0xe3a <vfprintf+0x84>
     e1c:	38 f4       	brcc	.+14     	; 0xe2c <vfprintf+0x76>
     e1e:	80 32       	cpi	r24, 0x20	; 32
     e20:	79 f0       	breq	.+30     	; 0xe40 <vfprintf+0x8a>
     e22:	83 32       	cpi	r24, 0x23	; 35
     e24:	a1 f4       	brne	.+40     	; 0xe4e <vfprintf+0x98>
     e26:	23 2d       	mov	r18, r3
     e28:	20 61       	ori	r18, 0x10	; 16
     e2a:	1d c0       	rjmp	.+58     	; 0xe66 <vfprintf+0xb0>
     e2c:	8d 32       	cpi	r24, 0x2D	; 45
     e2e:	61 f0       	breq	.+24     	; 0xe48 <vfprintf+0x92>
     e30:	80 33       	cpi	r24, 0x30	; 48
     e32:	69 f4       	brne	.+26     	; 0xe4e <vfprintf+0x98>
     e34:	23 2d       	mov	r18, r3
     e36:	21 60       	ori	r18, 0x01	; 1
     e38:	16 c0       	rjmp	.+44     	; 0xe66 <vfprintf+0xb0>
     e3a:	83 2d       	mov	r24, r3
     e3c:	82 60       	ori	r24, 0x02	; 2
     e3e:	38 2e       	mov	r3, r24
     e40:	e3 2d       	mov	r30, r3
     e42:	e4 60       	ori	r30, 0x04	; 4
     e44:	3e 2e       	mov	r3, r30
     e46:	2a c0       	rjmp	.+84     	; 0xe9c <vfprintf+0xe6>
     e48:	f3 2d       	mov	r31, r3
     e4a:	f8 60       	ori	r31, 0x08	; 8
     e4c:	1d c0       	rjmp	.+58     	; 0xe88 <vfprintf+0xd2>
     e4e:	37 fc       	sbrc	r3, 7
     e50:	2d c0       	rjmp	.+90     	; 0xeac <vfprintf+0xf6>
     e52:	20 ed       	ldi	r18, 0xD0	; 208
     e54:	28 0f       	add	r18, r24
     e56:	2a 30       	cpi	r18, 0x0A	; 10
     e58:	40 f0       	brcs	.+16     	; 0xe6a <vfprintf+0xb4>
     e5a:	8e 32       	cpi	r24, 0x2E	; 46
     e5c:	b9 f4       	brne	.+46     	; 0xe8c <vfprintf+0xd6>
     e5e:	36 fc       	sbrc	r3, 6
     e60:	81 c1       	rjmp	.+770    	; 0x1164 <vfprintf+0x3ae>
     e62:	23 2d       	mov	r18, r3
     e64:	20 64       	ori	r18, 0x40	; 64
     e66:	32 2e       	mov	r3, r18
     e68:	19 c0       	rjmp	.+50     	; 0xe9c <vfprintf+0xe6>
     e6a:	36 fe       	sbrs	r3, 6
     e6c:	06 c0       	rjmp	.+12     	; 0xe7a <vfprintf+0xc4>
     e6e:	8a e0       	ldi	r24, 0x0A	; 10
     e70:	98 9e       	mul	r9, r24
     e72:	20 0d       	add	r18, r0
     e74:	11 24       	eor	r1, r1
     e76:	92 2e       	mov	r9, r18
     e78:	11 c0       	rjmp	.+34     	; 0xe9c <vfprintf+0xe6>
     e7a:	ea e0       	ldi	r30, 0x0A	; 10
     e7c:	2e 9e       	mul	r2, r30
     e7e:	20 0d       	add	r18, r0
     e80:	11 24       	eor	r1, r1
     e82:	22 2e       	mov	r2, r18
     e84:	f3 2d       	mov	r31, r3
     e86:	f0 62       	ori	r31, 0x20	; 32
     e88:	3f 2e       	mov	r3, r31
     e8a:	08 c0       	rjmp	.+16     	; 0xe9c <vfprintf+0xe6>
     e8c:	8c 36       	cpi	r24, 0x6C	; 108
     e8e:	21 f4       	brne	.+8      	; 0xe98 <vfprintf+0xe2>
     e90:	83 2d       	mov	r24, r3
     e92:	80 68       	ori	r24, 0x80	; 128
     e94:	38 2e       	mov	r3, r24
     e96:	02 c0       	rjmp	.+4      	; 0xe9c <vfprintf+0xe6>
     e98:	88 36       	cpi	r24, 0x68	; 104
     e9a:	41 f4       	brne	.+16     	; 0xeac <vfprintf+0xf6>
     e9c:	f7 01       	movw	r30, r14
     e9e:	93 fd       	sbrc	r25, 3
     ea0:	85 91       	lpm	r24, Z+
     ea2:	93 ff       	sbrs	r25, 3
     ea4:	81 91       	ld	r24, Z+
     ea6:	7f 01       	movw	r14, r30
     ea8:	81 11       	cpse	r24, r1
     eaa:	b3 cf       	rjmp	.-154    	; 0xe12 <vfprintf+0x5c>
     eac:	98 2f       	mov	r25, r24
     eae:	9f 7d       	andi	r25, 0xDF	; 223
     eb0:	95 54       	subi	r25, 0x45	; 69
     eb2:	93 30       	cpi	r25, 0x03	; 3
     eb4:	28 f4       	brcc	.+10     	; 0xec0 <vfprintf+0x10a>
     eb6:	0c 5f       	subi	r16, 0xFC	; 252
     eb8:	1f 4f       	sbci	r17, 0xFF	; 255
     eba:	9f e3       	ldi	r25, 0x3F	; 63
     ebc:	99 83       	std	Y+1, r25	; 0x01
     ebe:	0d c0       	rjmp	.+26     	; 0xeda <vfprintf+0x124>
     ec0:	83 36       	cpi	r24, 0x63	; 99
     ec2:	31 f0       	breq	.+12     	; 0xed0 <vfprintf+0x11a>
     ec4:	83 37       	cpi	r24, 0x73	; 115
     ec6:	71 f0       	breq	.+28     	; 0xee4 <vfprintf+0x12e>
     ec8:	83 35       	cpi	r24, 0x53	; 83
     eca:	09 f0       	breq	.+2      	; 0xece <vfprintf+0x118>
     ecc:	59 c0       	rjmp	.+178    	; 0xf80 <vfprintf+0x1ca>
     ece:	21 c0       	rjmp	.+66     	; 0xf12 <vfprintf+0x15c>
     ed0:	f8 01       	movw	r30, r16
     ed2:	80 81       	ld	r24, Z
     ed4:	89 83       	std	Y+1, r24	; 0x01
     ed6:	0e 5f       	subi	r16, 0xFE	; 254
     ed8:	1f 4f       	sbci	r17, 0xFF	; 255
     eda:	88 24       	eor	r8, r8
     edc:	83 94       	inc	r8
     ede:	91 2c       	mov	r9, r1
     ee0:	53 01       	movw	r10, r6
     ee2:	13 c0       	rjmp	.+38     	; 0xf0a <vfprintf+0x154>
     ee4:	28 01       	movw	r4, r16
     ee6:	f2 e0       	ldi	r31, 0x02	; 2
     ee8:	4f 0e       	add	r4, r31
     eea:	51 1c       	adc	r5, r1
     eec:	f8 01       	movw	r30, r16
     eee:	a0 80       	ld	r10, Z
     ef0:	b1 80       	ldd	r11, Z+1	; 0x01
     ef2:	36 fe       	sbrs	r3, 6
     ef4:	03 c0       	rjmp	.+6      	; 0xefc <vfprintf+0x146>
     ef6:	69 2d       	mov	r22, r9
     ef8:	70 e0       	ldi	r23, 0x00	; 0
     efa:	02 c0       	rjmp	.+4      	; 0xf00 <vfprintf+0x14a>
     efc:	6f ef       	ldi	r22, 0xFF	; 255
     efe:	7f ef       	ldi	r23, 0xFF	; 255
     f00:	c5 01       	movw	r24, r10
     f02:	0e 94 c7 08 	call	0x118e	; 0x118e <strnlen>
     f06:	4c 01       	movw	r8, r24
     f08:	82 01       	movw	r16, r4
     f0a:	f3 2d       	mov	r31, r3
     f0c:	ff 77       	andi	r31, 0x7F	; 127
     f0e:	3f 2e       	mov	r3, r31
     f10:	16 c0       	rjmp	.+44     	; 0xf3e <vfprintf+0x188>
     f12:	28 01       	movw	r4, r16
     f14:	22 e0       	ldi	r18, 0x02	; 2
     f16:	42 0e       	add	r4, r18
     f18:	51 1c       	adc	r5, r1
     f1a:	f8 01       	movw	r30, r16
     f1c:	a0 80       	ld	r10, Z
     f1e:	b1 80       	ldd	r11, Z+1	; 0x01
     f20:	36 fe       	sbrs	r3, 6
     f22:	03 c0       	rjmp	.+6      	; 0xf2a <vfprintf+0x174>
     f24:	69 2d       	mov	r22, r9
     f26:	70 e0       	ldi	r23, 0x00	; 0
     f28:	02 c0       	rjmp	.+4      	; 0xf2e <vfprintf+0x178>
     f2a:	6f ef       	ldi	r22, 0xFF	; 255
     f2c:	7f ef       	ldi	r23, 0xFF	; 255
     f2e:	c5 01       	movw	r24, r10
     f30:	0e 94 bc 08 	call	0x1178	; 0x1178 <strnlen_P>
     f34:	4c 01       	movw	r8, r24
     f36:	f3 2d       	mov	r31, r3
     f38:	f0 68       	ori	r31, 0x80	; 128
     f3a:	3f 2e       	mov	r3, r31
     f3c:	82 01       	movw	r16, r4
     f3e:	33 fc       	sbrc	r3, 3
     f40:	1b c0       	rjmp	.+54     	; 0xf78 <vfprintf+0x1c2>
     f42:	82 2d       	mov	r24, r2
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	88 16       	cp	r8, r24
     f48:	99 06       	cpc	r9, r25
     f4a:	b0 f4       	brcc	.+44     	; 0xf78 <vfprintf+0x1c2>
     f4c:	b6 01       	movw	r22, r12
     f4e:	80 e2       	ldi	r24, 0x20	; 32
     f50:	90 e0       	ldi	r25, 0x00	; 0
     f52:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <fputc>
     f56:	2a 94       	dec	r2
     f58:	f4 cf       	rjmp	.-24     	; 0xf42 <vfprintf+0x18c>
     f5a:	f5 01       	movw	r30, r10
     f5c:	37 fc       	sbrc	r3, 7
     f5e:	85 91       	lpm	r24, Z+
     f60:	37 fe       	sbrs	r3, 7
     f62:	81 91       	ld	r24, Z+
     f64:	5f 01       	movw	r10, r30
     f66:	b6 01       	movw	r22, r12
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <fputc>
     f6e:	21 10       	cpse	r2, r1
     f70:	2a 94       	dec	r2
     f72:	21 e0       	ldi	r18, 0x01	; 1
     f74:	82 1a       	sub	r8, r18
     f76:	91 08       	sbc	r9, r1
     f78:	81 14       	cp	r8, r1
     f7a:	91 04       	cpc	r9, r1
     f7c:	71 f7       	brne	.-36     	; 0xf5a <vfprintf+0x1a4>
     f7e:	e8 c0       	rjmp	.+464    	; 0x1150 <vfprintf+0x39a>
     f80:	84 36       	cpi	r24, 0x64	; 100
     f82:	11 f0       	breq	.+4      	; 0xf88 <vfprintf+0x1d2>
     f84:	89 36       	cpi	r24, 0x69	; 105
     f86:	41 f5       	brne	.+80     	; 0xfd8 <vfprintf+0x222>
     f88:	f8 01       	movw	r30, r16
     f8a:	37 fe       	sbrs	r3, 7
     f8c:	07 c0       	rjmp	.+14     	; 0xf9c <vfprintf+0x1e6>
     f8e:	60 81       	ld	r22, Z
     f90:	71 81       	ldd	r23, Z+1	; 0x01
     f92:	82 81       	ldd	r24, Z+2	; 0x02
     f94:	93 81       	ldd	r25, Z+3	; 0x03
     f96:	0c 5f       	subi	r16, 0xFC	; 252
     f98:	1f 4f       	sbci	r17, 0xFF	; 255
     f9a:	08 c0       	rjmp	.+16     	; 0xfac <vfprintf+0x1f6>
     f9c:	60 81       	ld	r22, Z
     f9e:	71 81       	ldd	r23, Z+1	; 0x01
     fa0:	07 2e       	mov	r0, r23
     fa2:	00 0c       	add	r0, r0
     fa4:	88 0b       	sbc	r24, r24
     fa6:	99 0b       	sbc	r25, r25
     fa8:	0e 5f       	subi	r16, 0xFE	; 254
     faa:	1f 4f       	sbci	r17, 0xFF	; 255
     fac:	f3 2d       	mov	r31, r3
     fae:	ff 76       	andi	r31, 0x6F	; 111
     fb0:	3f 2e       	mov	r3, r31
     fb2:	97 ff       	sbrs	r25, 7
     fb4:	09 c0       	rjmp	.+18     	; 0xfc8 <vfprintf+0x212>
     fb6:	90 95       	com	r25
     fb8:	80 95       	com	r24
     fba:	70 95       	com	r23
     fbc:	61 95       	neg	r22
     fbe:	7f 4f       	sbci	r23, 0xFF	; 255
     fc0:	8f 4f       	sbci	r24, 0xFF	; 255
     fc2:	9f 4f       	sbci	r25, 0xFF	; 255
     fc4:	f0 68       	ori	r31, 0x80	; 128
     fc6:	3f 2e       	mov	r3, r31
     fc8:	2a e0       	ldi	r18, 0x0A	; 10
     fca:	30 e0       	ldi	r19, 0x00	; 0
     fcc:	a3 01       	movw	r20, r6
     fce:	0e 94 0e 09 	call	0x121c	; 0x121c <__ultoa_invert>
     fd2:	88 2e       	mov	r8, r24
     fd4:	86 18       	sub	r8, r6
     fd6:	45 c0       	rjmp	.+138    	; 0x1062 <vfprintf+0x2ac>
     fd8:	85 37       	cpi	r24, 0x75	; 117
     fda:	31 f4       	brne	.+12     	; 0xfe8 <vfprintf+0x232>
     fdc:	23 2d       	mov	r18, r3
     fde:	2f 7e       	andi	r18, 0xEF	; 239
     fe0:	b2 2e       	mov	r11, r18
     fe2:	2a e0       	ldi	r18, 0x0A	; 10
     fe4:	30 e0       	ldi	r19, 0x00	; 0
     fe6:	25 c0       	rjmp	.+74     	; 0x1032 <vfprintf+0x27c>
     fe8:	93 2d       	mov	r25, r3
     fea:	99 7f       	andi	r25, 0xF9	; 249
     fec:	b9 2e       	mov	r11, r25
     fee:	8f 36       	cpi	r24, 0x6F	; 111
     ff0:	c1 f0       	breq	.+48     	; 0x1022 <vfprintf+0x26c>
     ff2:	18 f4       	brcc	.+6      	; 0xffa <vfprintf+0x244>
     ff4:	88 35       	cpi	r24, 0x58	; 88
     ff6:	79 f0       	breq	.+30     	; 0x1016 <vfprintf+0x260>
     ff8:	b5 c0       	rjmp	.+362    	; 0x1164 <vfprintf+0x3ae>
     ffa:	80 37       	cpi	r24, 0x70	; 112
     ffc:	19 f0       	breq	.+6      	; 0x1004 <vfprintf+0x24e>
     ffe:	88 37       	cpi	r24, 0x78	; 120
    1000:	21 f0       	breq	.+8      	; 0x100a <vfprintf+0x254>
    1002:	b0 c0       	rjmp	.+352    	; 0x1164 <vfprintf+0x3ae>
    1004:	e9 2f       	mov	r30, r25
    1006:	e0 61       	ori	r30, 0x10	; 16
    1008:	be 2e       	mov	r11, r30
    100a:	b4 fe       	sbrs	r11, 4
    100c:	0d c0       	rjmp	.+26     	; 0x1028 <vfprintf+0x272>
    100e:	fb 2d       	mov	r31, r11
    1010:	f4 60       	ori	r31, 0x04	; 4
    1012:	bf 2e       	mov	r11, r31
    1014:	09 c0       	rjmp	.+18     	; 0x1028 <vfprintf+0x272>
    1016:	34 fe       	sbrs	r3, 4
    1018:	0a c0       	rjmp	.+20     	; 0x102e <vfprintf+0x278>
    101a:	29 2f       	mov	r18, r25
    101c:	26 60       	ori	r18, 0x06	; 6
    101e:	b2 2e       	mov	r11, r18
    1020:	06 c0       	rjmp	.+12     	; 0x102e <vfprintf+0x278>
    1022:	28 e0       	ldi	r18, 0x08	; 8
    1024:	30 e0       	ldi	r19, 0x00	; 0
    1026:	05 c0       	rjmp	.+10     	; 0x1032 <vfprintf+0x27c>
    1028:	20 e1       	ldi	r18, 0x10	; 16
    102a:	30 e0       	ldi	r19, 0x00	; 0
    102c:	02 c0       	rjmp	.+4      	; 0x1032 <vfprintf+0x27c>
    102e:	20 e1       	ldi	r18, 0x10	; 16
    1030:	32 e0       	ldi	r19, 0x02	; 2
    1032:	f8 01       	movw	r30, r16
    1034:	b7 fe       	sbrs	r11, 7
    1036:	07 c0       	rjmp	.+14     	; 0x1046 <vfprintf+0x290>
    1038:	60 81       	ld	r22, Z
    103a:	71 81       	ldd	r23, Z+1	; 0x01
    103c:	82 81       	ldd	r24, Z+2	; 0x02
    103e:	93 81       	ldd	r25, Z+3	; 0x03
    1040:	0c 5f       	subi	r16, 0xFC	; 252
    1042:	1f 4f       	sbci	r17, 0xFF	; 255
    1044:	06 c0       	rjmp	.+12     	; 0x1052 <vfprintf+0x29c>
    1046:	60 81       	ld	r22, Z
    1048:	71 81       	ldd	r23, Z+1	; 0x01
    104a:	80 e0       	ldi	r24, 0x00	; 0
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	0e 5f       	subi	r16, 0xFE	; 254
    1050:	1f 4f       	sbci	r17, 0xFF	; 255
    1052:	a3 01       	movw	r20, r6
    1054:	0e 94 0e 09 	call	0x121c	; 0x121c <__ultoa_invert>
    1058:	88 2e       	mov	r8, r24
    105a:	86 18       	sub	r8, r6
    105c:	fb 2d       	mov	r31, r11
    105e:	ff 77       	andi	r31, 0x7F	; 127
    1060:	3f 2e       	mov	r3, r31
    1062:	36 fe       	sbrs	r3, 6
    1064:	0d c0       	rjmp	.+26     	; 0x1080 <vfprintf+0x2ca>
    1066:	23 2d       	mov	r18, r3
    1068:	2e 7f       	andi	r18, 0xFE	; 254
    106a:	a2 2e       	mov	r10, r18
    106c:	89 14       	cp	r8, r9
    106e:	58 f4       	brcc	.+22     	; 0x1086 <vfprintf+0x2d0>
    1070:	34 fe       	sbrs	r3, 4
    1072:	0b c0       	rjmp	.+22     	; 0x108a <vfprintf+0x2d4>
    1074:	32 fc       	sbrc	r3, 2
    1076:	09 c0       	rjmp	.+18     	; 0x108a <vfprintf+0x2d4>
    1078:	83 2d       	mov	r24, r3
    107a:	8e 7e       	andi	r24, 0xEE	; 238
    107c:	a8 2e       	mov	r10, r24
    107e:	05 c0       	rjmp	.+10     	; 0x108a <vfprintf+0x2d4>
    1080:	b8 2c       	mov	r11, r8
    1082:	a3 2c       	mov	r10, r3
    1084:	03 c0       	rjmp	.+6      	; 0x108c <vfprintf+0x2d6>
    1086:	b8 2c       	mov	r11, r8
    1088:	01 c0       	rjmp	.+2      	; 0x108c <vfprintf+0x2d6>
    108a:	b9 2c       	mov	r11, r9
    108c:	a4 fe       	sbrs	r10, 4
    108e:	0f c0       	rjmp	.+30     	; 0x10ae <vfprintf+0x2f8>
    1090:	fe 01       	movw	r30, r28
    1092:	e8 0d       	add	r30, r8
    1094:	f1 1d       	adc	r31, r1
    1096:	80 81       	ld	r24, Z
    1098:	80 33       	cpi	r24, 0x30	; 48
    109a:	21 f4       	brne	.+8      	; 0x10a4 <vfprintf+0x2ee>
    109c:	9a 2d       	mov	r25, r10
    109e:	99 7e       	andi	r25, 0xE9	; 233
    10a0:	a9 2e       	mov	r10, r25
    10a2:	09 c0       	rjmp	.+18     	; 0x10b6 <vfprintf+0x300>
    10a4:	a2 fe       	sbrs	r10, 2
    10a6:	06 c0       	rjmp	.+12     	; 0x10b4 <vfprintf+0x2fe>
    10a8:	b3 94       	inc	r11
    10aa:	b3 94       	inc	r11
    10ac:	04 c0       	rjmp	.+8      	; 0x10b6 <vfprintf+0x300>
    10ae:	8a 2d       	mov	r24, r10
    10b0:	86 78       	andi	r24, 0x86	; 134
    10b2:	09 f0       	breq	.+2      	; 0x10b6 <vfprintf+0x300>
    10b4:	b3 94       	inc	r11
    10b6:	a3 fc       	sbrc	r10, 3
    10b8:	11 c0       	rjmp	.+34     	; 0x10dc <vfprintf+0x326>
    10ba:	a0 fe       	sbrs	r10, 0
    10bc:	06 c0       	rjmp	.+12     	; 0x10ca <vfprintf+0x314>
    10be:	b2 14       	cp	r11, r2
    10c0:	88 f4       	brcc	.+34     	; 0x10e4 <vfprintf+0x32e>
    10c2:	28 0c       	add	r2, r8
    10c4:	92 2c       	mov	r9, r2
    10c6:	9b 18       	sub	r9, r11
    10c8:	0e c0       	rjmp	.+28     	; 0x10e6 <vfprintf+0x330>
    10ca:	b2 14       	cp	r11, r2
    10cc:	60 f4       	brcc	.+24     	; 0x10e6 <vfprintf+0x330>
    10ce:	b6 01       	movw	r22, r12
    10d0:	80 e2       	ldi	r24, 0x20	; 32
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <fputc>
    10d8:	b3 94       	inc	r11
    10da:	f7 cf       	rjmp	.-18     	; 0x10ca <vfprintf+0x314>
    10dc:	b2 14       	cp	r11, r2
    10de:	18 f4       	brcc	.+6      	; 0x10e6 <vfprintf+0x330>
    10e0:	2b 18       	sub	r2, r11
    10e2:	02 c0       	rjmp	.+4      	; 0x10e8 <vfprintf+0x332>
    10e4:	98 2c       	mov	r9, r8
    10e6:	21 2c       	mov	r2, r1
    10e8:	a4 fe       	sbrs	r10, 4
    10ea:	10 c0       	rjmp	.+32     	; 0x110c <vfprintf+0x356>
    10ec:	b6 01       	movw	r22, r12
    10ee:	80 e3       	ldi	r24, 0x30	; 48
    10f0:	90 e0       	ldi	r25, 0x00	; 0
    10f2:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <fputc>
    10f6:	a2 fe       	sbrs	r10, 2
    10f8:	17 c0       	rjmp	.+46     	; 0x1128 <vfprintf+0x372>
    10fa:	a1 fc       	sbrc	r10, 1
    10fc:	03 c0       	rjmp	.+6      	; 0x1104 <vfprintf+0x34e>
    10fe:	88 e7       	ldi	r24, 0x78	; 120
    1100:	90 e0       	ldi	r25, 0x00	; 0
    1102:	02 c0       	rjmp	.+4      	; 0x1108 <vfprintf+0x352>
    1104:	88 e5       	ldi	r24, 0x58	; 88
    1106:	90 e0       	ldi	r25, 0x00	; 0
    1108:	b6 01       	movw	r22, r12
    110a:	0c c0       	rjmp	.+24     	; 0x1124 <vfprintf+0x36e>
    110c:	8a 2d       	mov	r24, r10
    110e:	86 78       	andi	r24, 0x86	; 134
    1110:	59 f0       	breq	.+22     	; 0x1128 <vfprintf+0x372>
    1112:	a1 fe       	sbrs	r10, 1
    1114:	02 c0       	rjmp	.+4      	; 0x111a <vfprintf+0x364>
    1116:	8b e2       	ldi	r24, 0x2B	; 43
    1118:	01 c0       	rjmp	.+2      	; 0x111c <vfprintf+0x366>
    111a:	80 e2       	ldi	r24, 0x20	; 32
    111c:	a7 fc       	sbrc	r10, 7
    111e:	8d e2       	ldi	r24, 0x2D	; 45
    1120:	b6 01       	movw	r22, r12
    1122:	90 e0       	ldi	r25, 0x00	; 0
    1124:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <fputc>
    1128:	89 14       	cp	r8, r9
    112a:	38 f4       	brcc	.+14     	; 0x113a <vfprintf+0x384>
    112c:	b6 01       	movw	r22, r12
    112e:	80 e3       	ldi	r24, 0x30	; 48
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <fputc>
    1136:	9a 94       	dec	r9
    1138:	f7 cf       	rjmp	.-18     	; 0x1128 <vfprintf+0x372>
    113a:	8a 94       	dec	r8
    113c:	f3 01       	movw	r30, r6
    113e:	e8 0d       	add	r30, r8
    1140:	f1 1d       	adc	r31, r1
    1142:	80 81       	ld	r24, Z
    1144:	b6 01       	movw	r22, r12
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <fputc>
    114c:	81 10       	cpse	r8, r1
    114e:	f5 cf       	rjmp	.-22     	; 0x113a <vfprintf+0x384>
    1150:	22 20       	and	r2, r2
    1152:	09 f4       	brne	.+2      	; 0x1156 <vfprintf+0x3a0>
    1154:	42 ce       	rjmp	.-892    	; 0xdda <vfprintf+0x24>
    1156:	b6 01       	movw	r22, r12
    1158:	80 e2       	ldi	r24, 0x20	; 32
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <fputc>
    1160:	2a 94       	dec	r2
    1162:	f6 cf       	rjmp	.-20     	; 0x1150 <vfprintf+0x39a>
    1164:	f6 01       	movw	r30, r12
    1166:	86 81       	ldd	r24, Z+6	; 0x06
    1168:	97 81       	ldd	r25, Z+7	; 0x07
    116a:	02 c0       	rjmp	.+4      	; 0x1170 <vfprintf+0x3ba>
    116c:	8f ef       	ldi	r24, 0xFF	; 255
    116e:	9f ef       	ldi	r25, 0xFF	; 255
    1170:	2b 96       	adiw	r28, 0x0b	; 11
    1172:	e2 e1       	ldi	r30, 0x12	; 18
    1174:	0c 94 8b 09 	jmp	0x1316	; 0x1316 <__epilogue_restores__>

00001178 <strnlen_P>:
    1178:	fc 01       	movw	r30, r24
    117a:	05 90       	lpm	r0, Z+
    117c:	61 50       	subi	r22, 0x01	; 1
    117e:	70 40       	sbci	r23, 0x00	; 0
    1180:	01 10       	cpse	r0, r1
    1182:	d8 f7       	brcc	.-10     	; 0x117a <strnlen_P+0x2>
    1184:	80 95       	com	r24
    1186:	90 95       	com	r25
    1188:	8e 0f       	add	r24, r30
    118a:	9f 1f       	adc	r25, r31
    118c:	08 95       	ret

0000118e <strnlen>:
    118e:	fc 01       	movw	r30, r24
    1190:	61 50       	subi	r22, 0x01	; 1
    1192:	70 40       	sbci	r23, 0x00	; 0
    1194:	01 90       	ld	r0, Z+
    1196:	01 10       	cpse	r0, r1
    1198:	d8 f7       	brcc	.-10     	; 0x1190 <strnlen+0x2>
    119a:	80 95       	com	r24
    119c:	90 95       	com	r25
    119e:	8e 0f       	add	r24, r30
    11a0:	9f 1f       	adc	r25, r31
    11a2:	08 95       	ret

000011a4 <fputc>:
    11a4:	0f 93       	push	r16
    11a6:	1f 93       	push	r17
    11a8:	cf 93       	push	r28
    11aa:	df 93       	push	r29
    11ac:	fb 01       	movw	r30, r22
    11ae:	23 81       	ldd	r18, Z+3	; 0x03
    11b0:	21 fd       	sbrc	r18, 1
    11b2:	03 c0       	rjmp	.+6      	; 0x11ba <fputc+0x16>
    11b4:	8f ef       	ldi	r24, 0xFF	; 255
    11b6:	9f ef       	ldi	r25, 0xFF	; 255
    11b8:	2c c0       	rjmp	.+88     	; 0x1212 <fputc+0x6e>
    11ba:	22 ff       	sbrs	r18, 2
    11bc:	16 c0       	rjmp	.+44     	; 0x11ea <fputc+0x46>
    11be:	46 81       	ldd	r20, Z+6	; 0x06
    11c0:	57 81       	ldd	r21, Z+7	; 0x07
    11c2:	24 81       	ldd	r18, Z+4	; 0x04
    11c4:	35 81       	ldd	r19, Z+5	; 0x05
    11c6:	42 17       	cp	r20, r18
    11c8:	53 07       	cpc	r21, r19
    11ca:	44 f4       	brge	.+16     	; 0x11dc <fputc+0x38>
    11cc:	a0 81       	ld	r26, Z
    11ce:	b1 81       	ldd	r27, Z+1	; 0x01
    11d0:	9d 01       	movw	r18, r26
    11d2:	2f 5f       	subi	r18, 0xFF	; 255
    11d4:	3f 4f       	sbci	r19, 0xFF	; 255
    11d6:	20 83       	st	Z, r18
    11d8:	31 83       	std	Z+1, r19	; 0x01
    11da:	8c 93       	st	X, r24
    11dc:	26 81       	ldd	r18, Z+6	; 0x06
    11de:	37 81       	ldd	r19, Z+7	; 0x07
    11e0:	2f 5f       	subi	r18, 0xFF	; 255
    11e2:	3f 4f       	sbci	r19, 0xFF	; 255
    11e4:	26 83       	std	Z+6, r18	; 0x06
    11e6:	37 83       	std	Z+7, r19	; 0x07
    11e8:	14 c0       	rjmp	.+40     	; 0x1212 <fputc+0x6e>
    11ea:	8b 01       	movw	r16, r22
    11ec:	ec 01       	movw	r28, r24
    11ee:	fb 01       	movw	r30, r22
    11f0:	00 84       	ldd	r0, Z+8	; 0x08
    11f2:	f1 85       	ldd	r31, Z+9	; 0x09
    11f4:	e0 2d       	mov	r30, r0
    11f6:	09 95       	icall
    11f8:	89 2b       	or	r24, r25
    11fa:	e1 f6       	brne	.-72     	; 0x11b4 <fputc+0x10>
    11fc:	d8 01       	movw	r26, r16
    11fe:	16 96       	adiw	r26, 0x06	; 6
    1200:	8d 91       	ld	r24, X+
    1202:	9c 91       	ld	r25, X
    1204:	17 97       	sbiw	r26, 0x07	; 7
    1206:	01 96       	adiw	r24, 0x01	; 1
    1208:	16 96       	adiw	r26, 0x06	; 6
    120a:	8d 93       	st	X+, r24
    120c:	9c 93       	st	X, r25
    120e:	17 97       	sbiw	r26, 0x07	; 7
    1210:	ce 01       	movw	r24, r28
    1212:	df 91       	pop	r29
    1214:	cf 91       	pop	r28
    1216:	1f 91       	pop	r17
    1218:	0f 91       	pop	r16
    121a:	08 95       	ret

0000121c <__ultoa_invert>:
    121c:	fa 01       	movw	r30, r20
    121e:	aa 27       	eor	r26, r26
    1220:	28 30       	cpi	r18, 0x08	; 8
    1222:	51 f1       	breq	.+84     	; 0x1278 <__ultoa_invert+0x5c>
    1224:	20 31       	cpi	r18, 0x10	; 16
    1226:	81 f1       	breq	.+96     	; 0x1288 <__ultoa_invert+0x6c>
    1228:	e8 94       	clt
    122a:	6f 93       	push	r22
    122c:	6e 7f       	andi	r22, 0xFE	; 254
    122e:	6e 5f       	subi	r22, 0xFE	; 254
    1230:	7f 4f       	sbci	r23, 0xFF	; 255
    1232:	8f 4f       	sbci	r24, 0xFF	; 255
    1234:	9f 4f       	sbci	r25, 0xFF	; 255
    1236:	af 4f       	sbci	r26, 0xFF	; 255
    1238:	b1 e0       	ldi	r27, 0x01	; 1
    123a:	3e d0       	rcall	.+124    	; 0x12b8 <__ultoa_invert+0x9c>
    123c:	b4 e0       	ldi	r27, 0x04	; 4
    123e:	3c d0       	rcall	.+120    	; 0x12b8 <__ultoa_invert+0x9c>
    1240:	67 0f       	add	r22, r23
    1242:	78 1f       	adc	r23, r24
    1244:	89 1f       	adc	r24, r25
    1246:	9a 1f       	adc	r25, r26
    1248:	a1 1d       	adc	r26, r1
    124a:	68 0f       	add	r22, r24
    124c:	79 1f       	adc	r23, r25
    124e:	8a 1f       	adc	r24, r26
    1250:	91 1d       	adc	r25, r1
    1252:	a1 1d       	adc	r26, r1
    1254:	6a 0f       	add	r22, r26
    1256:	71 1d       	adc	r23, r1
    1258:	81 1d       	adc	r24, r1
    125a:	91 1d       	adc	r25, r1
    125c:	a1 1d       	adc	r26, r1
    125e:	20 d0       	rcall	.+64     	; 0x12a0 <__ultoa_invert+0x84>
    1260:	09 f4       	brne	.+2      	; 0x1264 <__ultoa_invert+0x48>
    1262:	68 94       	set
    1264:	3f 91       	pop	r19
    1266:	2a e0       	ldi	r18, 0x0A	; 10
    1268:	26 9f       	mul	r18, r22
    126a:	11 24       	eor	r1, r1
    126c:	30 19       	sub	r19, r0
    126e:	30 5d       	subi	r19, 0xD0	; 208
    1270:	31 93       	st	Z+, r19
    1272:	de f6       	brtc	.-74     	; 0x122a <__ultoa_invert+0xe>
    1274:	cf 01       	movw	r24, r30
    1276:	08 95       	ret
    1278:	46 2f       	mov	r20, r22
    127a:	47 70       	andi	r20, 0x07	; 7
    127c:	40 5d       	subi	r20, 0xD0	; 208
    127e:	41 93       	st	Z+, r20
    1280:	b3 e0       	ldi	r27, 0x03	; 3
    1282:	0f d0       	rcall	.+30     	; 0x12a2 <__ultoa_invert+0x86>
    1284:	c9 f7       	brne	.-14     	; 0x1278 <__ultoa_invert+0x5c>
    1286:	f6 cf       	rjmp	.-20     	; 0x1274 <__ultoa_invert+0x58>
    1288:	46 2f       	mov	r20, r22
    128a:	4f 70       	andi	r20, 0x0F	; 15
    128c:	40 5d       	subi	r20, 0xD0	; 208
    128e:	4a 33       	cpi	r20, 0x3A	; 58
    1290:	18 f0       	brcs	.+6      	; 0x1298 <__ultoa_invert+0x7c>
    1292:	49 5d       	subi	r20, 0xD9	; 217
    1294:	31 fd       	sbrc	r19, 1
    1296:	40 52       	subi	r20, 0x20	; 32
    1298:	41 93       	st	Z+, r20
    129a:	02 d0       	rcall	.+4      	; 0x12a0 <__ultoa_invert+0x84>
    129c:	a9 f7       	brne	.-22     	; 0x1288 <__ultoa_invert+0x6c>
    129e:	ea cf       	rjmp	.-44     	; 0x1274 <__ultoa_invert+0x58>
    12a0:	b4 e0       	ldi	r27, 0x04	; 4
    12a2:	a6 95       	lsr	r26
    12a4:	97 95       	ror	r25
    12a6:	87 95       	ror	r24
    12a8:	77 95       	ror	r23
    12aa:	67 95       	ror	r22
    12ac:	ba 95       	dec	r27
    12ae:	c9 f7       	brne	.-14     	; 0x12a2 <__ultoa_invert+0x86>
    12b0:	00 97       	sbiw	r24, 0x00	; 0
    12b2:	61 05       	cpc	r22, r1
    12b4:	71 05       	cpc	r23, r1
    12b6:	08 95       	ret
    12b8:	9b 01       	movw	r18, r22
    12ba:	ac 01       	movw	r20, r24
    12bc:	0a 2e       	mov	r0, r26
    12be:	06 94       	lsr	r0
    12c0:	57 95       	ror	r21
    12c2:	47 95       	ror	r20
    12c4:	37 95       	ror	r19
    12c6:	27 95       	ror	r18
    12c8:	ba 95       	dec	r27
    12ca:	c9 f7       	brne	.-14     	; 0x12be <__ultoa_invert+0xa2>
    12cc:	62 0f       	add	r22, r18
    12ce:	73 1f       	adc	r23, r19
    12d0:	84 1f       	adc	r24, r20
    12d2:	95 1f       	adc	r25, r21
    12d4:	a0 1d       	adc	r26, r0
    12d6:	08 95       	ret

000012d8 <ccp_write_io>:
    12d8:	dc 01       	movw	r26, r24
    12da:	28 ed       	ldi	r18, 0xD8	; 216
    12dc:	20 93 34 00 	sts	0x0034, r18	; 0x800034 <crc6_table+0x7f6bea>
    12e0:	6c 93       	st	X, r22
    12e2:	08 95       	ret

000012e4 <__prologue_saves__>:
    12e4:	2f 92       	push	r2
    12e6:	3f 92       	push	r3
    12e8:	4f 92       	push	r4
    12ea:	5f 92       	push	r5
    12ec:	6f 92       	push	r6
    12ee:	7f 92       	push	r7
    12f0:	8f 92       	push	r8
    12f2:	9f 92       	push	r9
    12f4:	af 92       	push	r10
    12f6:	bf 92       	push	r11
    12f8:	cf 92       	push	r12
    12fa:	df 92       	push	r13
    12fc:	ef 92       	push	r14
    12fe:	ff 92       	push	r15
    1300:	0f 93       	push	r16
    1302:	1f 93       	push	r17
    1304:	cf 93       	push	r28
    1306:	df 93       	push	r29
    1308:	cd b7       	in	r28, 0x3d	; 61
    130a:	de b7       	in	r29, 0x3e	; 62
    130c:	ca 1b       	sub	r28, r26
    130e:	db 0b       	sbc	r29, r27
    1310:	cd bf       	out	0x3d, r28	; 61
    1312:	de bf       	out	0x3e, r29	; 62
    1314:	09 94       	ijmp

00001316 <__epilogue_restores__>:
    1316:	2a 88       	ldd	r2, Y+18	; 0x12
    1318:	39 88       	ldd	r3, Y+17	; 0x11
    131a:	48 88       	ldd	r4, Y+16	; 0x10
    131c:	5f 84       	ldd	r5, Y+15	; 0x0f
    131e:	6e 84       	ldd	r6, Y+14	; 0x0e
    1320:	7d 84       	ldd	r7, Y+13	; 0x0d
    1322:	8c 84       	ldd	r8, Y+12	; 0x0c
    1324:	9b 84       	ldd	r9, Y+11	; 0x0b
    1326:	aa 84       	ldd	r10, Y+10	; 0x0a
    1328:	b9 84       	ldd	r11, Y+9	; 0x09
    132a:	c8 84       	ldd	r12, Y+8	; 0x08
    132c:	df 80       	ldd	r13, Y+7	; 0x07
    132e:	ee 80       	ldd	r14, Y+6	; 0x06
    1330:	fd 80       	ldd	r15, Y+5	; 0x05
    1332:	0c 81       	ldd	r16, Y+4	; 0x04
    1334:	1b 81       	ldd	r17, Y+3	; 0x03
    1336:	aa 81       	ldd	r26, Y+2	; 0x02
    1338:	b9 81       	ldd	r27, Y+1	; 0x01
    133a:	ce 0f       	add	r28, r30
    133c:	d1 1d       	adc	r29, r1
    133e:	cd bf       	out	0x3d, r28	; 61
    1340:	de bf       	out	0x3e, r29	; 62
    1342:	ed 01       	movw	r28, r26
    1344:	08 95       	ret

00001346 <_exit>:
    1346:	f8 94       	cli

00001348 <__stop_program>:
    1348:	ff cf       	rjmp	.-2      	; 0x1348 <__stop_program>
