// Seed: 1157998051
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  wire id_5, id_6;
  assign id_5 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wand id_2,
    output wor id_3,
    output tri id_4,
    output supply1 id_5,
    input supply0 id_6
    , id_11,
    input supply1 id_7
    , id_12,
    output supply1 id_8,
    input wand id_9
);
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
  wire id_14;
  if (id_14) begin : LABEL_0
    wire id_15;
  end
  wire id_16, id_17;
endmodule
