

================================================================
== Vitis HLS Report for 'load_conv2_params_Pipeline_VITIS_LOOP_200_2'
================================================================
* Date:           Fri Oct 31 13:47:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_200_2  |       73|       73|        11|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln198_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln198_2"   --->   Operation 15 'read' 'trunc_ln198_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln198_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln198"   --->   Operation 16 'read' 'sext_ln198_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln198_2_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln198_2"   --->   Operation 17 'read' 'zext_ln198_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln202_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %trunc_ln202"   --->   Operation 18 'read' 'trunc_ln202_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i"   --->   Operation 19 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln198_cast = sext i62 %sext_ln198_read"   --->   Operation 20 'sext' 'sext_ln198_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln198_2_cast = zext i11 %zext_ln198_2_read"   --->   Operation 21 'zext' 'zext_ln198_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 2048, void @empty_38, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [src/srcnn.cpp:200]   --->   Operation 29 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%icmp_ln200 = icmp_eq  i7 %j_1, i7 64" [src/srcnn.cpp:200]   --->   Operation 30 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%add_ln200 = add i7 %j_1, i7 1" [src/srcnn.cpp:200]   --->   Operation 31 'add' 'add_ln200' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln200 = br i1 %icmp_ln200, void %for.inc.split, void %for.inc19.exitStub" [src/srcnn.cpp:200]   --->   Operation 32 'br' 'br_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i7 %j_1" [src/srcnn.cpp:200]   --->   Operation 33 'zext' 'zext_ln200' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i7 %j_1" [src/srcnn.cpp:200]   --->   Operation 34 'trunc' 'trunc_ln200' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_1, i32 1, i32 5" [src/srcnn.cpp:200]   --->   Operation 35 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln202_1 = add i12 %zext_ln198_2_cast, i12 %zext_ln200" [src/srcnn.cpp:202]   --->   Operation 36 'add' 'add_ln202_1' <Predicate = (!icmp_ln200)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i12 %add_ln202_1" [src/srcnn.cpp:202]   --->   Operation 37 'zext' 'zext_ln202' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.08ns)   --->   "%add_ln202 = add i63 %zext_ln202, i63 %sext_ln198_cast" [src/srcnn.cpp:202]   --->   Operation 38 'add' 'add_ln202' <Predicate = (!icmp_ln200)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln202 = sext i63 %add_ln202" [src/srcnn.cpp:202]   --->   Operation 39 'sext' 'sext_ln202' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln202" [src/srcnn.cpp:202]   --->   Operation 40 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %trunc_ln198_2_read, void %arrayidx1868.case.0, void %arrayidx1868.case.1" [src/srcnn.cpp:202]   --->   Operation 41 'br' 'br_ln202' <Predicate = (!icmp_ln200)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %trunc_ln200, void %arrayidx1868.case.05, void %arrayidx1868.case.16" [src/srcnn.cpp:202]   --->   Operation 42 'br' 'br_ln202' <Predicate = (!icmp_ln200 & !trunc_ln198_2_read)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln202 = br void %arrayidx1868.exit" [src/srcnn.cpp:202]   --->   Operation 43 'br' 'br_ln202' <Predicate = (!icmp_ln200 & !trunc_ln198_2_read)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %trunc_ln200, void %arrayidx1868.case.09, void %arrayidx1868.case.110" [src/srcnn.cpp:202]   --->   Operation 44 'br' 'br_ln202' <Predicate = (!icmp_ln200 & trunc_ln198_2_read)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln202 = br void %arrayidx1868.exit" [src/srcnn.cpp:202]   --->   Operation 45 'br' 'br_ln202' <Predicate = (!icmp_ln200 & trunc_ln198_2_read)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln200 = store i7 %add_ln200, i7 %j" [src/srcnn.cpp:200]   --->   Operation 46 'store' 'store_ln200' <Predicate = (!icmp_ln200)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln200 = br void %for.inc" [src/srcnn.cpp:200]   --->   Operation 47 'br' 'br_ln200' <Predicate = (!icmp_ln200)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 48 [8/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:202]   --->   Operation 48 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 49 [7/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:202]   --->   Operation 49 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 50 [6/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:202]   --->   Operation 50 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 51 [5/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:202]   --->   Operation 51 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [4/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:202]   --->   Operation 52 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 53 [3/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:202]   --->   Operation 53 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [2/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:202]   --->   Operation 54 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:202]   --->   Operation 55 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 56 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr" [src/srcnn.cpp:202]   --->   Operation 56 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln202 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:202]   --->   Operation 57 'bitcast' 'bitcast_ln202' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln200)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln201 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_42" [src/srcnn.cpp:201]   --->   Operation 58 'specpipeline' 'specpipeline_ln201' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln200 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:200]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln200' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln200 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/srcnn.cpp:200]   --->   Operation 60 'specloopname' 'specloopname_ln200' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_read, i32 2, i32 4" [src/srcnn.cpp:202]   --->   Operation 61 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i1.i5, i3 %tmp_3, i1 %trunc_ln202_read, i5 %lshr_ln2" [src/srcnn.cpp:202]   --->   Operation 62 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln202_1 = zext i9 %tmp_4" [src/srcnn.cpp:202]   --->   Operation 63 'zext' 'zext_ln202_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_4 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3, i64 0, i64 %zext_ln202_1" [src/srcnn.cpp:202]   --->   Operation 64 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_5 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2, i64 0, i64 %zext_ln202_1" [src/srcnn.cpp:202]   --->   Operation 65 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_6 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1, i64 0, i64 %zext_ln202_1" [src/srcnn.cpp:202]   --->   Operation 66 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_7 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig, i64 0, i64 %zext_ln202_1" [src/srcnn.cpp:202]   --->   Operation 67 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln202 = store i32 %bitcast_ln202, i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_4" [src/srcnn.cpp:202]   --->   Operation 68 'store' 'store_ln202' <Predicate = (!trunc_ln198_2_read & !trunc_ln200)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln202 = br void %arrayidx1868.exit4" [src/srcnn.cpp:202]   --->   Operation 69 'br' 'br_ln202' <Predicate = (!trunc_ln198_2_read & !trunc_ln200)> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln202 = store i32 %bitcast_ln202, i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_5" [src/srcnn.cpp:202]   --->   Operation 70 'store' 'store_ln202' <Predicate = (!trunc_ln198_2_read & trunc_ln200)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln202 = br void %arrayidx1868.exit4" [src/srcnn.cpp:202]   --->   Operation 71 'br' 'br_ln202' <Predicate = (!trunc_ln198_2_read & trunc_ln200)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (1.23ns)   --->   "%store_ln202 = store i32 %bitcast_ln202, i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_6" [src/srcnn.cpp:202]   --->   Operation 72 'store' 'store_ln202' <Predicate = (trunc_ln198_2_read & !trunc_ln200)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln202 = br void %arrayidx1868.exit8" [src/srcnn.cpp:202]   --->   Operation 73 'br' 'br_ln202' <Predicate = (trunc_ln198_2_read & !trunc_ln200)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln202 = store i32 %bitcast_ln202, i9 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_7" [src/srcnn.cpp:202]   --->   Operation 74 'store' 'store_ln202' <Predicate = (trunc_ln198_2_read & trunc_ln200)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln202 = br void %arrayidx1868.exit8" [src/srcnn.cpp:202]   --->   Operation 75 'br' 'br_ln202' <Predicate = (trunc_ln198_2_read & trunc_ln200)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln202]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln198_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln198]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ trunc_ln198_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                                                   (alloca           ) [ 010000000000]
trunc_ln198_2_read                                                                  (read             ) [ 011111111111]
sext_ln198_read                                                                     (read             ) [ 000000000000]
zext_ln198_2_read                                                                   (read             ) [ 000000000000]
trunc_ln202_read                                                                    (read             ) [ 011111111111]
i_read                                                                              (read             ) [ 011111111111]
sext_ln198_cast                                                                     (sext             ) [ 000000000000]
zext_ln198_2_cast                                                                   (zext             ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000000000]
specinterface_ln0                                                                   (specinterface    ) [ 000000000000]
store_ln0                                                                           (store            ) [ 000000000000]
br_ln0                                                                              (br               ) [ 000000000000]
j_1                                                                                 (load             ) [ 000000000000]
icmp_ln200                                                                          (icmp             ) [ 011111111110]
add_ln200                                                                           (add              ) [ 000000000000]
br_ln200                                                                            (br               ) [ 000000000000]
zext_ln200                                                                          (zext             ) [ 000000000000]
trunc_ln200                                                                         (trunc            ) [ 011111111111]
lshr_ln2                                                                            (partselect       ) [ 011111111111]
add_ln202_1                                                                         (add              ) [ 000000000000]
zext_ln202                                                                          (zext             ) [ 000000000000]
add_ln202                                                                           (add              ) [ 000000000000]
sext_ln202                                                                          (sext             ) [ 000000000000]
gmem_w2_addr                                                                        (getelementptr    ) [ 011111111110]
br_ln202                                                                            (br               ) [ 000000000000]
br_ln202                                                                            (br               ) [ 000000000000]
br_ln202                                                                            (br               ) [ 000000000000]
br_ln202                                                                            (br               ) [ 000000000000]
br_ln202                                                                            (br               ) [ 000000000000]
store_ln200                                                                         (store            ) [ 000000000000]
br_ln200                                                                            (br               ) [ 000000000000]
gmem_w2_load_1_req                                                                  (readreq          ) [ 000000000000]
gmem_w2_addr_read                                                                   (read             ) [ 000000000000]
bitcast_ln202                                                                       (bitcast          ) [ 010000000001]
specpipeline_ln201                                                                  (specpipeline     ) [ 000000000000]
speclooptripcount_ln200                                                             (speclooptripcount) [ 000000000000]
specloopname_ln200                                                                  (specloopname     ) [ 000000000000]
tmp_3                                                                               (partselect       ) [ 000000000000]
tmp_4                                                                               (bitconcatenate   ) [ 000000000000]
zext_ln202_1                                                                        (zext             ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_4 (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_5 (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_6 (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_7 (getelementptr    ) [ 000000000000]
store_ln202                                                                         (store            ) [ 000000000000]
br_ln202                                                                            (br               ) [ 000000000000]
store_ln202                                                                         (store            ) [ 000000000000]
br_ln202                                                                            (br               ) [ 000000000000]
store_ln202                                                                         (store            ) [ 000000000000]
br_ln202                                                                            (br               ) [ 000000000000]
store_ln202                                                                         (store            ) [ 000000000000]
br_ln202                                                                            (br               ) [ 000000000000]
ret_ln0                                                                             (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln202">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln198_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln198_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln198">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln198"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem_w2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="trunc_ln198_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln198_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln198_2_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln198_2_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln198_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="62" slack="0"/>
<pin id="102" dir="0" index="1" bw="62" slack="0"/>
<pin id="103" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln198_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln198_2_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="0" index="1" bw="11" slack="0"/>
<pin id="109" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln198_2_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln202_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln202_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="1" index="2" bw="5" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_readreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_w2_load_1_req/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="gmem_w2_addr_read_read_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="9"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_w2_addr_read/10 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_4_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_4/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_5_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_5/11 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_6_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_6/11 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_7_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_7/11 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln202_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="9" slack="1"/>
<pin id="170" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="172" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/11 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln202_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="0"/>
<pin id="179" dir="0" index="4" bw="9" slack="1"/>
<pin id="180" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="182" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln202_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="9" slack="1"/>
<pin id="190" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="192" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/11 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln202_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="9" slack="1"/>
<pin id="200" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="202" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln198_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="62" slack="0"/>
<pin id="206" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln198_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln198_2_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln198_2_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="j_1_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln200_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln200_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln200_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="0"/>
<pin id="234" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln200_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln200/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="lshr_ln2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="4" slack="0"/>
<pin id="245" dir="1" index="4" bw="5" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln202_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln202_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln202_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="62" slack="0"/>
<pin id="263" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln202_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="63" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln202/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="gmem_w2_addr_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="63" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w2_addr/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln200_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="bitcast_ln202_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln202/10 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="10"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="0" index="3" bw="4" slack="0"/>
<pin id="290" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_4_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="0" index="2" bw="1" slack="10"/>
<pin id="298" dir="0" index="3" bw="5" slack="10"/>
<pin id="299" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln202_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln202_1/11 "/>
</bind>
</comp>

<comp id="310" class="1005" name="j_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="317" class="1005" name="trunc_ln198_2_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="10"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln198_2_read "/>
</bind>
</comp>

<comp id="321" class="1005" name="trunc_ln202_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="10"/>
<pin id="323" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln202_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="10"/>
<pin id="328" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="icmp_ln200_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="9"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln200 "/>
</bind>
</comp>

<comp id="335" class="1005" name="trunc_ln200_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="10"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln200 "/>
</bind>
</comp>

<comp id="339" class="1005" name="lshr_ln2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="10"/>
<pin id="341" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="lshr_ln2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="gmem_w2_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w2_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="bitcast_ln202_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln202 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="88" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="88" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="88" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="88" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="173"><net_src comp="136" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="183"><net_src comp="143" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="193"><net_src comp="150" pin="3"/><net_sink comp="184" pin=2"/></net>

<net id="203"><net_src comp="157" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="100" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="106" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="217" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="217" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="217" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="254"><net_src comp="208" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="232" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="204" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="8" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="226" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="131" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="80" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="82" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="293"><net_src comp="84" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="300"><net_src comp="86" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="285" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="294" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="309"><net_src comp="302" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="313"><net_src comp="90" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="320"><net_src comp="94" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="112" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="329"><net_src comp="118" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="334"><net_src comp="220" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="236" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="240" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="294" pin=3"/></net>

<net id="347"><net_src comp="270" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="353"><net_src comp="281" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="164" pin=4"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="184" pin=4"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="194" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_3 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_2 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_1 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig | {11 }
 - Input state : 
	Port: load_conv2_params_Pipeline_VITIS_LOOP_200_2 : i | {1 }
	Port: load_conv2_params_Pipeline_VITIS_LOOP_200_2 : trunc_ln202 | {1 }
	Port: load_conv2_params_Pipeline_VITIS_LOOP_200_2 : zext_ln198_2 | {1 }
	Port: load_conv2_params_Pipeline_VITIS_LOOP_200_2 : sext_ln198 | {1 }
	Port: load_conv2_params_Pipeline_VITIS_LOOP_200_2 : gmem_w2 | {2 3 4 5 6 7 8 9 10 }
	Port: load_conv2_params_Pipeline_VITIS_LOOP_200_2 : trunc_ln198_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln200 : 2
		add_ln200 : 2
		br_ln200 : 3
		zext_ln200 : 2
		trunc_ln200 : 2
		lshr_ln2 : 2
		add_ln202_1 : 3
		zext_ln202 : 4
		add_ln202 : 5
		sext_ln202 : 6
		gmem_w2_addr : 7
		br_ln202 : 3
		br_ln202 : 3
		store_ln200 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_4 : 1
		zext_ln202_1 : 2
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_4 : 3
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_5 : 3
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_6 : 3
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E19conv2_weig_7 : 3
		store_ln202 : 4
		store_ln202 : 4
		store_ln202 : 4
		store_ln202 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln200_fu_226       |    0    |    14   |
|    add   |       add_ln202_1_fu_250      |    0    |    18   |
|          |        add_ln202_fu_260       |    0    |    69   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln200_fu_220       |    0    |    14   |
|----------|-------------------------------|---------|---------|
|          | trunc_ln198_2_read_read_fu_94 |    0    |    0    |
|          |  sext_ln198_read_read_fu_100  |    0    |    0    |
|   read   | zext_ln198_2_read_read_fu_106 |    0    |    0    |
|          |  trunc_ln202_read_read_fu_112 |    0    |    0    |
|          |       i_read_read_fu_118      |    0    |    0    |
|          | gmem_w2_addr_read_read_fu_131 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_124      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln198_cast_fu_204    |    0    |    0    |
|          |       sext_ln202_fu_266       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    zext_ln198_2_cast_fu_208   |    0    |    0    |
|   zext   |       zext_ln200_fu_232       |    0    |    0    |
|          |       zext_ln202_fu_256       |    0    |    0    |
|          |      zext_ln202_1_fu_302      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln200_fu_236      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        lshr_ln2_fu_240        |    0    |    0    |
|          |          tmp_3_fu_285         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|          tmp_4_fu_294         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   115   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   bitcast_ln202_reg_350  |   32   |
|   gmem_w2_addr_reg_344   |   32   |
|      i_read_reg_326      |    5   |
|    icmp_ln200_reg_331    |    1   |
|         j_reg_310        |    7   |
|     lshr_ln2_reg_339     |    5   |
|trunc_ln198_2_read_reg_317|    1   |
|    trunc_ln200_reg_335   |    1   |
| trunc_ln202_read_reg_321 |    1   |
+--------------------------+--------+
|           Total          |   85   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   115  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   85   |    -   |
+-----------+--------+--------+
|   Total   |   85   |   115  |
+-----------+--------+--------+
