Classic Timing Analyzer report for AA2380-MAXV_TSTQ9
Thu Mar 07 15:46:23 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'MCLK'
  7. Clock Setup: 'AVG[2]'
  8. Clock Setup: 'AVG[1]'
  9. Clock Setup: 'AVG[0]'
 10. Clock Setup: 'SR[0]'
 11. Clock Setup: 'SR[1]'
 12. Clock Setup: 'SR[2]'
 13. Clock Hold: 'MCLK'
 14. tsu
 15. tco
 16. tpd
 17. th
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 12.893 ns                        ; AVG[0]                                 ; F1_readADCmulti_ExtClk:inst1|AVGen_READ  ; --         ; MCLK     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.112 ns                        ; F1_readADCmulti_ExtClk:inst1|TCLK23[1] ; TEST_TCLK23[1]                           ; SR[1]      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 8.332 ns                         ; SR[1]                                  ; SCKL                                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.297 ns                         ; AVG[1]                                 ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT  ; --         ; SR[1]    ; 0            ;
; Clock Setup: 'MCLK'          ; N/A                                      ; None          ; 116.31 MHz ( period = 8.598 ns ) ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK ; MCLK       ; MCLK     ; 0            ;
; Clock Setup: 'SR[1]'         ; N/A                                      ; None          ; 119.10 MHz ( period = 8.396 ns ) ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK ; SR[1]      ; SR[1]    ; 0            ;
; Clock Setup: 'SR[0]'         ; N/A                                      ; None          ; 119.10 MHz ( period = 8.396 ns ) ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK ; SR[0]      ; SR[0]    ; 0            ;
; Clock Setup: 'SR[2]'         ; N/A                                      ; None          ; 119.13 MHz ( period = 8.394 ns ) ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK ; SR[2]      ; SR[2]    ; 0            ;
; Clock Setup: 'AVG[0]'        ; N/A                                      ; None          ; 122.19 MHz ( period = 8.184 ns ) ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK ; AVG[0]     ; AVG[0]   ; 0            ;
; Clock Setup: 'AVG[1]'        ; N/A                                      ; None          ; 122.19 MHz ( period = 8.184 ns ) ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK ; AVG[1]     ; AVG[1]   ; 0            ;
; Clock Setup: 'AVG[2]'        ; N/A                                      ; None          ; 122.19 MHz ( period = 8.184 ns ) ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK ; AVG[2]     ; AVG[2]   ; 0            ;
; Clock Hold: 'MCLK'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; F20_EmulateADC:inst9|SRDATA[23]        ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16] ; MCLK       ; MCLK     ; 54           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                          ;            ;          ; 54           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM2210F324C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; MCLK            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AVG[2]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AVG[1]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AVG[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SR[0]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SR[1]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SR[2]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK'                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                          ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 116.31 MHz ( period = 8.598 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK        ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK      ; MCLK       ; MCLK     ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; 118.54 MHz ( period = 8.436 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT       ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT     ; MCLK       ; MCLK     ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 145.22 MHz ( period = 6.886 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|clken_FSo           ; MCLK       ; MCLK     ; None                        ; None                      ; 6.443 ns                ;
; N/A                                     ; 145.84 MHz ( period = 6.857 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.414 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.413 ns                ;
; N/A                                     ; 145.86 MHz ( period = 6.856 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.413 ns                ;
; N/A                                     ; 149.12 MHz ( period = 6.706 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 149.12 MHz ( period = 6.706 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 149.14 MHz ( period = 6.705 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 149.16 MHz ( period = 6.704 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 149.19 MHz ( period = 6.703 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.260 ns                ;
; N/A                                     ; 149.28 MHz ( period = 6.699 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.256 ns                ;
; N/A                                     ; 149.39 MHz ( period = 6.694 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 149.39 MHz ( period = 6.694 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 6.251 ns                ;
; N/A                                     ; 149.41 MHz ( period = 6.693 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.250 ns                ;
; N/A                                     ; 149.41 MHz ( period = 6.693 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.250 ns                ;
; N/A                                     ; 149.43 MHz ( period = 6.692 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 149.45 MHz ( period = 6.691 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.248 ns                ;
; N/A                                     ; 149.48 MHz ( period = 6.690 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.247 ns                ;
; N/A                                     ; 149.57 MHz ( period = 6.686 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[9]      ; MCLK       ; MCLK     ; None                        ; None                      ; 6.243 ns                ;
; N/A                                     ; 149.57 MHz ( period = 6.686 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.243 ns                ;
; N/A                                     ; 149.68 MHz ( period = 6.681 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[10]     ; MCLK       ; MCLK     ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 149.90 MHz ( period = 6.671 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; MCLK       ; MCLK     ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 151.38 MHz ( period = 6.606 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[6]      ; MCLK       ; MCLK     ; None                        ; None                      ; 6.163 ns                ;
; N/A                                     ; 151.38 MHz ( period = 6.606 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[7]      ; MCLK       ; MCLK     ; None                        ; None                      ; 6.163 ns                ;
; N/A                                     ; 151.40 MHz ( period = 6.605 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[8]      ; MCLK       ; MCLK     ; None                        ; None                      ; 6.162 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 6.161 ns                ;
; N/A                                     ; 151.45 MHz ( period = 6.603 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 6.160 ns                ;
; N/A                                     ; 151.65 MHz ( period = 6.594 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 6.151 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; F0_ClockEnable_BETA2:inst|counter_Fso[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.095 ns                ;
; N/A                                     ; 152.98 MHz ( period = 6.537 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.094 ns                ;
; N/A                                     ; 152.98 MHz ( period = 6.537 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.094 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 155.04 MHz ( period = 6.450 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.007 ns                ;
; N/A                                     ; 155.06 MHz ( period = 6.449 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.006 ns                ;
; N/A                                     ; 155.09 MHz ( period = 6.448 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.005 ns                ;
; N/A                                     ; 155.18 MHz ( period = 6.444 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 155.35 MHz ( period = 6.437 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.994 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.986 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.986 ns                ;
; N/A                                     ; 155.57 MHz ( period = 6.428 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.985 ns                ;
; N/A                                     ; 155.57 MHz ( period = 6.428 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.985 ns                ;
; N/A                                     ; 155.57 MHz ( period = 6.428 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.985 ns                ;
; N/A                                     ; 155.57 MHz ( period = 6.428 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.985 ns                ;
; N/A                                     ; 155.67 MHz ( period = 6.424 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 155.93 MHz ( period = 6.413 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.970 ns                ;
; N/A                                     ; 155.96 MHz ( period = 6.412 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 155.96 MHz ( period = 6.412 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|clken_FSo           ; MCLK       ; MCLK     ; None                        ; None                      ; 5.952 ns                ;
; N/A                                     ; 156.45 MHz ( period = 6.392 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.949 ns                ;
; N/A                                     ; 156.47 MHz ( period = 6.391 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 156.47 MHz ( period = 6.391 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 156.57 MHz ( period = 6.387 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 156.57 MHz ( period = 6.387 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 156.59 MHz ( period = 6.386 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 156.62 MHz ( period = 6.385 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.942 ns                ;
; N/A                                     ; 156.64 MHz ( period = 6.384 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.941 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 156.86 MHz ( period = 6.375 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|clken_FSo           ; MCLK       ; MCLK     ; None                        ; None                      ; 4.325 ns                ;
; N/A                                     ; 157.68 MHz ( period = 6.342 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|clken_FSo           ; MCLK       ; MCLK     ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 157.73 MHz ( period = 6.340 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.897 ns                ;
; N/A                                     ; 157.75 MHz ( period = 6.339 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 157.75 MHz ( period = 6.339 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 158.33 MHz ( period = 6.316 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK       ; MCLK     ; None                        ; None                      ; 5.873 ns                ;
; N/A                                     ; 158.33 MHz ( period = 6.316 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.873 ns                ;
; N/A                                     ; 158.35 MHz ( period = 6.315 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.872 ns                ;
; N/A                                     ; 158.35 MHz ( period = 6.315 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.872 ns                ;
; N/A                                     ; 158.65 MHz ( period = 6.303 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK       ; MCLK     ; None                        ; None                      ; 5.860 ns                ;
; N/A                                     ; 159.92 MHz ( period = 6.253 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|clken_FSo           ; MCLK       ; MCLK     ; None                        ; None                      ; 5.810 ns                ;
; N/A                                     ; 160.23 MHz ( period = 6.241 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 160.23 MHz ( period = 6.241 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 160.26 MHz ( period = 6.240 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 160.31 MHz ( period = 6.238 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.791 ns                ;
; N/A                                     ; 160.93 MHz ( period = 6.214 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.771 ns                ;
; N/A                                     ; 160.95 MHz ( period = 6.213 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 160.95 MHz ( period = 6.213 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; F1_readADCmulti_ExtClk:inst1|AVG_count[6]     ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK       ; MCLK     ; None                        ; None                      ; 5.040 ns                ;
; N/A                                     ; 161.21 MHz ( period = 6.203 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.760 ns                ;
; N/A                                     ; 161.21 MHz ( period = 6.203 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.760 ns                ;
; N/A                                     ; 161.42 MHz ( period = 6.195 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[9]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 161.55 MHz ( period = 6.190 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[10]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.747 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.133 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.133 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.739 ns                ;
; N/A                                     ; 161.81 MHz ( period = 6.180 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.737 ns                ;
; N/A                                     ; 161.94 MHz ( period = 6.175 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[9]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.125 ns                ;
; N/A                                     ; 162.07 MHz ( period = 6.170 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[10]     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.120 ns                ;
; N/A                                     ; 162.18 MHz ( period = 6.166 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.116 ns                ;
; N/A                                     ; 162.21 MHz ( period = 6.165 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.115 ns                ;
; N/A                                     ; 162.21 MHz ( period = 6.165 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 162.21 MHz ( period = 6.165 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.722 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK       ; MCLK     ; None                        ; None                      ; 4.113 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.720 ns                ;
; N/A                                     ; 162.28 MHz ( period = 6.162 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.719 ns                ;
; N/A                                     ; 162.34 MHz ( period = 6.160 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.110 ns                ;
; N/A                                     ; 162.36 MHz ( period = 6.159 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 162.39 MHz ( period = 6.158 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.715 ns                ;
; N/A                                     ; 162.60 MHz ( period = 6.150 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.707 ns                ;
; N/A                                     ; 162.60 MHz ( period = 6.150 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.707 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; F1_readADCmulti_ExtClk:inst1|AVG_count[7]     ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK       ; MCLK     ; None                        ; None                      ; 4.979 ns                ;
; N/A                                     ; 162.79 MHz ( period = 6.143 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 162.79 MHz ( period = 6.143 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 162.81 MHz ( period = 6.142 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[9]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 162.81 MHz ( period = 6.142 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.699 ns                ;
; N/A                                     ; 162.84 MHz ( period = 6.141 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.698 ns                ;
; N/A                                     ; 162.87 MHz ( period = 6.140 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.697 ns                ;
; N/A                                     ; 162.95 MHz ( period = 6.137 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[10]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.694 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.693 ns                ;
; N/A                                     ; 163.13 MHz ( period = 6.130 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.080 ns                ;
; N/A                                     ; 163.13 MHz ( period = 6.130 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.080 ns                ;
; N/A                                     ; 163.19 MHz ( period = 6.128 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 4.078 ns                ;
; N/A                                     ; 163.21 MHz ( period = 6.127 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.684 ns                ;
; N/A                                     ; 163.27 MHz ( period = 6.125 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.075 ns                ;
; N/A                                     ; 163.27 MHz ( period = 6.125 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.075 ns                ;
; N/A                                     ; 163.29 MHz ( period = 6.124 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.074 ns                ;
; N/A                                     ; 163.45 MHz ( period = 6.118 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.675 ns                ;
; N/A                                     ; 163.53 MHz ( period = 6.115 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[6]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.672 ns                ;
; N/A                                     ; 163.53 MHz ( period = 6.115 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[7]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.672 ns                ;
; N/A                                     ; 163.56 MHz ( period = 6.114 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[8]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.671 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; F0_ClockEnable_BETA2:inst|clken_FSo           ; MCLK       ; MCLK     ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 163.61 MHz ( period = 6.112 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.669 ns                ;
; N/A                                     ; 163.64 MHz ( period = 6.111 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.668 ns                ;
; N/A                                     ; 163.85 MHz ( period = 6.103 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.660 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 163.88 MHz ( period = 6.102 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.659 ns                ;
; N/A                                     ; 163.91 MHz ( period = 6.101 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.051 ns                ;
; N/A                                     ; 163.91 MHz ( period = 6.101 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.658 ns                ;
; N/A                                     ; 163.91 MHz ( period = 6.101 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.658 ns                ;
; N/A                                     ; 163.93 MHz ( period = 6.100 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.050 ns                ;
; N/A                                     ; 163.99 MHz ( period = 6.098 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.655 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[6]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; 164.07 MHz ( period = 6.095 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[7]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; 164.10 MHz ( period = 6.094 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[8]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.044 ns                ;
; N/A                                     ; 164.10 MHz ( period = 6.094 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.651 ns                ;
; N/A                                     ; 164.12 MHz ( period = 6.093 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.043 ns                ;
; N/A                                     ; 164.12 MHz ( period = 6.093 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 164.12 MHz ( period = 6.093 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 164.15 MHz ( period = 6.092 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 164.39 MHz ( period = 6.083 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 4.033 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[2]      ; F0_ClockEnable_BETA2:inst|clken_FSo           ; MCLK       ; MCLK     ; None                        ; None                      ; 5.628 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[6]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.619 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[7]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.619 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.619 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.619 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; F0_ClockEnable_BETA2:inst|counter_Fso[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.619 ns                ;
; N/A                                     ; 164.99 MHz ( period = 6.061 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK       ; MCLK     ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 164.99 MHz ( period = 6.061 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 164.99 MHz ( period = 6.061 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[8]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 164.99 MHz ( period = 6.061 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.618 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.617 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.616 ns                ;
; N/A                                     ; 165.21 MHz ( period = 6.053 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[9]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.610 ns                ;
; N/A                                     ; 165.26 MHz ( period = 6.051 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[22]        ; MCLK       ; MCLK     ; None                        ; None                      ; 2.079 ns                ;
; N/A                                     ; 165.29 MHz ( period = 6.050 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.607 ns                ;
; N/A                                     ; 165.34 MHz ( period = 6.048 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[10]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 165.51 MHz ( period = 6.042 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.992 ns                ;
; N/A                                     ; 165.51 MHz ( period = 6.042 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.992 ns                ;
; N/A                                     ; 165.51 MHz ( period = 6.042 ns )                    ; F0_ClockEnable_BETA2:inst|clearAll            ; F0_ClockEnable_BETA2:inst|counter_Fso[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 3.992 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[11]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.595 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[1]      ; F0_ClockEnable_BETA2:inst|clken_FSo           ; MCLK       ; MCLK     ; None                        ; None                      ; 5.566 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.566 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.566 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; F0_ClockEnable_BETA2:inst|counter_Fso[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.566 ns                ;
; N/A                                     ; 166.75 MHz ( period = 5.997 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK       ; MCLK     ; None                        ; None                      ; 5.554 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 167.42 MHz ( period = 5.973 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[6]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.530 ns                ;
; N/A                                     ; 167.42 MHz ( period = 5.973 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[7]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.530 ns                ;
; N/A                                     ; 167.45 MHz ( period = 5.972 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[8]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 167.45 MHz ( period = 5.972 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 167.45 MHz ( period = 5.972 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK       ; MCLK     ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 167.48 MHz ( period = 5.971 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[3]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.528 ns                ;
; N/A                                     ; 167.48 MHz ( period = 5.971 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.528 ns                ;
; N/A                                     ; 167.48 MHz ( period = 5.971 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.528 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 167.53 MHz ( period = 5.969 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[20]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 167.53 MHz ( period = 5.969 ns )                    ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]      ; F1_readADCmulti_ExtClk:inst1|DOUTL[15]        ; MCLK       ; MCLK     ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 167.76 MHz ( period = 5.961 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.518 ns                ;
; N/A                                     ; 168.12 MHz ( period = 5.948 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.505 ns                ;
; N/A                                     ; 168.15 MHz ( period = 5.947 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.504 ns                ;
; N/A                                     ; 168.15 MHz ( period = 5.947 ns )                    ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK       ; MCLK     ; None                        ; None                      ; 5.504 ns                ;
; N/A                                     ; 168.89 MHz ( period = 5.921 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; F0_ClockEnable_BETA2:inst|counter_Fso[13]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.478 ns                ;
; N/A                                     ; 168.89 MHz ( period = 5.921 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; F0_ClockEnable_BETA2:inst|counter_Fso[12]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.478 ns                ;
; N/A                                     ; 168.92 MHz ( period = 5.920 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[0]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.477 ns                ;
; N/A                                     ; 168.92 MHz ( period = 5.920 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[2]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.477 ns                ;
; N/A                                     ; 168.92 MHz ( period = 5.920 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[4]      ; F0_ClockEnable_BETA2:inst|counter_Fso[1]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.477 ns                ;
; N/A                                     ; 169.12 MHz ( period = 5.913 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; F0_ClockEnable_BETA2:inst|counter_Fso[9]      ; MCLK       ; MCLK     ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 169.26 MHz ( period = 5.908 ns )                    ; F0_ClockEnable_BETA2:inst|counter_Fso[5]      ; F0_ClockEnable_BETA2:inst|counter_Fso[10]     ; MCLK       ; MCLK     ; None                        ; None                      ; 5.465 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                               ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AVG[2]'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; 124.66 MHz ( period = 8.022 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.723 ns                ;
; N/A                                     ; 225.78 MHz ( period = 4.429 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 227.79 MHz ( period = 4.390 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 230.41 MHz ( period = 4.340 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 230.84 MHz ( period = 4.332 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 231.11 MHz ( period = 4.327 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 232.07 MHz ( period = 4.309 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 232.77 MHz ( period = 4.296 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 233.64 MHz ( period = 4.280 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 236.35 MHz ( period = 4.231 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 236.85 MHz ( period = 4.222 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 242.60 MHz ( period = 4.122 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 242.78 MHz ( period = 4.119 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 243.55 MHz ( period = 4.106 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 243.55 MHz ( period = 4.106 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 243.72 MHz ( period = 4.103 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 245.16 MHz ( period = 4.079 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 247.16 MHz ( period = 4.046 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 247.22 MHz ( period = 4.045 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 247.34 MHz ( period = 4.043 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 248.02 MHz ( period = 4.032 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 250.31 MHz ( period = 3.995 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 251.26 MHz ( period = 3.980 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 251.76 MHz ( period = 3.972 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 251.95 MHz ( period = 3.969 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; 253.04 MHz ( period = 3.952 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 253.74 MHz ( period = 3.941 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 254.32 MHz ( period = 3.932 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 254.71 MHz ( period = 3.926 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 256.21 MHz ( period = 3.903 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 256.41 MHz ( period = 3.900 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 258.73 MHz ( period = 3.865 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 259.54 MHz ( period = 3.853 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 260.62 MHz ( period = 3.837 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 262.74 MHz ( period = 3.806 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 263.71 MHz ( period = 3.792 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 263.99 MHz ( period = 3.788 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 264.20 MHz ( period = 3.785 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 266.17 MHz ( period = 3.757 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.037 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 267.95 MHz ( period = 3.732 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; 268.24 MHz ( period = 3.728 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 268.60 MHz ( period = 3.723 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 268.67 MHz ( period = 3.722 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.002 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 269.76 MHz ( period = 3.707 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 270.20 MHz ( period = 3.701 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.891 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 278.16 MHz ( period = 3.595 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 278.32 MHz ( period = 3.593 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 278.32 MHz ( period = 3.593 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 281.37 MHz ( period = 3.554 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.834 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.817 ns                ;
; N/A                                     ; 283.53 MHz ( period = 3.527 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.806 ns                ;
; N/A                                     ; 285.06 MHz ( period = 3.508 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; 285.14 MHz ( period = 3.507 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.770 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 296.74 MHz ( period = 3.370 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 299.22 MHz ( period = 3.342 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.551 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.546 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.524 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.434 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.613 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.389 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.314 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.258 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.593 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[2]     ; AVG[2]   ; None                        ; None                      ; 1.589 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AVG[1]'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; 124.66 MHz ( period = 8.022 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.723 ns                ;
; N/A                                     ; 225.78 MHz ( period = 4.429 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 227.79 MHz ( period = 4.390 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 230.41 MHz ( period = 4.340 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 230.84 MHz ( period = 4.332 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 231.11 MHz ( period = 4.327 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 232.07 MHz ( period = 4.309 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 232.77 MHz ( period = 4.296 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 233.64 MHz ( period = 4.280 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 236.35 MHz ( period = 4.231 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 236.85 MHz ( period = 4.222 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 242.60 MHz ( period = 4.122 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 242.78 MHz ( period = 4.119 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 243.55 MHz ( period = 4.106 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 243.55 MHz ( period = 4.106 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 243.72 MHz ( period = 4.103 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 245.16 MHz ( period = 4.079 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 247.16 MHz ( period = 4.046 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 247.22 MHz ( period = 4.045 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 247.34 MHz ( period = 4.043 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 248.02 MHz ( period = 4.032 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 250.31 MHz ( period = 3.995 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 251.26 MHz ( period = 3.980 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 251.76 MHz ( period = 3.972 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 251.95 MHz ( period = 3.969 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; 253.04 MHz ( period = 3.952 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 253.74 MHz ( period = 3.941 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 254.32 MHz ( period = 3.932 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 254.71 MHz ( period = 3.926 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 256.21 MHz ( period = 3.903 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 256.41 MHz ( period = 3.900 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 258.73 MHz ( period = 3.865 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 259.54 MHz ( period = 3.853 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 260.62 MHz ( period = 3.837 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 262.74 MHz ( period = 3.806 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 263.71 MHz ( period = 3.792 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 263.99 MHz ( period = 3.788 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 264.20 MHz ( period = 3.785 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 266.17 MHz ( period = 3.757 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.037 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 267.95 MHz ( period = 3.732 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; 268.24 MHz ( period = 3.728 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 268.60 MHz ( period = 3.723 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 268.67 MHz ( period = 3.722 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.002 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 269.76 MHz ( period = 3.707 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 270.20 MHz ( period = 3.701 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.891 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 278.16 MHz ( period = 3.595 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 278.32 MHz ( period = 3.593 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 278.32 MHz ( period = 3.593 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 281.37 MHz ( period = 3.554 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.834 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.817 ns                ;
; N/A                                     ; 283.53 MHz ( period = 3.527 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.806 ns                ;
; N/A                                     ; 285.06 MHz ( period = 3.508 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; 285.14 MHz ( period = 3.507 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.770 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 296.74 MHz ( period = 3.370 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 299.22 MHz ( period = 3.342 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.551 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.546 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.524 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.434 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.613 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.389 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.314 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.258 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.593 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[1]     ; AVG[1]   ; None                        ; None                      ; 1.589 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AVG[0]'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 122.19 MHz ( period = 8.184 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; 124.66 MHz ( period = 8.022 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 225.07 MHz ( period = 4.443 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.723 ns                ;
; N/A                                     ; 225.78 MHz ( period = 4.429 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 227.79 MHz ( period = 4.390 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 228.99 MHz ( period = 4.367 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 229.46 MHz ( period = 4.358 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 230.41 MHz ( period = 4.340 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 230.84 MHz ( period = 4.332 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 231.11 MHz ( period = 4.327 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 232.07 MHz ( period = 4.309 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 232.77 MHz ( period = 4.296 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 233.64 MHz ( period = 4.280 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 236.35 MHz ( period = 4.231 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 236.85 MHz ( period = 4.222 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 238.61 MHz ( period = 4.191 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 242.60 MHz ( period = 4.122 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 242.78 MHz ( period = 4.119 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 242.90 MHz ( period = 4.117 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 243.55 MHz ( period = 4.106 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 243.55 MHz ( period = 4.106 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 243.72 MHz ( period = 4.103 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 245.16 MHz ( period = 4.079 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 247.16 MHz ( period = 4.046 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 247.22 MHz ( period = 4.045 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 247.34 MHz ( period = 4.043 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 248.02 MHz ( period = 4.032 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 250.31 MHz ( period = 3.995 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 251.26 MHz ( period = 3.980 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 251.32 MHz ( period = 3.979 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 251.76 MHz ( period = 3.972 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 251.95 MHz ( period = 3.969 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 252.97 MHz ( period = 3.953 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; 253.04 MHz ( period = 3.952 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 253.74 MHz ( period = 3.941 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 254.32 MHz ( period = 3.932 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 254.71 MHz ( period = 3.926 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 256.21 MHz ( period = 3.903 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 256.41 MHz ( period = 3.900 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 258.73 MHz ( period = 3.865 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 259.54 MHz ( period = 3.853 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 260.62 MHz ( period = 3.837 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 262.40 MHz ( period = 3.811 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 262.74 MHz ( period = 3.806 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 263.44 MHz ( period = 3.796 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 263.71 MHz ( period = 3.792 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 263.99 MHz ( period = 3.788 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 264.06 MHz ( period = 3.787 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 264.20 MHz ( period = 3.785 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 266.17 MHz ( period = 3.757 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.037 ns                ;
; N/A                                     ; 266.67 MHz ( period = 3.750 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 267.95 MHz ( period = 3.732 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; 268.24 MHz ( period = 3.728 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 268.60 MHz ( period = 3.723 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 268.67 MHz ( period = 3.722 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.002 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 269.76 MHz ( period = 3.707 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 270.20 MHz ( period = 3.701 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 271.30 MHz ( period = 3.686 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 271.96 MHz ( period = 3.677 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; 276.63 MHz ( period = 3.615 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 276.93 MHz ( period = 3.611 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.891 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 278.16 MHz ( period = 3.595 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 278.32 MHz ( period = 3.593 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 278.32 MHz ( period = 3.593 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 278.63 MHz ( period = 3.589 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 279.02 MHz ( period = 3.584 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 281.14 MHz ( period = 3.557 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 281.37 MHz ( period = 3.554 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.834 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 282.01 MHz ( period = 3.546 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.817 ns                ;
; N/A                                     ; 283.53 MHz ( period = 3.527 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.806 ns                ;
; N/A                                     ; 285.06 MHz ( period = 3.508 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; 285.14 MHz ( period = 3.507 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 286.37 MHz ( period = 3.492 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 286.53 MHz ( period = 3.490 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.770 ns                ;
; N/A                                     ; 286.62 MHz ( period = 3.489 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 287.85 MHz ( period = 3.474 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 295.86 MHz ( period = 3.380 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 296.74 MHz ( period = 3.370 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 299.22 MHz ( period = 3.342 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.551 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.546 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.524 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.434 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.613 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.389 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.314 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.258 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.593 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; AVG[0]     ; AVG[0]   ; None                        ; None                      ; 1.589 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SR[0]'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 119.10 MHz ( period = 8.396 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; 121.45 MHz ( period = 8.234 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 219.83 MHz ( period = 4.549 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.723 ns                ;
; N/A                                     ; 220.51 MHz ( period = 4.535 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 222.92 MHz ( period = 4.486 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 223.56 MHz ( period = 4.473 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 224.01 MHz ( period = 4.464 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 224.92 MHz ( period = 4.446 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 225.58 MHz ( period = 4.433 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 226.50 MHz ( period = 4.415 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 228.00 MHz ( period = 4.386 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 230.57 MHz ( period = 4.337 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 231.05 MHz ( period = 4.328 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 236.52 MHz ( period = 4.228 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 236.74 MHz ( period = 4.224 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 236.80 MHz ( period = 4.223 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 237.42 MHz ( period = 4.212 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 237.42 MHz ( period = 4.212 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 237.59 MHz ( period = 4.209 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 238.95 MHz ( period = 4.185 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 240.91 MHz ( period = 4.151 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 241.66 MHz ( period = 4.138 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 244.74 MHz ( period = 4.086 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 245.22 MHz ( period = 4.078 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 245.40 MHz ( period = 4.075 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 246.37 MHz ( period = 4.059 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 247.10 MHz ( period = 4.047 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 247.77 MHz ( period = 4.036 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 248.02 MHz ( period = 4.032 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 251.19 MHz ( period = 3.981 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 251.19 MHz ( period = 3.981 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 251.38 MHz ( period = 3.978 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 252.46 MHz ( period = 3.961 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 253.55 MHz ( period = 3.944 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 253.55 MHz ( period = 3.944 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 253.61 MHz ( period = 3.943 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 255.56 MHz ( period = 3.913 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 256.54 MHz ( period = 3.898 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 256.61 MHz ( period = 3.897 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 256.87 MHz ( period = 3.893 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 257.00 MHz ( period = 3.891 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.037 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 259.74 MHz ( period = 3.850 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 259.81 MHz ( period = 3.849 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; 260.82 MHz ( period = 3.834 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 261.16 MHz ( period = 3.829 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 261.23 MHz ( period = 3.828 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.002 ns                ;
; N/A                                     ; 261.44 MHz ( period = 3.825 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 263.71 MHz ( period = 3.792 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 266.52 MHz ( period = 3.752 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 267.67 MHz ( period = 3.736 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 269.03 MHz ( period = 3.717 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.891 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 270.20 MHz ( period = 3.701 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 270.34 MHz ( period = 3.699 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 270.34 MHz ( period = 3.699 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 273.00 MHz ( period = 3.663 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 273.00 MHz ( period = 3.663 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.834 ns                ;
; N/A                                     ; 273.30 MHz ( period = 3.659 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 273.30 MHz ( period = 3.659 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 273.82 MHz ( period = 3.652 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 274.50 MHz ( period = 3.643 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.817 ns                ;
; N/A                                     ; 275.25 MHz ( period = 3.633 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.806 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 277.93 MHz ( period = 3.598 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 278.09 MHz ( period = 3.596 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.770 ns                ;
; N/A                                     ; 278.16 MHz ( period = 3.595 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 278.40 MHz ( period = 3.592 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; 279.72 MHz ( period = 3.575 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 287.69 MHz ( period = 3.476 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 290.19 MHz ( period = 3.446 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; 292.06 MHz ( period = 3.424 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.551 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.546 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.524 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.434 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.613 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]      ; SR[0]    ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.389 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.314 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.258 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.593 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[0]      ; SR[0]    ; None                        ; None                      ; 1.589 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SR[1]'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 119.10 MHz ( period = 8.396 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; 121.45 MHz ( period = 8.234 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 219.83 MHz ( period = 4.549 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.723 ns                ;
; N/A                                     ; 220.51 MHz ( period = 4.535 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 221.83 MHz ( period = 4.508 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 222.42 MHz ( period = 4.496 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 222.92 MHz ( period = 4.486 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 223.56 MHz ( period = 4.473 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 224.01 MHz ( period = 4.464 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 224.92 MHz ( period = 4.446 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 225.33 MHz ( period = 4.438 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 225.58 MHz ( period = 4.433 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 226.50 MHz ( period = 4.415 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 228.00 MHz ( period = 4.386 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 230.57 MHz ( period = 4.337 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 231.05 MHz ( period = 4.328 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 232.72 MHz ( period = 4.297 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 236.52 MHz ( period = 4.228 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 236.69 MHz ( period = 4.225 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 236.74 MHz ( period = 4.224 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 236.80 MHz ( period = 4.223 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 237.42 MHz ( period = 4.212 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 237.42 MHz ( period = 4.212 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 237.59 MHz ( period = 4.209 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 238.95 MHz ( period = 4.185 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 240.91 MHz ( period = 4.151 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 241.66 MHz ( period = 4.138 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 244.74 MHz ( period = 4.086 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 245.22 MHz ( period = 4.078 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 245.40 MHz ( period = 4.075 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 246.37 MHz ( period = 4.059 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 247.10 MHz ( period = 4.047 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 247.65 MHz ( period = 4.038 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 247.77 MHz ( period = 4.036 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 248.02 MHz ( period = 4.032 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 251.00 MHz ( period = 3.984 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 251.19 MHz ( period = 3.981 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 251.19 MHz ( period = 3.981 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 251.38 MHz ( period = 3.978 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 251.83 MHz ( period = 3.971 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 252.40 MHz ( period = 3.962 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 252.46 MHz ( period = 3.961 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 252.59 MHz ( period = 3.959 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 253.55 MHz ( period = 3.944 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 253.55 MHz ( period = 3.944 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 253.61 MHz ( period = 3.943 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 255.30 MHz ( period = 3.917 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 255.49 MHz ( period = 3.914 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 255.56 MHz ( period = 3.913 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 256.28 MHz ( period = 3.902 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 256.48 MHz ( period = 3.899 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 256.54 MHz ( period = 3.898 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 256.61 MHz ( period = 3.897 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 256.87 MHz ( period = 3.893 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 257.00 MHz ( period = 3.891 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.037 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 259.74 MHz ( period = 3.850 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 259.81 MHz ( period = 3.849 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 259.94 MHz ( period = 3.847 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 260.55 MHz ( period = 3.838 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; 260.82 MHz ( period = 3.834 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 261.16 MHz ( period = 3.829 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 261.23 MHz ( period = 3.828 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.002 ns                ;
; N/A                                     ; 261.44 MHz ( period = 3.825 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 262.67 MHz ( period = 3.807 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; 263.64 MHz ( period = 3.793 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 263.71 MHz ( period = 3.792 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 264.34 MHz ( period = 3.783 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 266.52 MHz ( period = 3.752 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 267.67 MHz ( period = 3.736 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 269.03 MHz ( period = 3.717 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.891 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 270.20 MHz ( period = 3.701 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 270.34 MHz ( period = 3.699 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 270.34 MHz ( period = 3.699 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 271.00 MHz ( period = 3.690 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 273.00 MHz ( period = 3.663 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 273.00 MHz ( period = 3.663 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 273.22 MHz ( period = 3.660 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.834 ns                ;
; N/A                                     ; 273.30 MHz ( period = 3.659 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 273.30 MHz ( period = 3.659 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 273.82 MHz ( period = 3.652 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 274.50 MHz ( period = 3.643 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.817 ns                ;
; N/A                                     ; 275.25 MHz ( period = 3.633 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.806 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 277.55 MHz ( period = 3.603 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 277.93 MHz ( period = 3.598 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 278.09 MHz ( period = 3.596 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.770 ns                ;
; N/A                                     ; 278.16 MHz ( period = 3.595 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 278.40 MHz ( period = 3.592 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 279.33 MHz ( period = 3.580 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; 279.72 MHz ( period = 3.575 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 284.58 MHz ( period = 3.514 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 286.86 MHz ( period = 3.486 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 287.69 MHz ( period = 3.476 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 290.19 MHz ( period = 3.446 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; 292.06 MHz ( period = 3.424 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.551 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.546 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.524 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.434 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.613 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]      ; SR[1]    ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.389 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.314 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.258 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.593 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[1]      ; SR[1]    ; None                        ; None                      ; 1.589 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SR[2]'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                       ; To                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 119.13 MHz ( period = 8.394 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT  ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.723 ns                ;
; N/A                                     ; 220.56 MHz ( period = 4.534 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.709 ns                ;
; N/A                                     ; 221.88 MHz ( period = 4.507 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 222.47 MHz ( period = 4.495 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.660 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 224.06 MHz ( period = 4.463 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 224.97 MHz ( period = 4.445 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 225.38 MHz ( period = 4.437 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 225.63 MHz ( period = 4.432 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 226.55 MHz ( period = 4.414 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 227.22 MHz ( period = 4.401 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 228.05 MHz ( period = 4.385 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 230.63 MHz ( period = 4.336 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 231.11 MHz ( period = 4.327 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; 232.77 MHz ( period = 4.296 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.471 ns                ;
; N/A                                     ; 236.57 MHz ( period = 4.227 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.402 ns                ;
; N/A                                     ; 236.74 MHz ( period = 4.224 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.399 ns                ;
; N/A                                     ; 236.80 MHz ( period = 4.223 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.398 ns                ;
; N/A                                     ; 236.85 MHz ( period = 4.222 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.397 ns                ;
; N/A                                     ; 237.47 MHz ( period = 4.211 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 237.47 MHz ( period = 4.211 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.386 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; 239.01 MHz ( period = 4.184 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; 240.91 MHz ( period = 4.151 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 240.96 MHz ( period = 4.150 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.325 ns                ;
; N/A                                     ; 241.08 MHz ( period = 4.148 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.323 ns                ;
; N/A                                     ; 241.72 MHz ( period = 4.137 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.312 ns                ;
; N/A                                     ; 243.90 MHz ( period = 4.100 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 244.80 MHz ( period = 4.085 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 244.86 MHz ( period = 4.084 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 245.28 MHz ( period = 4.077 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 245.46 MHz ( period = 4.074 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.249 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; 246.49 MHz ( period = 4.057 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.232 ns                ;
; N/A                                     ; 247.16 MHz ( period = 4.046 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.221 ns                ;
; N/A                                     ; 247.71 MHz ( period = 4.037 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.212 ns                ;
; N/A                                     ; 247.83 MHz ( period = 4.035 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; 248.08 MHz ( period = 4.031 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.206 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.183 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.180 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.179 ns                ;
; N/A                                     ; 250.31 MHz ( period = 3.995 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.170 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 251.26 MHz ( period = 3.980 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 251.26 MHz ( period = 3.980 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.155 ns                ;
; N/A                                     ; 251.45 MHz ( period = 3.977 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.149 ns                ;
; N/A                                     ; 251.70 MHz ( period = 3.973 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 251.70 MHz ( period = 3.973 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.148 ns                ;
; N/A                                     ; 251.89 MHz ( period = 3.970 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.145 ns                ;
; N/A                                     ; 252.46 MHz ( period = 3.961 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 252.46 MHz ( period = 3.961 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.136 ns                ;
; N/A                                     ; 252.53 MHz ( period = 3.960 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.135 ns                ;
; N/A                                     ; 252.65 MHz ( period = 3.958 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 253.61 MHz ( period = 3.943 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 253.61 MHz ( period = 3.943 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.118 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.091 ns                ;
; N/A                                     ; 255.56 MHz ( period = 3.913 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 255.69 MHz ( period = 3.911 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.086 ns                ;
; N/A                                     ; 256.34 MHz ( period = 3.901 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.076 ns                ;
; N/A                                     ; 256.54 MHz ( period = 3.898 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.073 ns                ;
; N/A                                     ; 256.61 MHz ( period = 3.897 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 256.67 MHz ( period = 3.896 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; 256.87 MHz ( period = 3.893 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.068 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.065 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.13 MHz ( period = 3.874 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.043 ns                ;
; N/A                                     ; 258.93 MHz ( period = 3.862 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.037 ns                ;
; N/A                                     ; 259.40 MHz ( period = 3.855 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.030 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.029 ns                ;
; N/A                                     ; 259.81 MHz ( period = 3.849 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 259.88 MHz ( period = 3.848 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 260.62 MHz ( period = 3.837 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.012 ns                ;
; N/A                                     ; 260.89 MHz ( period = 3.833 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.008 ns                ;
; N/A                                     ; 261.23 MHz ( period = 3.828 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.003 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.002 ns                ;
; N/A                                     ; 261.51 MHz ( period = 3.824 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.999 ns                ;
; N/A                                     ; 262.12 MHz ( period = 3.815 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 262.33 MHz ( period = 3.812 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 262.74 MHz ( period = 3.806 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 263.23 MHz ( period = 3.799 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; 263.71 MHz ( period = 3.792 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.966 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 264.41 MHz ( period = 3.782 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.926 ns                ;
; N/A                                     ; 267.74 MHz ( period = 3.735 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 268.96 MHz ( period = 3.718 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 268.96 MHz ( period = 3.718 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 269.11 MHz ( period = 3.716 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.891 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 270.27 MHz ( period = 3.700 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.873 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.144 ns                ;
; N/A                                     ; 271.08 MHz ( period = 3.689 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.864 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 273.30 MHz ( period = 3.659 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.834 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.109 ns                ;
; N/A                                     ; 273.90 MHz ( period = 3.651 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.432 ns                ;
; N/A                                     ; 274.57 MHz ( period = 3.642 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.817 ns                ;
; N/A                                     ; 275.33 MHz ( period = 3.632 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 275.41 MHz ( period = 3.631 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.806 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.788 ns                ;
; N/A                                     ; 276.85 MHz ( period = 3.612 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.787 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 278.01 MHz ( period = 3.597 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.772 ns                ;
; N/A                                     ; 278.16 MHz ( period = 3.595 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.770 ns                ;
; N/A                                     ; 278.24 MHz ( period = 3.594 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.769 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; 278.55 MHz ( period = 3.590 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; 279.41 MHz ( period = 3.579 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; 279.80 MHz ( period = 3.574 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.749 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; 286.20 MHz ( period = 3.494 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 286.94 MHz ( period = 3.485 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.660 ns                ;
; N/A                                     ; 287.77 MHz ( period = 3.475 ns )                    ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.622 ns                ;
; N/A                                     ; 290.28 MHz ( period = 3.445 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.620 ns                ;
; N/A                                     ; 290.78 MHz ( period = 3.439 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.598 ns                ;
; N/A                                     ; 295.51 MHz ( period = 3.384 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.551 ns                ;
; N/A                                     ; 296.65 MHz ( period = 3.371 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.546 ns                ;
; N/A                                     ; 298.51 MHz ( period = 3.350 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.525 ns                ;
; N/A                                     ; 298.60 MHz ( period = 3.349 ns )                    ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.524 ns                ;
; N/A                                     ; 300.03 MHz ( period = 3.333 ns )                    ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.434 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.583 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.853 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.765 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.613 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.278 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[14]            ; F20_EmulateADC:inst9|SRDATA[15]            ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]      ; SR[2]    ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.389 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.314 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.258 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.593 ns                ;
; N/A                                     ; Restricted to 304.04 MHz ( period = 3.289 ns )      ; F20_EmulateADC:inst9|SRDATA[23]            ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18]   ; SR[2]      ; SR[2]    ; None                        ; None                      ; 1.589 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                            ;                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------+--------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK'                                                                                                                                                                                                                          ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                     ; To                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[16] ; MCLK       ; MCLK     ; None                       ; None                       ; 0.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[8]           ; F20_EmulateADC:inst9|SRDATA[9]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[10]          ; F20_EmulateADC:inst9|SRDATA[11]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[13]          ; F20_EmulateADC:inst9|SRDATA[14]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[11]          ; F20_EmulateADC:inst9|SRDATA[12]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[4]           ; F20_EmulateADC:inst9|SRDATA[5]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[2]           ; F20_EmulateADC:inst9|SRDATA[3]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[19] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[12]          ; F20_EmulateADC:inst9|SRDATA[13]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[22]          ; F20_EmulateADC:inst9|SRDATA[23]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[19]          ; F20_EmulateADC:inst9|SRDATA[20]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[0]           ; F20_EmulateADC:inst9|SRDATA[1]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[6]           ; F20_EmulateADC:inst9|SRDATA[7]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[1]           ; F20_EmulateADC:inst9|SRDATA[2]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[3]           ; F20_EmulateADC:inst9|SRDATA[4]           ; MCLK       ; MCLK     ; None                       ; None                       ; 0.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[20]          ; F20_EmulateADC:inst9|SRDATA[21]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[15]          ; F20_EmulateADC:inst9|SRDATA[16]          ; MCLK       ; MCLK     ; None                       ; None                       ; 0.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; MCLK       ; MCLK     ; None                       ; None                       ; 0.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[9]           ; F20_EmulateADC:inst9|SRDATA[10]          ; MCLK       ; MCLK     ; None                       ; None                       ; 1.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[23] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[18]          ; F20_EmulateADC:inst9|SRDATA[19]          ; MCLK       ; MCLK     ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[21]          ; F20_EmulateADC:inst9|SRDATA[22]          ; MCLK       ; MCLK     ; None                       ; None                       ; 1.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[16]          ; F20_EmulateADC:inst9|SRDATA[17]          ; MCLK       ; MCLK     ; None                       ; None                       ; 1.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[7]           ; F20_EmulateADC:inst9|SRDATA[8]           ; MCLK       ; MCLK     ; None                       ; None                       ; 1.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[17]          ; F20_EmulateADC:inst9|SRDATA[18]          ; MCLK       ; MCLK     ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[5]           ; F20_EmulateADC:inst9|SRDATA[6]           ; MCLK       ; MCLK     ; None                       ; None                       ; 1.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[6]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[18] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[17] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]   ; MCLK       ; MCLK     ; None                       ; None                       ; 1.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[5]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]   ; MCLK       ; MCLK     ; None                       ; None                       ; 1.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[0]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[14] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[11] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]   ; MCLK       ; MCLK     ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[3]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.254 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]   ; MCLK       ; MCLK     ; None                       ; None                       ; 1.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[15] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[1]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[9]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[13] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[12] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[2]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10] ; F1_readADCmulti_ExtClk:inst1|r_DATAL[10] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[8]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[4]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]  ; F1_readADCmulti_ExtClk:inst1|r_DATAL[7]  ; MCLK       ; MCLK     ; None                       ; None                       ; 1.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]   ; MCLK       ; MCLK     ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[21] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[14]          ; F20_EmulateADC:inst9|SRDATA[15]          ; MCLK       ; MCLK     ; None                       ; None                       ; 1.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]   ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]   ; MCLK       ; MCLK     ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[22] ; MCLK       ; MCLK     ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; F20_EmulateADC:inst9|SRDATA[23]          ; F1_readADCmulti_ExtClk:inst1|r_DATAL[20] ; MCLK       ; MCLK     ; None                       ; None                       ; 2.001 ns                 ;
+------------------------------------------+------------------------------------------+------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-----------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                            ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-----------------------------------------------+----------+
; N/A                                     ; None                                                ; 12.893 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK     ;
; N/A                                     ; None                                                ; 12.692 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK     ;
; N/A                                     ; None                                                ; 12.574 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK     ;
; N/A                                     ; None                                                ; 11.166 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.166 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.165 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.164 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.163 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.159 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.117 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.117 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.116 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.115 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.114 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.110 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.073 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.072 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.072 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.036 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.036 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.035 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.034 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.033 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 11.029 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.990 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|AVGen_READ       ; MCLK     ;
; N/A                                     ; None                                                ; 10.897 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.848 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.776 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 10.767 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.727 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 10.687 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 10.686 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 10.686 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 10.646 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 10.638 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 10.637 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 10.637 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 10.629 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 10.628 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 10.628 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 10.571 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 10.522 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 10.515 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.514 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.514 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.441 ns  ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 10.424 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.423 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.423 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.399 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.399 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.398 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.397 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.396 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.392 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.286 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.286 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.285 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.284 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.283 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.279 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.196 ns  ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.196 ns  ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.195 ns  ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.194 ns  ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.193 ns  ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.189 ns  ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.178 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.177 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.177 ns  ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.130 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.071 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 10.070 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 10.070 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 10.017 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 10.009 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 9.927 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.896 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 9.807 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 9.806 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 9.806 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 9.806 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 9.804 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 9.795 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.794 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.792 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 9.788 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.759 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.759 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.757 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.754 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.754 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.753 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.746 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.745 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.743 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 9.739 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.731 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.730 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.729 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.717 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 9.716 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 9.716 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 9.710 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.710 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.708 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.705 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.705 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.704 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.691 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 9.682 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.681 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.680 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.641 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.640 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.640 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.601 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 9.585 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.584 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.582 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 9.578 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.549 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.549 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.547 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.544 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.544 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.543 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.521 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.520 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.519 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.276 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.257 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.256 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.256 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[2]  ; MCLK     ;
; N/A                                     ; None                                                ; 9.227 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.085 ns   ; AVG[0] ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 9.066 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 9.036 ns   ; SR[1]  ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.915 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.914 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.912 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 8.908 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.879 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.879 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.877 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.875 ns   ; AVG[2] ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.874 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.874 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.873 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.851 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.850 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.849 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.825 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.824 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.822 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 8.818 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.789 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.789 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.787 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.784 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.784 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.783 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.761 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.760 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.759 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.731 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[3]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.730 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[4]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.728 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|clken_nFS           ; MCLK     ;
; N/A                                     ; None                                                ; 8.724 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[5]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.695 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[12]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.695 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[11]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.693 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[13]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.690 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.690 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.689 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[2]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.667 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[7]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.666 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[8]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.665 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[6]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.396 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.306 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.241 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[7]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.241 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[4]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.240 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[3]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.239 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[5]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.238 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[9]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.234 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[6]  ; MCLK     ;
; N/A                                     ; None                                                ; 8.212 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[10]     ; MCLK     ;
; N/A                                     ; None                                                ; 8.205 ns   ; SR[0]  ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.115 ns   ; SR[2]  ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 8.021 ns   ; AVG[1] ; F0_ClockEnable_BETA2:inst|counter_nFS[9]      ; MCLK     ;
; N/A                                     ; None                                                ; 7.972 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[8]  ; MCLK     ;
; N/A                                     ; None                                                ; 7.952 ns   ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK        ; MCLK     ;
; N/A                                     ; None                                                ; 7.851 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|clken_ReadCLK       ; MCLK     ;
; N/A                                     ; None                                                ; 7.841 ns   ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK        ; MCLK     ;
; N/A                                     ; None                                                ; 7.762 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[13] ; MCLK     ;
; N/A                                     ; None                                                ; 7.761 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[12] ; MCLK     ;
; N/A                                     ; None                                                ; 7.761 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[11] ; MCLK     ;
; N/A                                     ; None                                                ; 7.646 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[10] ; MCLK     ;
; N/A                                     ; None                                                ; 7.535 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[0]  ; MCLK     ;
; N/A                                     ; None                                                ; 7.534 ns   ; AQMODE ; F0_ClockEnable_BETA2:inst|counter_ReadCLK[1]  ; MCLK     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                               ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-----------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                              ;
+-------+--------------+------------+--------------------------------------------+--------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To                 ; From Clock ;
+-------+--------------+------------+--------------------------------------------+--------------------+------------+
; N/A   ; None         ; 13.112 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; SR[1]      ;
; N/A   ; None         ; 13.089 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; SR[1]      ;
; N/A   ; None         ; 13.031 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; SR[0]      ;
; N/A   ; None         ; 13.008 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; SR[0]      ;
; N/A   ; None         ; 12.993 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; SR[2]      ;
; N/A   ; None         ; 12.970 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; SR[2]      ;
; N/A   ; None         ; 12.697 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; SR[1]      ;
; N/A   ; None         ; 12.683 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; MCLK       ;
; N/A   ; None         ; 12.660 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; MCLK       ;
; N/A   ; None         ; 12.657 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; AVG[1]     ;
; N/A   ; None         ; 12.652 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; SR[1]      ;
; N/A   ; None         ; 12.634 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; AVG[1]     ;
; N/A   ; None         ; 12.616 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; SR[0]      ;
; N/A   ; None         ; 12.613 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; AVG[0]     ;
; N/A   ; None         ; 12.590 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; AVG[0]     ;
; N/A   ; None         ; 12.578 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; SR[2]      ;
; N/A   ; None         ; 12.571 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; SR[0]      ;
; N/A   ; None         ; 12.559 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[1]     ; TEST_TCLK23[1]     ; AVG[2]     ;
; N/A   ; None         ; 12.536 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[4]     ; TEST_TCLK23[4]     ; AVG[2]     ;
; N/A   ; None         ; 12.533 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; SR[2]      ;
; N/A   ; None         ; 12.268 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; MCLK       ;
; N/A   ; None         ; 12.242 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; AVG[1]     ;
; N/A   ; None         ; 12.223 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; MCLK       ;
; N/A   ; None         ; 12.198 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; AVG[0]     ;
; N/A   ; None         ; 12.197 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; AVG[1]     ;
; N/A   ; None         ; 12.153 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; AVG[0]     ;
; N/A   ; None         ; 12.144 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[2]     ; TEST_TCLK23[2]     ; AVG[2]     ;
; N/A   ; None         ; 12.099 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[3]     ; TEST_TCLK23[3]     ; AVG[2]     ;
; N/A   ; None         ; 11.969 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; SR[1]      ;
; N/A   ; None         ; 11.957 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; SR[1]      ;
; N/A   ; None         ; 11.888 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; SR[0]      ;
; N/A   ; None         ; 11.876 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; SR[0]      ;
; N/A   ; None         ; 11.850 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; SR[2]      ;
; N/A   ; None         ; 11.838 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; SR[2]      ;
; N/A   ; None         ; 11.540 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; MCLK       ;
; N/A   ; None         ; 11.528 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; MCLK       ;
; N/A   ; None         ; 11.514 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; AVG[1]     ;
; N/A   ; None         ; 11.502 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; AVG[1]     ;
; N/A   ; None         ; 11.470 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; AVG[0]     ;
; N/A   ; None         ; 11.458 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; AVG[0]     ;
; N/A   ; None         ; 11.416 ns  ; F1_readADCmulti_ExtClk:inst1|TCLK23[0]     ; TEST_TCLK23[0]     ; AVG[2]     ;
; N/A   ; None         ; 11.404 ns  ; F20_EmulateADC:inst9|SRDATA[23]            ; SDOL               ; AVG[2]     ;
; N/A   ; None         ; 10.326 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; SR[1]      ;
; N/A   ; None         ; 10.280 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; SR[1]      ;
; N/A   ; None         ; 10.267 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; SR[1]      ;
; N/A   ; None         ; 10.245 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; SR[0]      ;
; N/A   ; None         ; 10.207 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; SR[2]      ;
; N/A   ; None         ; 10.199 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; SR[0]      ;
; N/A   ; None         ; 10.186 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; SR[0]      ;
; N/A   ; None         ; 10.161 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; SR[2]      ;
; N/A   ; None         ; 10.148 ns  ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; SR[2]      ;
; N/A   ; None         ; 10.024 ns  ; F1_readADCmulti_ExtClk:inst1|DOUTL[13]     ; DOUT[13]           ; MCLK       ;
; N/A   ; None         ; 9.938 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; SR[1]      ;
; N/A   ; None         ; 9.871 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; AVG[1]     ;
; N/A   ; None         ; 9.871 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; SR[1]      ;
; N/A   ; None         ; 9.857 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; SR[0]      ;
; N/A   ; None         ; 9.856 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; SR[1]      ;
; N/A   ; None         ; 9.827 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; AVG[0]     ;
; N/A   ; None         ; 9.825 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; AVG[1]     ;
; N/A   ; None         ; 9.819 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; SR[2]      ;
; N/A   ; None         ; 9.812 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; AVG[1]     ;
; N/A   ; None         ; 9.798 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[21]     ; DOUT[21]           ; MCLK       ;
; N/A   ; None         ; 9.790 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; SR[0]      ;
; N/A   ; None         ; 9.781 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; AVG[0]     ;
; N/A   ; None         ; 9.775 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; SR[0]      ;
; N/A   ; None         ; 9.773 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; AVG[2]     ;
; N/A   ; None         ; 9.768 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; AVG[0]     ;
; N/A   ; None         ; 9.752 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; SR[2]      ;
; N/A   ; None         ; 9.737 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; SR[2]      ;
; N/A   ; None         ; 9.727 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; AVG[2]     ;
; N/A   ; None         ; 9.714 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; AVG[2]     ;
; N/A   ; None         ; 9.707 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[11]     ; DOUT[11]           ; MCLK       ;
; N/A   ; None         ; 9.538 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; SR[1]      ;
; N/A   ; None         ; 9.525 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; SR[1]      ;
; N/A   ; None         ; 9.483 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; AVG[1]     ;
; N/A   ; None         ; 9.466 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[12]     ; DOUT[12]           ; MCLK       ;
; N/A   ; None         ; 9.457 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; SR[0]      ;
; N/A   ; None         ; 9.444 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; SR[0]      ;
; N/A   ; None         ; 9.439 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; AVG[0]     ;
; N/A   ; None         ; 9.419 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; SR[2]      ;
; N/A   ; None         ; 9.416 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; AVG[1]     ;
; N/A   ; None         ; 9.406 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; SR[2]      ;
; N/A   ; None         ; 9.401 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; AVG[1]     ;
; N/A   ; None         ; 9.385 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; AVG[2]     ;
; N/A   ; None         ; 9.372 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; AVG[0]     ;
; N/A   ; None         ; 9.357 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; AVG[0]     ;
; N/A   ; None         ; 9.318 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; AVG[2]     ;
; N/A   ; None         ; 9.303 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; AVG[2]     ;
; N/A   ; None         ; 9.128 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[14]     ; DOUT[14]           ; MCLK       ;
; N/A   ; None         ; 9.127 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[17]     ; DOUT[17]           ; MCLK       ;
; N/A   ; None         ; 9.123 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[22]     ; DOUT[22]           ; MCLK       ;
; N/A   ; None         ; 9.083 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; AVG[1]     ;
; N/A   ; None         ; 9.071 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[1]      ; DOUT[1]            ; MCLK       ;
; N/A   ; None         ; 9.070 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; AVG[1]     ;
; N/A   ; None         ; 9.067 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[5]      ; DOUT[5]            ; MCLK       ;
; N/A   ; None         ; 9.065 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[0]      ; DOUT[0]            ; MCLK       ;
; N/A   ; None         ; 9.039 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; AVG[0]     ;
; N/A   ; None         ; 9.026 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; AVG[0]     ;
; N/A   ; None         ; 9.024 ns   ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; SR[1]      ;
; N/A   ; None         ; 9.022 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[10]     ; DOUT[10]           ; MCLK       ;
; N/A   ; None         ; 9.022 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[18]     ; DOUT[18]           ; MCLK       ;
; N/A   ; None         ; 9.020 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[16]     ; DOUT[16]           ; MCLK       ;
; N/A   ; None         ; 8.999 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[2]  ; TEST_AVG_count[2]  ; MCLK       ;
; N/A   ; None         ; 8.985 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; AVG[2]     ;
; N/A   ; None         ; 8.975 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; TEST_CNVclk_cnt[0] ; MCLK       ;
; N/A   ; None         ; 8.972 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; AVG[2]     ;
; N/A   ; None         ; 8.943 ns   ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; SR[0]      ;
; N/A   ; None         ; 8.929 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; TEST_CNVclk_cnt[5] ; MCLK       ;
; N/A   ; None         ; 8.916 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; TEST_CNVclk_cnt[4] ; MCLK       ;
; N/A   ; None         ; 8.905 ns   ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; SR[2]      ;
; N/A   ; None         ; 8.662 ns   ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK     ; Test_AVGen_SCK     ; MCLK       ;
; N/A   ; None         ; 8.595 ns   ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK     ; SCKL               ; MCLK       ;
; N/A   ; None         ; 8.588 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[5]  ; TEST_AVG_count[5]  ; MCLK       ;
; N/A   ; None         ; 8.587 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; TEST_CNVclk_cnt[3] ; MCLK       ;
; N/A   ; None         ; 8.569 ns   ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; AVG[1]     ;
; N/A   ; None         ; 8.551 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[4]  ; TEST_AVG_count[4]  ; MCLK       ;
; N/A   ; None         ; 8.525 ns   ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; AVG[0]     ;
; N/A   ; None         ; 8.520 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; TEST_CNVclk_cnt[2] ; MCLK       ;
; N/A   ; None         ; 8.505 ns   ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; TEST_CNVclk_cnt[1] ; MCLK       ;
; N/A   ; None         ; 8.471 ns   ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; AVG[2]     ;
; N/A   ; None         ; 8.354 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[8]      ; DOUT[8]            ; MCLK       ;
; N/A   ; None         ; 8.346 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[6]      ; DOUT[6]            ; MCLK       ;
; N/A   ; None         ; 8.346 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[15]     ; DOUT[15]           ; MCLK       ;
; N/A   ; None         ; 8.346 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[19]     ; DOUT[19]           ; MCLK       ;
; N/A   ; None         ; 8.345 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[2]      ; DOUT[2]            ; MCLK       ;
; N/A   ; None         ; 8.342 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[3]      ; DOUT[3]            ; MCLK       ;
; N/A   ; None         ; 8.342 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[4]      ; DOUT[4]            ; MCLK       ;
; N/A   ; None         ; 8.342 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[7]      ; DOUT[7]            ; MCLK       ;
; N/A   ; None         ; 8.342 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[9]      ; DOUT[9]            ; MCLK       ;
; N/A   ; None         ; 8.342 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[20]     ; DOUT[20]           ; MCLK       ;
; N/A   ; None         ; 8.342 ns   ; F1_readADCmulti_ExtClk:inst1|DOUTL[23]     ; DOUT[23]           ; MCLK       ;
; N/A   ; None         ; 8.312 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[6]  ; TEST_AVG_count[6]  ; MCLK       ;
; N/A   ; None         ; 8.187 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; Test_CNVen_SCK     ; MCLK       ;
; N/A   ; None         ; 8.174 ns   ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; Test_CNVen_SHFT    ; MCLK       ;
; N/A   ; None         ; 8.000 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[3]  ; TEST_AVG_count[3]  ; MCLK       ;
; N/A   ; None         ; 7.989 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[0]  ; TEST_AVG_count[0]  ; MCLK       ;
; N/A   ; None         ; 7.781 ns   ; F20_EmulateADC:inst9|BUSY_on               ; BUSYL              ; MCLK       ;
; N/A   ; None         ; 7.673 ns   ; F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK   ; SCKL               ; MCLK       ;
; N/A   ; None         ; 7.606 ns   ; F1_readADCmulti_ExtClk:inst1|AVGen_READ    ; Test_AVGen_READ    ; MCLK       ;
; N/A   ; None         ; 7.600 ns   ; F1_readADCmulti_ExtClk:inst1|AVG_count[1]  ; TEST_AVG_count[1]  ; MCLK       ;
; N/A   ; None         ; 7.075 ns   ; F0_ClockEnable_BETA2:inst|clearAll         ; ClearAll           ; MCLK       ;
; N/A   ; None         ; 6.981 ns   ; F0_ClockEnable_BETA2:inst|zReadCLK         ; SCKL               ; MCLK       ;
; N/A   ; None         ; 6.238 ns   ; F0_ClockEnable_BETA2:inst|zReadCLK         ; ReadClock          ; MCLK       ;
; N/A   ; None         ; 5.995 ns   ; F0_ClockEnable_BETA2:inst|nFS              ; nCNVL              ; MCLK       ;
; N/A   ; None         ; 5.995 ns   ; F0_ClockEnable_BETA2:inst|nFS              ; nFS                ; MCLK       ;
; N/A   ; None         ; 4.645 ns   ; F0_ClockEnable_BETA2:inst|Fso              ; FSo                ; MCLK       ;
+-------+--------------+------------+--------------------------------------------+--------------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+--------+----------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To             ;
+-------+-------------------+-----------------+--------+----------------+
; N/A   ; None              ; 8.332 ns        ; SR[1]  ; SCKL           ;
; N/A   ; None              ; 8.251 ns        ; SR[0]  ; SCKL           ;
; N/A   ; None              ; 8.213 ns        ; SR[2]  ; SCKL           ;
; N/A   ; None              ; 8.123 ns        ; AVG[0] ; OOR            ;
; N/A   ; None              ; 8.074 ns        ; SR[1]  ; OOR            ;
; N/A   ; None              ; 7.913 ns        ; AVG[2] ; OOR            ;
; N/A   ; None              ; 7.877 ns        ; AVG[1] ; SCKL           ;
; N/A   ; None              ; 7.833 ns        ; AVG[0] ; SCKL           ;
; N/A   ; None              ; 7.779 ns        ; AVG[2] ; SCKL           ;
; N/A   ; None              ; 7.736 ns        ; AVG[2] ; TestCKcycle[3] ;
; N/A   ; None              ; 7.589 ns        ; SR[1]  ; ReadClock      ;
; N/A   ; None              ; 7.508 ns        ; SR[0]  ; ReadClock      ;
; N/A   ; None              ; 7.470 ns        ; SR[2]  ; ReadClock      ;
; N/A   ; None              ; 7.243 ns        ; SR[0]  ; OOR            ;
; N/A   ; None              ; 7.200 ns        ; AVG[0] ; TestCKcycle[0] ;
; N/A   ; None              ; 7.153 ns        ; SR[2]  ; OOR            ;
; N/A   ; None              ; 7.134 ns        ; AVG[1] ; ReadClock      ;
; N/A   ; None              ; 7.090 ns        ; AVG[0] ; ReadClock      ;
; N/A   ; None              ; 7.089 ns        ; AVG[0] ; TestCKcycle[3] ;
; N/A   ; None              ; 7.059 ns        ; AVG[1] ; OOR            ;
; N/A   ; None              ; 7.036 ns        ; AVG[2] ; ReadClock      ;
; N/A   ; None              ; 6.999 ns        ; AVG[2] ; TestCKcycle[0] ;
; N/A   ; None              ; 6.881 ns        ; AVG[1] ; TestCKcycle[0] ;
; N/A   ; None              ; 6.774 ns        ; MCLK   ; SCKL           ;
; N/A   ; None              ; 6.666 ns        ; AVG[1] ; TestCKcycle[3] ;
; N/A   ; None              ; 6.637 ns        ; AVG[2] ; TestCKcycle[2] ;
; N/A   ; None              ; 6.516 ns        ; AVG[2] ; TestCKcycle[4] ;
; N/A   ; None              ; 6.419 ns        ; AVG[2] ; TestCKcycle[1] ;
; N/A   ; None              ; 6.190 ns        ; AVG[0] ; TestCKcycle[2] ;
; N/A   ; None              ; 6.116 ns        ; AVG[1] ; TestCKcycle[2] ;
; N/A   ; None              ; 6.031 ns        ; MCLK   ; ReadClock      ;
; N/A   ; None              ; 5.972 ns        ; AVG[0] ; TestCKcycle[1] ;
; N/A   ; None              ; 5.905 ns        ; AQMODE ; TestCKcycle[3] ;
; N/A   ; None              ; 5.899 ns        ; AVG[1] ; TestCKcycle[1] ;
; N/A   ; None              ; 5.657 ns        ; AQMODE ; TestCKcycle[2] ;
; N/A   ; None              ; 5.652 ns        ; AQMODE ; TestCKcycle[0] ;
; N/A   ; None              ; 5.553 ns        ; AVG[1] ; TestCKcycle[4] ;
; N/A   ; None              ; 5.550 ns        ; AQMODE ; TestCKcycle[4] ;
; N/A   ; None              ; 5.444 ns        ; AQMODE ; TestCKcycle[1] ;
+-------+-------------------+-----------------+--------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+--------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                         ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+--------------------------------------------+----------+
; N/A                                     ; None                                                ; 3.297 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]    ;
; N/A                                     ; None                                                ; 3.216 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]    ;
; N/A                                     ; None                                                ; 3.178 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]    ;
; N/A                                     ; None                                                ; 2.842 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]   ;
; N/A                                     ; None                                                ; 2.798 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]   ;
; N/A                                     ; None                                                ; 2.744 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]   ;
; N/A                                     ; None                                                ; 2.102 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]    ;
; N/A                                     ; None                                                ; 2.021 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]    ;
; N/A                                     ; None                                                ; 1.983 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]    ;
; N/A                                     ; None                                                ; 1.977 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]    ;
; N/A                                     ; None                                                ; 1.946 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; MCLK     ;
; N/A                                     ; None                                                ; 1.896 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]    ;
; N/A                                     ; None                                                ; 1.858 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]    ;
; N/A                                     ; None                                                ; 1.647 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.621 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[1]    ;
; N/A                                     ; None                                                ; 1.603 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.549 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.540 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[0]    ;
; N/A                                     ; None                                                ; 1.522 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.502 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; SR[2]    ;
; N/A                                     ; None                                                ; 1.478 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.424 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.305 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.269 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.224 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.188 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.186 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]    ;
; N/A                                     ; None                                                ; 1.166 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[1]   ;
; N/A                                     ; None                                                ; 1.150 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]    ;
; N/A                                     ; None                                                ; 1.148 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]    ;
; N/A                                     ; None                                                ; 1.122 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[0]   ;
; N/A                                     ; None                                                ; 1.112 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]    ;
; N/A                                     ; None                                                ; 1.089 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.089 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.089 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.089 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.089 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.068 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; AVG[2]   ;
; N/A                                     ; None                                                ; 1.067 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]    ;
; N/A                                     ; None                                                ; 1.053 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.053 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.053 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.053 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.053 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]    ;
; N/A                                     ; None                                                ; 1.031 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]    ;
; N/A                                     ; None                                                ; 1.029 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]    ;
; N/A                                     ; None                                                ; 1.008 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.008 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.008 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.008 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]    ;
; N/A                                     ; None                                                ; 1.008 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.993 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]    ;
; N/A                                     ; None                                                ; 0.972 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.972 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.972 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.972 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.972 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.970 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.970 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.970 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.970 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.970 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.934 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.934 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.934 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.934 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.934 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.850 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.814 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.806 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.770 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.752 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.751 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; MCLK     ;
; N/A                                     ; None                                                ; 0.716 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.693 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.659 ns  ; SR[2]  ; F0_ClockEnable_BETA2:inst|SRLatch[2]       ; MCLK     ;
; N/A                                     ; None                                                ; 0.657 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.649 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.634 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.634 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.634 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.634 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.634 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.626 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; MCLK     ;
; N/A                                     ; None                                                ; 0.613 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.598 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.598 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.598 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.598 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.598 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]   ;
; N/A                                     ; None                                                ; 0.595 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.590 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.590 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.590 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.590 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.590 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.559 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.554 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.554 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.554 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.554 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.554 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]   ;
; N/A                                     ; None                                                ; 0.536 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.536 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.536 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.536 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.536 ns  ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.500 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.500 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.500 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.500 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.500 ns  ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[2]   ;
; N/A                                     ; None                                                ; 0.457 ns  ; SR[0]  ; F0_ClockEnable_BETA2:inst|SRLatch[0]       ; MCLK     ;
; N/A                                     ; None                                                ; 0.370 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|AVGen_READ    ; MCLK     ;
; N/A                                     ; None                                                ; 0.306 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]    ;
; N/A                                     ; None                                                ; 0.270 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SHFT    ; MCLK     ;
; N/A                                     ; None                                                ; 0.225 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.206 ns  ; AVG[0] ; F0_ClockEnable_BETA2:inst|AVGlatch[0]      ; MCLK     ;
; N/A                                     ; None                                                ; 0.187 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]    ;
; N/A                                     ; None                                                ; 0.171 ns  ; AVG[1] ; F0_ClockEnable_BETA2:inst|AVGlatch[1]      ; MCLK     ;
; N/A                                     ; None                                                ; 0.149 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]    ;
; N/A                                     ; None                                                ; 0.121 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[1]    ;
; N/A                                     ; None                                                ; 0.090 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]    ;
; N/A                                     ; None                                                ; 0.090 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]    ;
; N/A                                     ; None                                                ; 0.090 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]    ;
; N/A                                     ; None                                                ; 0.090 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]    ;
; N/A                                     ; None                                                ; 0.090 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]    ;
; N/A                                     ; None                                                ; 0.068 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]    ;
; N/A                                     ; None                                                ; 0.040 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.030 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]    ;
; N/A                                     ; None                                                ; 0.009 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.009 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.009 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.009 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.009 ns  ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]    ;
; N/A                                     ; None                                                ; 0.002 ns  ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; SR[2]    ;
; N/A                                     ; None                                                ; -0.029 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]    ;
; N/A                                     ; None                                                ; -0.029 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]    ;
; N/A                                     ; None                                                ; -0.029 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]    ;
; N/A                                     ; None                                                ; -0.029 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]    ;
; N/A                                     ; None                                                ; -0.029 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]    ;
; N/A                                     ; None                                                ; -0.036 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[1]    ;
; N/A                                     ; None                                                ; -0.046 ns ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; MCLK     ;
; N/A                                     ; None                                                ; -0.082 ns ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; MCLK     ;
; N/A                                     ; None                                                ; -0.095 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[1]    ;
; N/A                                     ; None                                                ; -0.095 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[1]    ;
; N/A                                     ; None                                                ; -0.095 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[1]    ;
; N/A                                     ; None                                                ; -0.095 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[1]    ;
; N/A                                     ; None                                                ; -0.095 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[1]    ;
; N/A                                     ; None                                                ; -0.102 ns ; AQMODE ; F1_readADCmulti_ExtClk:inst1|AVGen_SCK     ; MCLK     ;
; N/A                                     ; None                                                ; -0.117 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[0]    ;
; N/A                                     ; None                                                ; -0.132 ns ; AQMODE ; F1_readADCmulti_ExtClk:inst1|AVGen_READ    ; MCLK     ;
; N/A                                     ; None                                                ; -0.149 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]   ;
; N/A                                     ; None                                                ; -0.155 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; SR[2]    ;
; N/A                                     ; None                                                ; -0.176 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[0]    ;
; N/A                                     ; None                                                ; -0.176 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[0]    ;
; N/A                                     ; None                                                ; -0.176 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[0]    ;
; N/A                                     ; None                                                ; -0.176 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[0]    ;
; N/A                                     ; None                                                ; -0.176 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[0]    ;
; N/A                                     ; None                                                ; -0.193 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]   ;
; N/A                                     ; None                                                ; -0.203 ns ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; MCLK     ;
; N/A                                     ; None                                                ; -0.214 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; SR[2]    ;
; N/A                                     ; None                                                ; -0.214 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; SR[2]    ;
; N/A                                     ; None                                                ; -0.214 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; SR[2]    ;
; N/A                                     ; None                                                ; -0.214 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; SR[2]    ;
; N/A                                     ; None                                                ; -0.214 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; SR[2]    ;
; N/A                                     ; None                                                ; -0.239 ns ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; MCLK     ;
; N/A                                     ; None                                                ; -0.247 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]   ;
; N/A                                     ; None                                                ; -0.262 ns ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; MCLK     ;
; N/A                                     ; None                                                ; -0.262 ns ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; MCLK     ;
; N/A                                     ; None                                                ; -0.262 ns ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; MCLK     ;
; N/A                                     ; None                                                ; -0.262 ns ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; MCLK     ;
; N/A                                     ; None                                                ; -0.262 ns ; AQMODE ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; MCLK     ;
; N/A                                     ; None                                                ; -0.274 ns ; AVG[2] ; F0_ClockEnable_BETA2:inst|AVGlatch[2]      ; MCLK     ;
; N/A                                     ; None                                                ; -0.298 ns ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; MCLK     ;
; N/A                                     ; None                                                ; -0.298 ns ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; MCLK     ;
; N/A                                     ; None                                                ; -0.298 ns ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; MCLK     ;
; N/A                                     ; None                                                ; -0.298 ns ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; MCLK     ;
; N/A                                     ; None                                                ; -0.298 ns ; AVG[1] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; MCLK     ;
; N/A                                     ; None                                                ; -0.306 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[1]   ;
; N/A                                     ; None                                                ; -0.327 ns ; SR[1]  ; F0_ClockEnable_BETA2:inst|SRLatch[1]       ; MCLK     ;
; N/A                                     ; None                                                ; -0.334 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[1]   ;
; N/A                                     ; None                                                ; -0.350 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[0]   ;
; N/A                                     ; None                                                ; -0.365 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[1]   ;
; N/A                                     ; None                                                ; -0.365 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[1]   ;
; N/A                                     ; None                                                ; -0.365 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[1]   ;
; N/A                                     ; None                                                ; -0.365 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[1]   ;
; N/A                                     ; None                                                ; -0.365 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[1]   ;
; N/A                                     ; None                                                ; -0.378 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[0]   ;
; N/A                                     ; None                                                ; -0.404 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVen_SCK     ; AVG[2]   ;
; N/A                                     ; None                                                ; -0.409 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[0]   ;
; N/A                                     ; None                                                ; -0.409 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[0]   ;
; N/A                                     ; None                                                ; -0.409 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[0]   ;
; N/A                                     ; None                                                ; -0.409 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[0]   ;
; N/A                                     ; None                                                ; -0.409 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[1] ; AVG[0]   ;
; N/A                                     ; None                                                ; -0.432 ns ; AVG[0] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[0] ; AVG[2]   ;
; N/A                                     ; None                                                ; -0.463 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[5] ; AVG[2]   ;
; N/A                                     ; None                                                ; -0.463 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[4] ; AVG[2]   ;
; N/A                                     ; None                                                ; -0.463 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[3] ; AVG[2]   ;
; N/A                                     ; None                                                ; -0.463 ns ; AVG[2] ; F1_readADCmulti_ExtClk:inst1|CNVclk_cnt[2] ; AVG[2]   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                            ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 07 15:46:22 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK" is an undefined clock
    Info: Assuming node "AVG[2]" is an undefined clock
    Info: Assuming node "AVG[1]" is an undefined clock
    Info: Assuming node "AVG[0]" is an undefined clock
    Info: Assuming node "SR[0]" is an undefined clock
    Info: Assuming node "SR[1]" is an undefined clock
    Info: Assuming node "SR[2]" is an undefined clock
Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "F1_readADCmulti_ExtClk:inst1|T_CNVen_SHFT" as buffer
    Info: Detected gated clock "F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT" as buffer
    Info: Detected gated clock "F0_ClockEnable_BETA2:inst|process_2~1" as buffer
    Info: Detected gated clock "F0_ClockEnable_BETA2:inst|process_2~0" as buffer
    Info: Detected gated clock "F0_ClockEnable_BETA2:inst|Mux0~0" as buffer
    Info: Detected ripple clock "F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK" as buffer
    Info: Detected ripple clock "F0_ClockEnable_BETA2:inst|zReadCLK" as buffer
    Info: Detected ripple clock "F1_readADCmulti_ExtClk:inst1|AVGen_SCK" as buffer
    Info: Detected gated clock "F0_ClockEnable_BETA2:inst|ReadCLK" as buffer
    Info: Detected ripple clock "F1_readADCmulti_ExtClk:inst1|AVGen_READ" as buffer
    Info: Detected gated clock "F1_readADCmulti_ExtClk:inst1|SCKL" as buffer
    Info: Detected ripple clock "F0_ClockEnable_BETA2:inst|nFS" as buffer
    Info: Detected ripple clock "F0_ClockEnable_BETA2:inst|clockDIV[3]" as buffer
    Info: Detected ripple clock "F0_ClockEnable_BETA2:inst|Fso" as buffer
Info: Clock "MCLK" has Internal fmax of 116.31 MHz between source register "F1_readADCmulti_ExtClk:inst1|CNVen_SCK" and destination register "F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK" (period= 8.598 ns)
    Info: + Longest register to register delay is 2.042 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
        Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
        Info: Total cell delay = 0.175 ns ( 8.57 % )
        Info: Total interconnect delay = 1.867 ns ( 91.43 % )
    Info: - Smallest clock skew is -1.814 ns
        Info: + Shortest clock path from clock "MCLK" to destination register is 4.171 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'
            Info: 2: + IC(1.683 ns) + CELL(0.462 ns) = 2.872 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 3: + IC(0.725 ns) + CELL(0.574 ns) = 4.171 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: Total cell delay = 1.763 ns ( 42.27 % )
            Info: Total interconnect delay = 2.408 ns ( 57.73 % )
        Info: - Longest clock path from clock "MCLK" to source register is 5.985 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'
            Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X13_Y7_N9; Fanout = 1; REG Node = 'F0_ClockEnable_BETA2:inst|zReadCLK'
            Info: 3: + IC(0.000 ns) + CELL(0.372 ns) = 3.079 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 4: + IC(2.332 ns) + CELL(0.574 ns) = 5.985 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
            Info: Total cell delay = 2.482 ns ( 41.47 % )
            Info: Total interconnect delay = 3.503 ns ( 58.53 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AVG[2]" has Internal fmax of 122.19 MHz between source register "F1_readADCmulti_ExtClk:inst1|CNVen_SCK" and destination register "F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK" (period= 8.184 ns)
    Info: + Longest register to register delay is 2.042 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
        Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
        Info: Total cell delay = 0.175 ns ( 8.57 % )
        Info: Total interconnect delay = 1.867 ns ( 91.43 % )
    Info: - Smallest clock skew is -1.607 ns
        Info: + Shortest clock path from clock "AVG[2]" to destination register is 5.176 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R10; Fanout = 30; CLK Node = 'AVG[2]'
            Info: 2: + IC(2.152 ns) + CELL(0.125 ns) = 2.985 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~0'
            Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.561 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.877 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.176 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: Total cell delay = 1.657 ns ( 32.01 % )
            Info: Total interconnect delay = 3.519 ns ( 67.99 % )
        Info: - Longest clock path from clock "AVG[2]" to source register is 6.783 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_R10; Fanout = 30; CLK Node = 'AVG[2]'
            Info: 2: + IC(2.152 ns) + CELL(0.125 ns) = 2.985 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~0'
            Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.561 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.877 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 6.783 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
            Info: Total cell delay = 1.657 ns ( 24.43 % )
            Info: Total interconnect delay = 5.126 ns ( 75.57 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AVG[1]" has Internal fmax of 122.19 MHz between source register "F1_readADCmulti_ExtClk:inst1|CNVen_SCK" and destination register "F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK" (period= 8.184 ns)
    Info: + Longest register to register delay is 2.042 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
        Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
        Info: Total cell delay = 0.175 ns ( 8.57 % )
        Info: Total interconnect delay = 1.867 ns ( 91.43 % )
    Info: - Smallest clock skew is -1.607 ns
        Info: + Shortest clock path from clock "AVG[1]" to destination register is 5.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A12; Fanout = 26; CLK Node = 'AVG[1]'
            Info: 2: + IC(1.913 ns) + CELL(0.462 ns) = 3.083 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~0'
            Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.659 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.975 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.274 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: Total cell delay = 1.994 ns ( 37.81 % )
            Info: Total interconnect delay = 3.280 ns ( 62.19 % )
        Info: - Longest clock path from clock "AVG[1]" to source register is 6.881 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A12; Fanout = 26; CLK Node = 'AVG[1]'
            Info: 2: + IC(1.913 ns) + CELL(0.462 ns) = 3.083 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~0'
            Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.659 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.975 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 6.881 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
            Info: Total cell delay = 1.994 ns ( 28.98 % )
            Info: Total interconnect delay = 4.887 ns ( 71.02 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AVG[0]" has Internal fmax of 122.19 MHz between source register "F1_readADCmulti_ExtClk:inst1|CNVen_SCK" and destination register "F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK" (period= 8.184 ns)
    Info: + Longest register to register delay is 2.042 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
        Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
        Info: Total cell delay = 0.175 ns ( 8.57 % )
        Info: Total interconnect delay = 1.867 ns ( 91.43 % )
    Info: - Smallest clock skew is -1.607 ns
        Info: + Shortest clock path from clock "AVG[0]" to destination register is 5.230 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V11; Fanout = 23; CLK Node = 'AVG[0]'
            Info: 2: + IC(1.760 ns) + CELL(0.571 ns) = 3.039 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~0'
            Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.615 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.931 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.230 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: Total cell delay = 2.103 ns ( 40.21 % )
            Info: Total interconnect delay = 3.127 ns ( 59.79 % )
        Info: - Longest clock path from clock "AVG[0]" to source register is 6.837 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V11; Fanout = 23; CLK Node = 'AVG[0]'
            Info: 2: + IC(1.760 ns) + CELL(0.571 ns) = 3.039 ns; Loc. = LC_X13_Y7_N3; Fanout = 7; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~0'
            Info: 3: + IC(0.451 ns) + CELL(0.125 ns) = 3.615 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.931 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 6.837 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
            Info: Total cell delay = 2.103 ns ( 30.76 % )
            Info: Total interconnect delay = 4.734 ns ( 69.24 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "SR[0]" has Internal fmax of 119.1 MHz between source register "F1_readADCmulti_ExtClk:inst1|CNVen_SCK" and destination register "F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK" (period= 8.396 ns)
    Info: + Longest register to register delay is 2.042 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
        Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
        Info: Total cell delay = 0.175 ns ( 8.57 % )
        Info: Total interconnect delay = 1.867 ns ( 91.43 % )
    Info: - Smallest clock skew is -1.713 ns
        Info: + Shortest clock path from clock "SR[0]" to destination register is 5.542 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G14; Fanout = 21; CLK Node = 'SR[0]'
            Info: 2: + IC(2.090 ns) + CELL(0.319 ns) = 3.117 ns; Loc. = LC_X13_Y7_N6; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst|Mux0~0'
            Info: 3: + IC(0.491 ns) + CELL(0.319 ns) = 3.927 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.243 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.542 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: Total cell delay = 2.045 ns ( 36.90 % )
            Info: Total interconnect delay = 3.497 ns ( 63.10 % )
        Info: - Longest clock path from clock "SR[0]" to source register is 7.255 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_G14; Fanout = 21; CLK Node = 'SR[0]'
            Info: 2: + IC(2.090 ns) + CELL(0.319 ns) = 3.117 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~1'
            Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 4.033 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.349 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 7.255 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
            Info: Total cell delay = 2.188 ns ( 30.16 % )
            Info: Total interconnect delay = 5.067 ns ( 69.84 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "SR[1]" has Internal fmax of 119.1 MHz between source register "F1_readADCmulti_ExtClk:inst1|CNVen_SCK" and destination register "F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK" (period= 8.396 ns)
    Info: + Longest register to register delay is 2.042 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
        Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
        Info: Total cell delay = 0.175 ns ( 8.57 % )
        Info: Total interconnect delay = 1.867 ns ( 91.43 % )
    Info: - Smallest clock skew is -1.713 ns
        Info: + Shortest clock path from clock "SR[1]" to destination register is 5.623 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 17; CLK Node = 'SR[1]'
            Info: 2: + IC(2.028 ns) + CELL(0.462 ns) = 3.198 ns; Loc. = LC_X13_Y7_N6; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst|Mux0~0'
            Info: 3: + IC(0.491 ns) + CELL(0.319 ns) = 4.008 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.324 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.623 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: Total cell delay = 2.188 ns ( 38.91 % )
            Info: Total interconnect delay = 3.435 ns ( 61.09 % )
        Info: - Longest clock path from clock "SR[1]" to source register is 7.336 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 17; CLK Node = 'SR[1]'
            Info: 2: + IC(2.028 ns) + CELL(0.462 ns) = 3.198 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~1'
            Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 4.114 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.430 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 7.336 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
            Info: Total cell delay = 2.331 ns ( 31.77 % )
            Info: Total interconnect delay = 5.005 ns ( 68.23 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "SR[2]" has Internal fmax of 119.13 MHz between source register "F1_readADCmulti_ExtClk:inst1|CNVen_SCK" and destination register "F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK" (period= 8.394 ns)
    Info: + Longest register to register delay is 2.042 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
        Info: 2: + IC(1.867 ns) + CELL(0.175 ns) = 2.042 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
        Info: Total cell delay = 0.175 ns ( 8.57 % )
        Info: Total interconnect delay = 1.867 ns ( 91.43 % )
    Info: - Smallest clock skew is -1.712 ns
        Info: + Shortest clock path from clock "SR[2]" to destination register is 5.505 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U12; Fanout = 16; CLK Node = 'SR[2]'
            Info: 2: + IC(1.801 ns) + CELL(0.571 ns) = 3.080 ns; Loc. = LC_X13_Y7_N6; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst|Mux0~0'
            Info: 3: + IC(0.491 ns) + CELL(0.319 ns) = 3.890 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.206 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(0.725 ns) + CELL(0.574 ns) = 5.505 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
            Info: Total cell delay = 2.297 ns ( 41.73 % )
            Info: Total interconnect delay = 3.208 ns ( 58.27 % )
        Info: - Longest clock path from clock "SR[2]" to source register is 7.217 ns
            Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_U12; Fanout = 16; CLK Node = 'SR[2]'
            Info: 2: + IC(1.800 ns) + CELL(0.571 ns) = 3.079 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~1'
            Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 3.995 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
            Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.311 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 7.217 ns; Loc. = LC_X13_Y13_N1; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SCK'
            Info: Total cell delay = 2.440 ns ( 33.81 % )
            Info: Total interconnect delay = 4.777 ns ( 66.19 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Micro setup delay of destination is 0.208 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 54 non-operational path(s) clocked by clock "MCLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "F20_EmulateADC:inst9|SRDATA[23]" and destination pin or register "F1_readADCmulti_ExtClk:inst1|r_DATAL[16]" for clock "MCLK" (Hold time is 1.139 ns)
    Info: + Largest clock skew is 2.176 ns
        Info: + Longest clock path from clock "MCLK" to destination register is 9.702 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'
            Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X10_Y10_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst|nFS'
            Info: 3: + IC(1.279 ns) + CELL(0.809 ns) = 4.795 ns; Loc. = LC_X11_Y11_N6; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1|AVGen_READ'
            Info: 4: + IC(1.374 ns) + CELL(0.125 ns) = 6.294 ns; Loc. = LC_X12_Y7_N6; Fanout = 24; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Test_ADC_SHIFT'
            Info: 5: + IC(2.834 ns) + CELL(0.574 ns) = 9.702 ns; Loc. = LC_X6_Y13_N4; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[16]'
            Info: Total cell delay = 3.044 ns ( 31.37 % )
            Info: Total interconnect delay = 6.658 ns ( 68.63 % )
        Info: - Shortest clock path from clock "MCLK" to source register is 7.526 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'
            Info: 2: + IC(1.683 ns) + CELL(0.462 ns) = 2.872 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
            Info: 3: + IC(0.752 ns) + CELL(0.462 ns) = 4.086 ns; Loc. = LC_X12_Y7_N3; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
            Info: 4: + IC(2.866 ns) + CELL(0.574 ns) = 7.526 ns; Loc. = LC_X6_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
            Info: Total cell delay = 2.225 ns ( 29.56 % )
            Info: Total interconnect delay = 5.301 ns ( 70.44 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 0.940 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y13_N2; Fanout = 13; REG Node = 'F20_EmulateADC:inst9|SRDATA[23]'
        Info: 2: + IC(0.571 ns) + CELL(0.369 ns) = 0.940 ns; Loc. = LC_X6_Y13_N4; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|r_DATAL[16]'
        Info: Total cell delay = 0.369 ns ( 39.26 % )
        Info: Total interconnect delay = 0.571 ns ( 60.74 % )
    Info: + Micro hold delay of destination is 0.138 ns
Info: tsu for register "F1_readADCmulti_ExtClk:inst1|AVGen_READ" (data pin = "AVG[0]", clock pin = "MCLK") is 12.893 ns
    Info: + Longest pin to register delay is 17.245 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_V11; Fanout = 23; CLK Node = 'AVG[0]'
        Info: 2: + IC(1.895 ns) + CELL(0.319 ns) = 2.922 ns; Loc. = LC_X11_Y11_N0; Fanout = 11; COMB Node = 'F1_readADCmulti_ExtClk:inst1|Mux10~1'
        Info: 3: + IC(1.153 ns) + CELL(0.611 ns) = 4.686 ns; Loc. = LC_X14_Y11_N6; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.509 ns) = 5.195 ns; Loc. = LC_X14_Y11_N7; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20'
        Info: 5: + IC(0.713 ns) + CELL(0.611 ns) = 6.519 ns; Loc. = LC_X13_Y11_N5; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17'
        Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 6.596 ns; Loc. = LC_X13_Y11_N6; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12'
        Info: 7: + IC(0.000 ns) + CELL(0.077 ns) = 6.673 ns; Loc. = LC_X13_Y11_N7; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7'
        Info: 8: + IC(0.000 ns) + CELL(0.509 ns) = 7.182 ns; Loc. = LC_X13_Y11_N8; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0'
        Info: 9: + IC(0.732 ns) + CELL(0.125 ns) = 8.039 ns; Loc. = LC_X12_Y11_N8; Fanout = 4; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[10]~4'
        Info: 10: + IC(0.694 ns) + CELL(0.611 ns) = 9.344 ns; Loc. = LC_X13_Y11_N1; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~17'
        Info: 11: + IC(0.000 ns) + CELL(0.077 ns) = 9.421 ns; Loc. = LC_X13_Y11_N2; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12'
        Info: 12: + IC(0.000 ns) + CELL(0.077 ns) = 9.498 ns; Loc. = LC_X13_Y11_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7'
        Info: 13: + IC(0.000 ns) + CELL(0.509 ns) = 10.007 ns; Loc. = LC_X13_Y11_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0'
        Info: 14: + IC(1.097 ns) + CELL(0.125 ns) = 11.229 ns; Loc. = LC_X11_Y11_N8; Fanout = 5; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18]'
        Info: 15: + IC(0.795 ns) + CELL(0.319 ns) = 12.343 ns; Loc. = LC_X12_Y11_N9; Fanout = 2; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5'
        Info: 16: + IC(0.443 ns) + CELL(0.467 ns) = 13.253 ns; Loc. = LC_X12_Y11_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17'
        Info: 17: + IC(0.000 ns) + CELL(0.163 ns) = 13.416 ns; Loc. = LC_X12_Y11_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12'
        Info: 18: + IC(0.000 ns) + CELL(0.609 ns) = 14.025 ns; Loc. = LC_X12_Y11_N6; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0'
        Info: 19: + IC(1.184 ns) + CELL(0.125 ns) = 15.334 ns; Loc. = LC_X11_Y11_N9; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan4~0'
        Info: 20: + IC(0.451 ns) + CELL(0.125 ns) = 15.910 ns; Loc. = LC_X11_Y11_N3; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan4~1'
        Info: 21: + IC(0.191 ns) + CELL(0.125 ns) = 16.226 ns; Loc. = LC_X11_Y11_N4; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan4~2'
        Info: 22: + IC(0.334 ns) + CELL(0.125 ns) = 16.685 ns; Loc. = LC_X11_Y11_N5; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan4~3'
        Info: 23: + IC(0.191 ns) + CELL(0.369 ns) = 17.245 ns; Loc. = LC_X11_Y11_N6; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1|AVGen_READ'
        Info: Total cell delay = 7.372 ns ( 42.75 % )
        Info: Total interconnect delay = 9.873 ns ( 57.25 % )
    Info: + Micro setup delay of destination is 0.208 ns
    Info: - Shortest clock path from clock "MCLK" to destination register is 4.560 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 61; CLK Node = 'MCLK'
        Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X10_Y10_N5; Fanout = 14; REG Node = 'F0_ClockEnable_BETA2:inst|nFS'
        Info: 3: + IC(1.279 ns) + CELL(0.574 ns) = 4.560 ns; Loc. = LC_X11_Y11_N6; Fanout = 3; REG Node = 'F1_readADCmulti_ExtClk:inst1|AVGen_READ'
        Info: Total cell delay = 2.110 ns ( 46.27 % )
        Info: Total interconnect delay = 2.450 ns ( 53.73 % )
Info: tco from clock "SR[1]" to destination pin "TEST_TCLK23[1]" through register "F1_readADCmulti_ExtClk:inst1|TCLK23[1]" is 13.112 ns
    Info: + Longest clock path from clock "SR[1]" to source register is 9.776 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 17; CLK Node = 'SR[1]'
        Info: 2: + IC(2.028 ns) + CELL(0.462 ns) = 3.198 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~1'
        Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 4.114 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
        Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.430 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
        Info: 5: + IC(0.725 ns) + CELL(0.809 ns) = 5.964 ns; Loc. = LC_X12_Y7_N3; Fanout = 1; REG Node = 'F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK'
        Info: 6: + IC(0.000 ns) + CELL(0.372 ns) = 6.336 ns; Loc. = LC_X12_Y7_N3; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
        Info: 7: + IC(2.866 ns) + CELL(0.574 ns) = 9.776 ns; Loc. = LC_X8_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[1]'
        Info: Total cell delay = 3.512 ns ( 35.92 % )
        Info: Total interconnect delay = 6.264 ns ( 64.08 % )
    Info: + Micro clock to output delay of source is 0.235 ns
    Info: + Longest register to pin delay is 3.101 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y13_N6; Fanout = 9; REG Node = 'F1_readADCmulti_ExtClk:inst1|TCLK23[1]'
        Info: 2: + IC(1.647 ns) + CELL(1.454 ns) = 3.101 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'TEST_TCLK23[1]'
        Info: Total cell delay = 1.454 ns ( 46.89 % )
        Info: Total interconnect delay = 1.647 ns ( 53.11 % )
Info: Longest tpd from source pin "SR[1]" to destination pin "SCKL" is 8.332 ns
    Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 17; CLK Node = 'SR[1]'
    Info: 2: + IC(2.028 ns) + CELL(0.462 ns) = 3.198 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~1'
    Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 4.114 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
    Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.430 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
    Info: 5: + IC(0.752 ns) + CELL(0.462 ns) = 5.644 ns; Loc. = LC_X12_Y7_N3; Fanout = 30; COMB Node = 'F1_readADCmulti_ExtClk:inst1|SCKL'
    Info: 6: + IC(1.234 ns) + CELL(1.454 ns) = 8.332 ns; Loc. = PIN_U11; Fanout = 0; PIN Node = 'SCKL'
    Info: Total cell delay = 3.673 ns ( 44.08 % )
    Info: Total interconnect delay = 4.659 ns ( 55.92 % )
Info: th for register "F1_readADCmulti_ExtClk:inst1|CNVen_SHFT" (data pin = "AVG[1]", clock pin = "SR[1]") is 3.297 ns
    Info: + Longest clock path from clock "SR[1]" to destination register is 7.336 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_H13; Fanout = 17; CLK Node = 'SR[1]'
        Info: 2: + IC(2.028 ns) + CELL(0.462 ns) = 3.198 ns; Loc. = LC_X13_Y7_N7; Fanout = 2; COMB Node = 'F0_ClockEnable_BETA2:inst|process_2~1'
        Info: 3: + IC(0.454 ns) + CELL(0.462 ns) = 4.114 ns; Loc. = LC_X13_Y7_N8; Fanout = 1; COMB Node = 'F0_ClockEnable_BETA2:inst|Bypass'
        Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 4.430 ns; Loc. = LC_X13_Y7_N9; Fanout = 13; COMB Node = 'F0_ClockEnable_BETA2:inst|ReadCLK'
        Info: 5: + IC(2.332 ns) + CELL(0.574 ns) = 7.336 ns; Loc. = LC_X13_Y13_N3; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SHFT'
        Info: Total cell delay = 2.331 ns ( 31.77 % )
        Info: Total interconnect delay = 5.005 ns ( 68.23 % )
    Info: + Micro hold delay of destination is 0.138 ns
    Info: - Shortest pin to register delay is 4.177 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A12; Fanout = 26; CLK Node = 'AVG[1]'
        Info: 2: + IC(1.452 ns) + CELL(0.571 ns) = 2.731 ns; Loc. = LC_X13_Y13_N6; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan2~1'
        Info: 3: + IC(0.191 ns) + CELL(0.125 ns) = 3.047 ns; Loc. = LC_X13_Y13_N7; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan2~2'
        Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.363 ns; Loc. = LC_X13_Y13_N8; Fanout = 1; COMB Node = 'F1_readADCmulti_ExtClk:inst1|LessThan2~3'
        Info: 5: + IC(0.445 ns) + CELL(0.369 ns) = 4.177 ns; Loc. = LC_X13_Y13_N3; Fanout = 2; REG Node = 'F1_readADCmulti_ExtClk:inst1|CNVen_SHFT'
        Info: Total cell delay = 1.898 ns ( 45.44 % )
        Info: Total interconnect delay = 2.279 ns ( 54.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 164 megabytes
    Info: Processing ended: Thu Mar 07 15:46:23 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


