#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029900b3db30 .scope module, "controller_tb" "controller_tb" 2 4;
 .timescale -9 -12;
v0000029900b9b800_0 .net "ALUControl", 1 0, v0000029900b99250_0;  1 drivers
v0000029900b9b580_0 .var "ALUFlags", 3 0;
v0000029900b9c0c0_0 .net "ALUSrcA", 1 0, L_0000029900b9bee0;  1 drivers
v0000029900b9c980_0 .net "ALUSrcB", 1 0, L_0000029900b9cac0;  1 drivers
v0000029900b9b4e0_0 .net "AdrSrc", 0 0, L_0000029900b9c160;  1 drivers
v0000029900b9b8a0_0 .net "IRWrite", 0 0, L_0000029900b9cf20;  1 drivers
v0000029900b9b620_0 .net "ImmSrc", 1 0, L_0000029900b3c800;  1 drivers
v0000029900b9b6c0_0 .var "Instr", 31 12;
v0000029900b9b1c0_0 .net "MemWrite", 0 0, L_0000029900b3bfb0;  1 drivers
v0000029900b9c5c0_0 .net "PCWrite", 0 0, L_0000029900b3c1e0;  1 drivers
v0000029900b9be40_0 .net "RegSrc", 1 0, v0000029900b99390_0;  1 drivers
v0000029900b9c520_0 .net "RegWrite", 0 0, L_0000029900b3c100;  1 drivers
v0000029900b9c660_0 .net "ResultSrc", 1 0, L_0000029900b9c8e0;  1 drivers
v0000029900b9b120_0 .var "clk", 0 0;
v0000029900b9b3a0_0 .var "reset", 0 0;
S_0000029900b02d50 .scope module, "c" "controller" 2 25, 3 1 0, S_0000029900b3db30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 1 "PCWrite";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "IRWrite";
    .port_info 8 /OUTPUT 1 "AdrSrc";
    .port_info 9 /OUTPUT 2 "RegSrc";
    .port_info 10 /OUTPUT 2 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ImmSrc";
    .port_info 14 /OUTPUT 2 "ALUControl";
v0000029900b9ae70_0 .net "ALUControl", 1 0, v0000029900b99250_0;  alias, 1 drivers
v0000029900b9a470_0 .net "ALUFlags", 3 0, v0000029900b9b580_0;  1 drivers
v0000029900b9ab50_0 .net "ALUSrcA", 1 0, L_0000029900b9bee0;  alias, 1 drivers
v0000029900b9a1f0_0 .net "ALUSrcB", 1 0, L_0000029900b9cac0;  alias, 1 drivers
v0000029900b99890_0 .net "AdrSrc", 0 0, L_0000029900b9c160;  alias, 1 drivers
v0000029900b99a70_0 .net "FlagW", 1 0, v0000029900b9a150_0;  1 drivers
v0000029900b9a830_0 .net "IRWrite", 0 0, L_0000029900b9cf20;  alias, 1 drivers
v0000029900b99750_0 .net "ImmSrc", 1 0, L_0000029900b3c800;  alias, 1 drivers
v0000029900b997f0_0 .net "Instr", 31 12, v0000029900b9b6c0_0;  1 drivers
v0000029900b9af10_0 .net "MemW", 0 0, L_0000029900b9b080;  1 drivers
v0000029900b9a290_0 .net "MemWrite", 0 0, L_0000029900b3bfb0;  alias, 1 drivers
v0000029900b99930_0 .net "NextPC", 0 0, L_0000029900b9cc00;  1 drivers
v0000029900b999d0_0 .net "PCS", 0 0, L_0000029900b3c4f0;  1 drivers
v0000029900b99bb0_0 .net "PCWrite", 0 0, L_0000029900b3c1e0;  alias, 1 drivers
v0000029900b99ed0_0 .net "RegSrc", 1 0, v0000029900b99390_0;  alias, 1 drivers
v0000029900b3a4c0_0 .net "RegW", 0 0, L_0000029900b9c840;  1 drivers
v0000029900b9c480_0 .net "RegWrite", 0 0, L_0000029900b3c100;  alias, 1 drivers
v0000029900b9cb60_0 .net "ResultSrc", 1 0, L_0000029900b9c8e0;  alias, 1 drivers
v0000029900b9c7a0_0 .net "clk", 0 0, v0000029900b9b120_0;  1 drivers
v0000029900b9ca20_0 .net "reset", 0 0, v0000029900b9b3a0_0;  1 drivers
L_0000029900b9cca0 .part v0000029900b9b6c0_0, 14, 2;
L_0000029900b9bc60 .part v0000029900b9b6c0_0, 8, 6;
L_0000029900b9b440 .part v0000029900b9b6c0_0, 0, 4;
L_0000029900b9bf80 .part v0000029900b9b6c0_0, 16, 4;
S_0000029900b02ee0 .scope module, "cl" "condlogic" 3 60, 3 283 0, S_0000029900b02d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "NextPC";
    .port_info 7 /INPUT 1 "RegW";
    .port_info 8 /INPUT 1 "MemW";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "MemWrite";
L_0000029900b3b990 .functor AND 2, v0000029900b9a150_0, L_0000029900b9bd00, C4<11>, C4<11>;
L_0000029900b3c020 .functor AND 2, v0000029900b9a150_0, L_0000029900b9bda0, C4<11>, C4<11>;
L_0000029900b3c100 .functor AND 1, L_0000029900b9c840, v0000029900b3b0a0_0, C4<1>, C4<1>;
L_0000029900b3bfb0 .functor AND 1, L_0000029900b9b080, v0000029900b3b0a0_0, C4<1>, C4<1>;
L_0000029900b3c870 .functor AND 1, L_0000029900b3c4f0, v0000029900b3b0a0_0, C4<1>, C4<1>;
L_0000029900b3c1e0 .functor OR 1, L_0000029900b3c870, L_0000029900b9cc00, C4<0>, C4<0>;
v0000029900b3b3c0_0 .net "ALUFlags", 3 0, v0000029900b9b580_0;  alias, 1 drivers
v0000029900b3b460_0 .net "Cond", 3 0, L_0000029900b9bf80;  1 drivers
v0000029900b39b60_0 .net "CondEx", 0 0, v0000029900b3b0a0_0;  1 drivers
v0000029900b3aba0_0 .net "FlagW", 1 0, v0000029900b9a150_0;  alias, 1 drivers
RS_0000029900b479b8 .resolv tri, v0000029900b3a420_0, L_0000029900b3c020;
v0000029900b3ae20_0 .net8 "FlagWrite", 1 0, RS_0000029900b479b8;  2 drivers
v0000029900b3b500_0 .net "Flags", 3 0, L_0000029900b9ce80;  1 drivers
v0000029900b3ab00_0 .net "MemW", 0 0, L_0000029900b9b080;  alias, 1 drivers
v0000029900b3a9c0_0 .net "MemWrite", 0 0, L_0000029900b3bfb0;  alias, 1 drivers
v0000029900b3aec0_0 .net "NextPC", 0 0, L_0000029900b9cc00;  alias, 1 drivers
v0000029900b3af60_0 .net "PCS", 0 0, L_0000029900b3c4f0;  alias, 1 drivers
v0000029900b39f20_0 .net "PCWrite", 0 0, L_0000029900b3c1e0;  alias, 1 drivers
v0000029900b39fc0_0 .net "RegW", 0 0, L_0000029900b9c840;  alias, 1 drivers
v0000029900b3ac40_0 .net "RegWrite", 0 0, L_0000029900b3c100;  alias, 1 drivers
v0000029900b3b5a0_0 .net *"_ivl_13", 1 0, L_0000029900b9bd00;  1 drivers
v0000029900b3a060_0 .net *"_ivl_17", 1 0, L_0000029900b9bda0;  1 drivers
v0000029900b3b640_0 .net *"_ivl_25", 0 0, L_0000029900b3c870;  1 drivers
v0000029900b39980_0 .net "clk", 0 0, v0000029900b9b120_0;  alias, 1 drivers
v0000029900b3a2e0_0 .net "reset", 0 0, v0000029900b9b3a0_0;  alias, 1 drivers
L_0000029900b9b760 .part RS_0000029900b479b8, 1, 1;
L_0000029900b9cd40 .part v0000029900b9b580_0, 2, 2;
L_0000029900b9cde0 .part RS_0000029900b479b8, 0, 1;
L_0000029900b9b940 .part v0000029900b9b580_0, 0, 2;
L_0000029900b9ce80 .concat8 [ 2 2 0 0], v0000029900b3ad80_0, v0000029900b3b1e0_0;
L_0000029900b9bd00 .concat [ 1 1 0 0], v0000029900b3b0a0_0, v0000029900b3b0a0_0;
L_0000029900b9bda0 .concat [ 1 1 0 0], v0000029900b3b0a0_0, v0000029900b3b0a0_0;
S_0000029900b1ff30 .scope module, "cc" "condcheck" 3 329, 3 352 0, S_0000029900b02ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0000029900b3bae0 .functor BUFZ 4, L_0000029900b9ce80, C4<0000>, C4<0000>, C4<0000>;
L_0000029900b3c560 .functor XNOR 1, L_0000029900b9b9e0, L_0000029900b9bbc0, C4<0>, C4<0>;
v0000029900b39a20_0 .net "Cond", 3 0, L_0000029900b9bf80;  alias, 1 drivers
v0000029900b3b0a0_0 .var "CondEx", 0 0;
v0000029900b3b000_0 .net "Flags", 3 0, L_0000029900b9ce80;  alias, 1 drivers
v0000029900b39c00_0 .net *"_ivl_6", 3 0, L_0000029900b3bae0;  1 drivers
v0000029900b3a1a0_0 .net "carry", 0 0, L_0000029900b9bb20;  1 drivers
v0000029900b3a6a0_0 .net "ge", 0 0, L_0000029900b3c560;  1 drivers
v0000029900b3b140_0 .net "neg", 0 0, L_0000029900b9b9e0;  1 drivers
v0000029900b3a600_0 .net "overflow", 0 0, L_0000029900b9bbc0;  1 drivers
v0000029900b3b780_0 .net "zero", 0 0, L_0000029900b9ba80;  1 drivers
E_0000029900aee6d0/0 .event anyedge, v0000029900b39a20_0, v0000029900b3b780_0, v0000029900b3a1a0_0, v0000029900b3b140_0;
E_0000029900aee6d0/1 .event anyedge, v0000029900b3a600_0, v0000029900b3a6a0_0;
E_0000029900aee6d0 .event/or E_0000029900aee6d0/0, E_0000029900aee6d0/1;
L_0000029900b9b9e0 .part L_0000029900b3bae0, 3, 1;
L_0000029900b9ba80 .part L_0000029900b3bae0, 2, 1;
L_0000029900b9bb20 .part L_0000029900b3bae0, 1, 1;
L_0000029900b9bbc0 .part L_0000029900b3bae0, 0, 1;
S_0000029900b200c0 .scope module, "flagreg0" "flopenr" 3 321, 3 385 0, S_0000029900b02ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000029900aedad0 .param/l "WIDTH" 0 3 392, +C4<00000000000000000000000000000010>;
v0000029900b3a740_0 .net "clk", 0 0, v0000029900b9b120_0;  alias, 1 drivers
v0000029900b3a7e0_0 .net "d", 1 0, L_0000029900b9b940;  1 drivers
v0000029900b39ca0_0 .net "en", 0 0, L_0000029900b9cde0;  1 drivers
v0000029900b3ad80_0 .var "q", 1 0;
v0000029900b39d40_0 .net "reset", 0 0, v0000029900b9b3a0_0;  alias, 1 drivers
E_0000029900aedb10 .event posedge, v0000029900b39d40_0, v0000029900b3a740_0;
S_0000029900b1ca00 .scope module, "flagreg1" "flopenr" 3 313, 3 385 0, S_0000029900b02ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0000029900aec2d0 .param/l "WIDTH" 0 3 392, +C4<00000000000000000000000000000010>;
v0000029900b39e80_0 .net "clk", 0 0, v0000029900b9b120_0;  alias, 1 drivers
v0000029900b39de0_0 .net "d", 1 0, L_0000029900b9cd40;  1 drivers
v0000029900b3a380_0 .net "en", 0 0, L_0000029900b9b760;  1 drivers
v0000029900b3b1e0_0 .var "q", 1 0;
v0000029900b3ace0_0 .net "reset", 0 0, v0000029900b9b3a0_0;  alias, 1 drivers
S_0000029900b1cb90 .scope module, "flagwritereg" "flopr" 3 336, 3 406 0, S_0000029900b02ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "d";
    .port_info 3 /OUTPUT 2 "q";
    .port_info 4 /NODIR 0 "";
P_0000029900aebd10 .param/l "WIDTH" 0 3 412, +C4<00000000000000000000000000000010>;
v0000029900b3b320_0 .net "clk", 0 0, v0000029900b9b120_0;  alias, 1 drivers
v0000029900b3aa60_0 .net "d", 1 0, L_0000029900b3b990;  1 drivers
v0000029900b3a420_0 .var "q", 1 0;
v0000029900b3a240_0 .net "reset", 0 0, v0000029900b9b3a0_0;  alias, 1 drivers
S_0000029900b20430 .scope module, "dec" "decode" 3 40, 3 76 0, S_0000029900b02d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /INPUT 4 "Rd";
    .port_info 5 /OUTPUT 2 "FlagW";
    .port_info 6 /OUTPUT 1 "PCS";
    .port_info 7 /OUTPUT 1 "NextPC";
    .port_info 8 /OUTPUT 1 "RegW";
    .port_info 9 /OUTPUT 1 "MemW";
    .port_info 10 /OUTPUT 1 "IRWrite";
    .port_info 11 /OUTPUT 1 "AdrSrc";
    .port_info 12 /OUTPUT 2 "ResultSrc";
    .port_info 13 /OUTPUT 2 "ALUSrcA";
    .port_info 14 /OUTPUT 2 "ALUSrcB";
    .port_info 15 /OUTPUT 2 "ImmSrc";
    .port_info 16 /OUTPUT 2 "RegSrc";
    .port_info 17 /OUTPUT 2 "ALUControl";
L_0000029900b3bdf0 .functor AND 1, L_0000029900b9b300, L_0000029900b9c840, C4<1>, C4<1>;
L_0000029900b3c4f0 .functor OR 1, L_0000029900b3bdf0, L_0000029900b9c700, C4<0>, C4<0>;
L_0000029900b3c800 .functor BUFZ 2, L_0000029900b9cca0, C4<00>, C4<00>, C4<00>;
v0000029900b99250_0 .var "ALUControl", 1 0;
v0000029900b99110_0 .net "ALUOp", 0 0, L_0000029900b9b260;  1 drivers
v0000029900b9a970_0 .net "ALUSrcA", 1 0, L_0000029900b9bee0;  alias, 1 drivers
v0000029900b9a010_0 .net "ALUSrcB", 1 0, L_0000029900b9cac0;  alias, 1 drivers
v0000029900b9ac90_0 .net "AdrSrc", 0 0, L_0000029900b9c160;  alias, 1 drivers
v0000029900b992f0_0 .net "Branch", 0 0, L_0000029900b9c700;  1 drivers
v0000029900b9a150_0 .var "FlagW", 1 0;
v0000029900b9a510_0 .net "Funct", 5 0, L_0000029900b9bc60;  1 drivers
v0000029900b99cf0_0 .net "IRWrite", 0 0, L_0000029900b9cf20;  alias, 1 drivers
v0000029900b99610_0 .net "ImmSrc", 1 0, L_0000029900b3c800;  alias, 1 drivers
v0000029900b9a790_0 .net "MemW", 0 0, L_0000029900b9b080;  alias, 1 drivers
v0000029900b99430_0 .net "NextPC", 0 0, L_0000029900b9cc00;  alias, 1 drivers
v0000029900b9a5b0_0 .net "Op", 1 0, L_0000029900b9cca0;  1 drivers
v0000029900b9a650_0 .net "PCS", 0 0, L_0000029900b3c4f0;  alias, 1 drivers
v0000029900b9aa10_0 .net "Rd", 3 0, L_0000029900b9b440;  1 drivers
v0000029900b99390_0 .var "RegSrc", 1 0;
v0000029900b99e30_0 .net "RegW", 0 0, L_0000029900b9c840;  alias, 1 drivers
v0000029900b9aab0_0 .net "ResultSrc", 1 0, L_0000029900b9c8e0;  alias, 1 drivers
L_0000029900bf0088 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000029900b996b0_0 .net/2u *"_ivl_0", 3 0, L_0000029900bf0088;  1 drivers
v0000029900b9ad30_0 .net *"_ivl_2", 0 0, L_0000029900b9b300;  1 drivers
v0000029900b9a3d0_0 .net *"_ivl_4", 0 0, L_0000029900b3bdf0;  1 drivers
v0000029900b9a0b0_0 .net "clk", 0 0, v0000029900b9b120_0;  alias, 1 drivers
v0000029900b9add0_0 .net "reset", 0 0, v0000029900b9b3a0_0;  alias, 1 drivers
E_0000029900aec9d0 .event anyedge, v0000029900b9a6f0_0;
E_0000029900aed5d0 .event anyedge, v0000029900b3a560_0, v0000029900b31830_0, v0000029900b99250_0;
L_0000029900b9b300 .cmp/eq 4, L_0000029900b9b440, L_0000029900bf0088;
S_0000029900b205c0 .scope module, "fsm" "mainfsm" 3 118, 3 176 0, S_0000029900b20430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "Op";
    .port_info 3 /INPUT 6 "Funct";
    .port_info 4 /OUTPUT 1 "IRWrite";
    .port_info 5 /OUTPUT 1 "AdrSrc";
    .port_info 6 /OUTPUT 2 "ALUSrcA";
    .port_info 7 /OUTPUT 2 "ALUSrcB";
    .port_info 8 /OUTPUT 2 "ResultSrc";
    .port_info 9 /OUTPUT 1 "NextPC";
    .port_info 10 /OUTPUT 1 "RegW";
    .port_info 11 /OUTPUT 1 "MemW";
    .port_info 12 /OUTPUT 1 "Branch";
    .port_info 13 /OUTPUT 1 "ALUOp";
P_0000029900b0eb60 .param/l "ALUWB" 1 3 218, C4<1000>;
P_0000029900b0eb98 .param/l "BRANCH" 1 3 219, C4<1001>;
P_0000029900b0ebd0 .param/l "DECODE" 1 3 211, C4<0001>;
P_0000029900b0ec08 .param/l "EXECUTEI" 1 3 217, C4<0111>;
P_0000029900b0ec40 .param/l "EXECUTER" 1 3 216, C4<0110>;
P_0000029900b0ec78 .param/l "FETCH" 1 3 210, C4<0000>;
P_0000029900b0ecb0 .param/l "MEMADR" 1 3 212, C4<0010>;
P_0000029900b0ece8 .param/l "MEMRD" 1 3 213, C4<0011>;
P_0000029900b0ed20 .param/l "MEMWB" 1 3 214, C4<0100>;
P_0000029900b0ed58 .param/l "MEMWR" 1 3 215, C4<0101>;
P_0000029900b0ed90 .param/l "UNKNOWN" 1 3 220, C4<1010>;
v0000029900b3a560_0 .net "ALUOp", 0 0, L_0000029900b9b260;  alias, 1 drivers
v0000029900b3a880_0 .net "ALUSrcA", 1 0, L_0000029900b9bee0;  alias, 1 drivers
v0000029900b3a920_0 .net "ALUSrcB", 1 0, L_0000029900b9cac0;  alias, 1 drivers
v0000029900b310b0_0 .net "AdrSrc", 0 0, L_0000029900b9c160;  alias, 1 drivers
v0000029900b315b0_0 .net "Branch", 0 0, L_0000029900b9c700;  alias, 1 drivers
v0000029900b31830_0 .net "Funct", 5 0, L_0000029900b9bc60;  alias, 1 drivers
v0000029900b31b50_0 .net "IRWrite", 0 0, L_0000029900b9cf20;  alias, 1 drivers
v0000029900b9a8d0_0 .net "MemW", 0 0, L_0000029900b9b080;  alias, 1 drivers
v0000029900b99070_0 .net "NextPC", 0 0, L_0000029900b9cc00;  alias, 1 drivers
v0000029900b9a6f0_0 .net "Op", 1 0, L_0000029900b9cca0;  alias, 1 drivers
v0000029900b99c50_0 .net "RegW", 0 0, L_0000029900b9c840;  alias, 1 drivers
v0000029900b9abf0_0 .net "ResultSrc", 1 0, L_0000029900b9c8e0;  alias, 1 drivers
v0000029900b99570_0 .net *"_ivl_12", 12 0, v0000029900b99d90_0;  1 drivers
v0000029900b99b10_0 .net "clk", 0 0, v0000029900b9b120_0;  alias, 1 drivers
v0000029900b99d90_0 .var "controls", 12 0;
v0000029900b9a330_0 .var "nextstate", 3 0;
v0000029900b991b0_0 .net "reset", 0 0, v0000029900b9b3a0_0;  alias, 1 drivers
v0000029900b99f70_0 .var "state", 3 0;
E_0000029900aecfd0 .event anyedge, v0000029900b99f70_0;
E_0000029900aecf90 .event anyedge, v0000029900b99f70_0, v0000029900b9a6f0_0, v0000029900b31830_0;
L_0000029900b9cc00 .part v0000029900b99d90_0, 12, 1;
L_0000029900b9c700 .part v0000029900b99d90_0, 11, 1;
L_0000029900b9b080 .part v0000029900b99d90_0, 10, 1;
L_0000029900b9c840 .part v0000029900b99d90_0, 9, 1;
L_0000029900b9cf20 .part v0000029900b99d90_0, 8, 1;
L_0000029900b9c160 .part v0000029900b99d90_0, 7, 1;
L_0000029900b9c8e0 .part v0000029900b99d90_0, 5, 2;
L_0000029900b9bee0 .part v0000029900b99d90_0, 3, 2;
L_0000029900b9cac0 .part v0000029900b99d90_0, 1, 2;
L_0000029900b9b260 .part v0000029900b99d90_0, 0, 1;
    .scope S_0000029900b205c0;
T_0 ;
    %wait E_0000029900aedb10;
    %load/vec4 v0000029900b991b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029900b99f70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029900b9a330_0;
    %assign/vec4 v0000029900b99f70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029900b205c0;
T_1 ;
    %wait E_0000029900aecf90;
    %load/vec4 v0000029900b99f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0000029900b9a6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0000029900b31830_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
T_1.14 ;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0000029900b31830_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
T_1.16 ;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000029900b9a330_0, 0, 4;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000029900b205c0;
T_2 ;
    %wait E_0000029900aecfd0;
    %load/vec4 v0000029900b99f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0000029900b99d90_0, 0, 13;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 4428, 0, 13;
    %store/vec4 v0000029900b99d90_0, 0, 13;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 76, 0, 13;
    %store/vec4 v0000029900b99d90_0, 0, 13;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 1, 0, 13;
    %store/vec4 v0000029900b99d90_0, 0, 13;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 3, 0, 13;
    %store/vec4 v0000029900b99d90_0, 0, 13;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 512, 0, 13;
    %store/vec4 v0000029900b99d90_0, 0, 13;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 2, 0, 13;
    %store/vec4 v0000029900b99d90_0, 0, 13;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 1152, 0, 13;
    %store/vec4 v0000029900b99d90_0, 0, 13;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 128, 0, 13;
    %store/vec4 v0000029900b99d90_0, 0, 13;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 544, 0, 13;
    %store/vec4 v0000029900b99d90_0, 0, 13;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2130, 0, 13;
    %store/vec4 v0000029900b99d90_0, 0, 13;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000029900b20430;
T_3 ;
    %wait E_0000029900aed5d0;
    %load/vec4 v0000029900b99110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000029900b9a510_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000029900b99250_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029900b99250_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029900b99250_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029900b99250_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000029900b99250_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0000029900b9a510_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029900b9a150_0, 4, 1;
    %load/vec4 v0000029900b9a510_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000029900b99250_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000029900b99250_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029900b9a150_0, 4, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029900b99250_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029900b9a150_0, 0, 2;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000029900b20430;
T_4 ;
    %wait E_0000029900aec9d0;
    %load/vec4 v0000029900b9a5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000029900b99390_0, 0, 2;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029900b99390_0, 0, 2;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029900b99390_0, 0, 2;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029900b99390_0, 0, 2;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000029900b1ca00;
T_5 ;
    %wait E_0000029900aedb10;
    %load/vec4 v0000029900b3ace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029900b3b1e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000029900b3a380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000029900b39de0_0;
    %assign/vec4 v0000029900b3b1e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000029900b200c0;
T_6 ;
    %wait E_0000029900aedb10;
    %load/vec4 v0000029900b39d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029900b3ad80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000029900b39ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000029900b3a7e0_0;
    %assign/vec4 v0000029900b3ad80_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000029900b1ff30;
T_7 ;
    %wait E_0000029900aee6d0;
    %load/vec4 v0000029900b39a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.0 ;
    %load/vec4 v0000029900b3b780_0;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.1 ;
    %load/vec4 v0000029900b3b780_0;
    %inv;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v0000029900b3a1a0_0;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v0000029900b3a1a0_0;
    %inv;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v0000029900b3b140_0;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v0000029900b3b140_0;
    %inv;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v0000029900b3a600_0;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v0000029900b3a600_0;
    %inv;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v0000029900b3a1a0_0;
    %load/vec4 v0000029900b3b780_0;
    %inv;
    %and;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v0000029900b3a1a0_0;
    %load/vec4 v0000029900b3b780_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v0000029900b3a6a0_0;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v0000029900b3a6a0_0;
    %inv;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v0000029900b3b780_0;
    %inv;
    %load/vec4 v0000029900b3a6a0_0;
    %and;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v0000029900b3b780_0;
    %inv;
    %load/vec4 v0000029900b3a6a0_0;
    %and;
    %inv;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029900b3b0a0_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000029900b1cb90;
T_8 ;
    %wait E_0000029900aedb10;
    %load/vec4 v0000029900b3a240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029900b3a420_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000029900b3aa60_0;
    %assign/vec4 v0000029900b3a420_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000029900b3db30;
T_9 ;
    %vpi_call 2 45 "$dumpfile", "controller_tb.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029900b9b3a0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029900b9b3a0_0, 0;
    %end;
    .thread T_9;
    .scope S_0000029900b3db30;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029900b9b120_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029900b9b120_0, 0;
    %delay 5000, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000029900b3db30;
T_11 ;
    %delay 10000, 0;
    %pushi/vec4 918768, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 927747, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 926775, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 923764, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 917557, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 919637, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 918872, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 40960, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 30000, 0;
    %pushi/vec4 918840, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 696320, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 30000, 0;
    %pushi/vec4 927749, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 918904, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 731223, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 918647, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 940087, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 940290, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 50000, 0;
    %pushi/vec4 919807, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 958464, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 30000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 927746, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %pushi/vec4 940034, 0, 20;
    %store/vec4 v0000029900b9b6c0_0, 0, 20;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029900b9b580_0, 0, 4;
    %delay 40000, 0;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "./controller.v";
