m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/study/Verilog/MULTISIM/test01
vcount10
Z1 !s110 1610633637
!i10b 1
!s100 MSfd=J^n^7LTa0UoY`56E3
IcbiR1zVHEjLOAg1DPil3;3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1610633596
8D:/study/Verilog/MULTISIM/test01/count10.v
FD:/study/Verilog/MULTISIM/test01/count10.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1610633637.062000
!s107 D:/study/Verilog/MULTISIM/test01/count10.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/study/Verilog/MULTISIM/test01/count10.v|
!i113 1
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vcount10_t
R1
!i10b 1
!s100 ^k;GW<bXNG9DXARWMFOWz0
IaKL3TQMDg^0IZKl<i8JNo0
R2
R0
w1610631989
8D:/study/Verilog/MULTISIM/test01/count10_t.v
FD:/study/Verilog/MULTISIM/test01/count10_t.v
L0 2
R3
r1
!s85 0
31
!s108 1610633637.196000
!s107 D:/study/Verilog/MULTISIM/test01/count10_t.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/study/Verilog/MULTISIM/test01/count10_t.v|
!i113 1
R4
vdff1
Z5 !s110 1610633636
!i10b 1
!s100 iBW]=Z_WA;mUBGUIGAjHj3
IV?fJm]^>WFITDMLaa8DWD0
R2
R0
w1610626204
8D:/study/Verilog/MULTISIM/test01/dff1.v
FD:/study/Verilog/MULTISIM/test01/dff1.v
L0 1
R3
r1
!s85 0
31
!s108 1610633636.814000
!s107 D:/study/Verilog/MULTISIM/test01/dff1.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/study/Verilog/MULTISIM/test01/dff1.v|
!i113 1
R4
vdff1_t
R5
!i10b 1
!s100 hT<Nek285KcWz<RmR5dFc1
I;_bY3XElToZAGij[Ikfdj2
R2
R0
w1610626255
8D:/study/Verilog/MULTISIM/test01/dff1_t.v
FD:/study/Verilog/MULTISIM/test01/dff1_t.v
L0 2
R3
r1
!s85 0
31
!s108 1610633636.950000
!s107 D:/study/Verilog/MULTISIM/test01/dff1_t.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/study/Verilog/MULTISIM/test01/dff1_t.v|
!i113 1
R4
vfulladder
R5
!i10b 1
!s100 TT75ZnA4PFJk6bizZlB6:2
IAjC1hQWZXJiOFf^9CY]lc3
R2
R0
w1610596146
8D:/study/Verilog/MULTISIM/test01/fulladder.v
FD:/study/Verilog/MULTISIM/test01/fulladder.v
L0 2
R3
r1
!s85 0
31
!s108 1610633636.626000
!s107 D:/study/Verilog/MULTISIM/test01/fulladder.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/study/Verilog/MULTISIM/test01/fulladder.v|
!i113 1
R4
vfulladder_t
R5
!i10b 1
!s100 <zT^<hkl=`RREeH`il?661
IGLFEk;]<l5YneD4>^Ai9d2
R2
R0
w1610595963
8D:/study/Verilog/MULTISIM/test01/fulladder_t.v
FD:/study/Verilog/MULTISIM/test01/fulladder_t.v
L0 2
R3
r1
!s85 0
31
!s108 1610633636.556000
!s107 D:/study/Verilog/MULTISIM/test01/fulladder_t.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/study/Verilog/MULTISIM/test01/fulladder_t.v|
!i113 1
R4
