# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
# Date created = 15:24:18  October 01, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		HomeBrewComputer_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY cache_t
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 19.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:24:18  OCTOBER 01, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name BOARD_MODEL_NEAR_PULLDOWN_R 30000 -to ready_o
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[31]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[30]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[29]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[28]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[27]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[26]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[25]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[24]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[23]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[22]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[21]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[20]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[19]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[18]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[17]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[16]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[15]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[14]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[13]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[12]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[11]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[10]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[9]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[8]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[7]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[6]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[5]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[4]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[3]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[2]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[1]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to address_o[0]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[31]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[30]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[29]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[28]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[27]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[26]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[25]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[24]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[23]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[22]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[21]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[20]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[19]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[18]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[17]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[16]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[15]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[14]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[13]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[12]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[11]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[10]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[9]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[8]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[7]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[6]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[5]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[4]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[3]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[2]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[1]
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R 50000 -to data_o[0]
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH test -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME cache_t -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id cache_t
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME cache_t -section_id cache_t
set_global_assignment -name EDA_TEST_BENCH_NAME test -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id test
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME test -section_id test
set_global_assignment -name EDA_TEST_BENCH_FILE cache_t.v -section_id cache_t
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/cache_t.vt -section_id test
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name MIF_FILE ram.mif
set_global_assignment -name VERILOG_FILE cache_t.v
set_global_assignment -name VERILOG_FILE cache.v
set_global_assignment -name VERILOG_FILE bus_t.v
set_global_assignment -name VECTOR_WAVEFORM_FILE dummy_master_t.vwf
set_global_assignment -name VERILOG_FILE dummy_master.v
set_global_assignment -name VERILOG_FILE dummy_slave.v
set_global_assignment -name VERILOG_FILE bus_control.v
set_global_assignment -name VERILOG_FILE shifter.v
set_global_assignment -name VERILOG_FILE regfile.v
set_global_assignment -name VERILOG_FILE pipe_pc.v
set_global_assignment -name VERILOG_FILE pipe_m_w_reg.v
set_global_assignment -name VERILOG_FILE pipe_ir.v
set_global_assignment -name VERILOG_FILE pipe_if.v
set_global_assignment -name VERILOG_FILE pipe_id.v
set_global_assignment -name VERILOG_FILE pipe_exe.v
set_global_assignment -name VERILOG_FILE pipe_e_m_reg.v
set_global_assignment -name VERILOG_FILE pipe_d_e_reg.v
set_global_assignment -name VERILOG_FILE dffe32.v
set_global_assignment -name VERILOG_FILE cpu.v
set_global_assignment -name VERILOG_FILE clo_clz.v
set_global_assignment -name VERILOG_FILE alu.v
set_global_assignment -name VERILOG_FILE add_sub.v
set_global_assignment -name VECTOR_WAVEFORM_FILE add_sub_t.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE clo_clz_t.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE shifter_t.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE alu_t.vwf
set_global_assignment -name SDC_FILE HomeBrewComputer.sdc
set_global_assignment -name VECTOR_WAVEFORM_FILE dffe32.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE regfile_t.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name QIP_FILE test.qip
set_global_assignment -name VECTOR_WAVEFORM_FILE bus_control_f.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE dummy_slave_t.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE bus_t.vwf
set_global_assignment -name VERILOG_FILE test.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform3.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform4.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform5.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform6.vwf
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to BUS_ready_o
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top