// Seed: 482101540
module module_0 (
    output supply0 id_0,
    output wire id_1,
    output wor id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    output supply0 id_7,
    input wor id_8
);
  supply0 id_10 = id_8;
  wire id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2
    , id_32,
    output logic id_3
    , id_33,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    input supply1 id_7,
    input tri id_8,
    output tri0 id_9,
    input wor id_10,
    input supply0 id_11,
    input tri0 id_12,
    output tri0 id_13,
    input supply0 id_14,
    input wand id_15,
    input uwire id_16,
    output wire id_17,
    output tri0 id_18,
    output tri1 id_19,
    output uwire id_20,
    output tri0 id_21,
    input tri1 id_22,
    input tri id_23,
    input tri0 id_24,
    input supply1 id_25,
    output tri0 id_26,
    input supply0 id_27,
    input supply1 id_28,
    input wor id_29,
    input tri1 id_30
);
  always id_3 <= 1;
  nand (
      id_26,
      id_4,
      id_16,
      id_15,
      id_28,
      id_22,
      id_29,
      id_24,
      id_1,
      id_23,
      id_25,
      id_12,
      id_14,
      id_8,
      id_27,
      id_11,
      id_33,
      id_0,
      id_6,
      id_10,
      id_32,
      id_5,
      id_30,
      id_7
  );
  module_0(
      id_19, id_17, id_21, id_15, id_9, id_10, id_24, id_26, id_4
  );
endmodule
