<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='859' type='bool'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='876' u='w' c='_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='887' u='w' c='_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='892' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='892' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='942' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='942' u='r' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_'/>
<offset>0</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='855'>/// Floating point opcodes that support exception flag gathering quiet and
  /// propagate signaling NaN inputs per IEEE 754-2008. Min_dx10 and max_dx10
  /// become IEEE 754- 2008 compliant due to signaling NaN propagation and
  /// quieting.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='240' u='r' c='_ZN4llvm4yaml6SIModeC1ERKNS_6AMDGPU22SIModeRegisterDefaultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='1108' u='r' c='_ZN4llvm16AMDGPUAsmPrinter16getSIProgramInfoERNS_13SIProgramInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2067' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo20legalizeMinNumMaxNumERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2603' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeFFloorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3412' u='r' c='_ZNK4llvm19AMDGPULegalizerInfo25legalizeRsqClampIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1364' u='w' c='_ZNK4llvm16GCNTargetMachine24parseMachineFunctionInfoERKNS_4yaml19MachineFunctionInfoERNS_25PerFunctionMIParsingStateERNS_12SMDiagnosticERNS_7SMRangeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='1519' u='r' c='_ZN12_GLOBAL__N_114SIFoldOperands20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='5044' u='r' c='_ZNK4llvm16SITargetLowering20lowerFMINNUM_FMAXNUMENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='1716' u='w' c='_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE'/>
