Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: psr_ddc_150M_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "psr_ddc_150M_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "psr_ddc_150M_top"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : psr_ddc_150M_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : Yes
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Area
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : Max_Delay
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" into library work
Parsing module <sys_clk_300M>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" into library work
Parsing module <refclk_gen>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/SYS_MON.v" into library work
Parsing module <SYS_MON>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/pselect_f.v" into library work
Parsing module <pselect_f>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/counter_f.v" into library work
Parsing module <counter_f>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/address_decoder.v" into library work
Parsing module <address_decoder>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" into library work
Parsing module <slave_attachment>.
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 218. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 219. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 220. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 221. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 222. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 223. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 224. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 225. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 226. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 227. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 228. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 229. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 230. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" Line 231. parameter declaration becomes local in slave_attachment with formal parameter declaration list
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/sync_block.v" into library work
Parsing module <sync_block>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/reset_global.v" into library work
Parsing module <reset_global>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_ipif.v" into library work
Parsing module <axi_lite_ipif>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_sync.v" into library work
Parsing module <adc_sync>.
WARNING:HDLCompiler:248 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_sync.v" Line 43: Block identifier is required on this block
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_iserdes.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_iserdes>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" into library work
Parsing module <adc_data_iodelay>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_buffer.v" into library work
Parsing module <adc_data_buffer>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/vector_decode.v" into library work
Parsing module <vector_decode>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" into library work
Parsing module <tx_client_fifo_8>.
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 145. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 146. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 147. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 148. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 149. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 150. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 151. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 152. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 153. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 154. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 155. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 156. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 157. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 158. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 159. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 165. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 166. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 167. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 168. parameter declaration becomes local in tx_client_fifo_8 with formal parameter declaration list
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rx_client_fifo_8.v" into library work
Parsing module <rx_client_fifo_8>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rgmii_v2_0_if.v" into library work
Parsing module <rgmii_v2_0_if>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/reset_sync.v" into library work
Parsing module <reset_sync>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/ms_gen.v" into library work
Parsing module <ms_gen>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/delay_line.v" into library work
Parsing module <delay_line>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi4_lite_ipif_wrapper.v" into library work
Parsing module <axi4_lite_ipif_wrapper>.
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi4_lite_ipif_wrapper.v" Line 115. parameter declaration becomes local in axi4_lite_ipif_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi4_lite_ipif_wrapper.v" Line 116. parameter declaration becomes local in axi4_lite_ipif_wrapper with formal parameter declaration list
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_single_path.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_if_single_path>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_sync.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_data_sync>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_clk_if.v" into library work
Parsing module <adc_clk_if>.
WARNING:HDLCompiler:370 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_clk_if.v" Line 39: Empty port in module declaration
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_clk_buffer.v" into library work
Parsing module <adc_clk_buffer>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.v" into library work
Parsing module <ROM_sin2400>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.v" into library work
Parsing module <ROM_cos2400>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/rgmii.v" into library work
Parsing module <rgmii>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.v" into library work
Parsing module <mul>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/v6_emac_v2_3_block.v" into library work
Parsing module <v6_emac_v2_3_block>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/ten_100_1g_eth_fifo.v" into library work
Parsing module <ten_100_1g_eth_fifo>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/NCO_MUL_CHANNEL.v" into library work
Parsing module <NCO_MUL_CHANNEL>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Get_Max_48bit_neg.v" into library work
Parsing module <Get_Max_48bit_neg>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Get_Max_48bit.v" into library work
Parsing module <Get_Max_48bit>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Get_Max_32bit_neg.v" into library work
Parsing module <Get_Max_32bit_neg>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Get_Max_32bit.v" into library work
Parsing module <Get_Max_32bit>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pipe.v" into library work
Parsing module <axi_pipe>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" into library work
Parsing module <axi_pat_gen>.
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 57. parameter declaration becomes local in axi_pat_gen with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 66. parameter declaration becomes local in axi_pat_gen with formal parameter declaration list
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" into library work
Parsing module <axi_pat_check>.
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 88. parameter declaration becomes local in axi_pat_check with formal parameter declaration list
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_mux.v" into library work
Parsing module <axi_mux>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adjust_48bit.v" into library work
Parsing module <adjust_48bit>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adjust_32bit.v" into library work
Parsing module <adjust_32bit>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/address_swap.v" into library work
Parsing module <address_swap>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_min_one_core.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_min_one_core>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_max_one_core.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_max_one_core>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_interface_one_core.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_data_interface_one_core>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_conv_one_core.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_data_conv_one_core>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/subber.v" into library work
Parsing module <subber>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/RAM_ethernet.v" into library work
Parsing module <RAM_ethernet>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_acc.v" into library work
Parsing module <ram_acc>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.v" into library work
Parsing module <multiplier>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/FreqEqua_Multi.v" into library work
Parsing module <FreqEqua_Multi>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder_acc.v" into library work
Parsing module <adder_acc>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder4.v" into library work
Parsing module <Adder4>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.v" into library work
Parsing module <Adder3>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.v" into library work
Parsing module <Adder2>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder.v" into library work
Parsing module <adder>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adc_snap_ram_psr.v" into library work
Parsing module <adc_snap_ram_psr>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/WIDTH_SEL.v" into library work
Parsing module <WIDTH_SEL>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/v6_emac_v2_3_fifo_block.v" into library work
Parsing module <v6_emac_v2_3_fifo_block>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/US_TIMER.v" into library work
Parsing module <US_TIMER>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/ReIm_Multi.v" into library work
Parsing module <ReIm_Multi>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/power_out_control.v" into library work
Parsing module <power_out_control>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v" into library work
Parsing module <nco_2400M>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/getMax_signed.v" into library work
Parsing module <getMax_signed>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Digital_Gain_48bit_neg.v" into library work
Parsing module <Digital_Gain_48bit_neg>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Digital_Gain_48bit.v" into library work
Parsing module <Digital_Gain_48bit>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Digital_Gain_32bit_neg.v" into library work
Parsing module <Digital_Gain_32bit_neg>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Digital_Gain_32bit.v" into library work
Parsing module <Digital_Gain_32bit>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" into library work
Parsing module <clk_wiz_v2_1>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Cal_ReIm_RL.v" into library work
Parsing module <Cal_ReIm_RL>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Cal_LR_POWER.v" into library work
Parsing module <Cal_LR_POWER>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/basic_pat_gen.v" into library work
Parsing module <basic_pat_gen>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" into library work
Parsing module <axi_lite_sm>.
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 96. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 100. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 116. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 123. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 126. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 129. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 132. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 135. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 138. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 141. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 144. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adjust_para.v" into library work
Parsing module <adjust_para>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Adder.v" into library work
Parsing module <Adder>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_snap_buffer.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_snap_buffer>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_min_detect.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_min_detect>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_max_detect.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_max_detect>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_interface.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 23.
Parsing module <adc_data_interface>.
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" included at line 27.
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 8: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 9: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 10: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 11: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 12: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 13: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 14: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 15: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_conv.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_data_conv>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Acc_Module.v" into library work
Parsing module <Acc_Module>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para_all_V2.v" into library work
Parsing module <ram_para_all_V2>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para.v" into library work
Parsing module <ram_para>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Power_Adder.v" into library work
Parsing module <Power_Adder>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/PARA_RAM.v" into library work
Parsing module <PARA_RAM>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Freq_Equa_Para.v" into library work
Parsing module <Freq_Equa_Para>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir8_72M.v" into library work
Parsing module <fir8_72M>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir7_72M.v" into library work
Parsing module <fir7_72M>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir6_72M.v" into library work
Parsing module <fir6_72M>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir5_72M.v" into library work
Parsing module <fir5_72M>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir4_72M.v" into library work
Parsing module <fir4_72M>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir3_72M.v" into library work
Parsing module <fir3_72M>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir2_72M.v" into library work
Parsing module <fir2_72M>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir1_72M.v" into library work
Parsing module <fir1_72M>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fft_512.v" into library work
Parsing module <fft_512>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DISP_RAM.v" into library work
Parsing module <DISP_RAM>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DEDISP_FIFO.v" into library work
Parsing module <DEDISP_FIFO>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DDC_FIFO.v" into library work
Parsing module <DDC_FIFO>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ_N.v" into library work
Parsing module <DATA_ADJ_N>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ.v" into library work
Parsing module <DATA_ADJ>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ARM_DATA.v" into library work
Parsing module <ARM_DATA>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rgmii_example_design.v" into library work
Parsing module <rgmii_example_design>.
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rgmii_example_design.v" Line 238. parameter declaration becomes local in rgmii_example_design with formal parameter declaration list
INFO:HDLCompiler:693 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rgmii_example_design.v" Line 239. parameter declaration becomes local in rgmii_example_design with formal parameter declaration list
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Pre_Digital_Gain.v" into library work
Parsing module <Pre_Digital_Gain>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/PRECISION_ADJ.v" into library work
Parsing module <PRECISION_ADJ>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/PPS_DETECT.v" into library work
Parsing module <PPS_DETECT>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/MODE_REG.v" into library work
Parsing module <MODE_REG>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/LED.v" into library work
Parsing module <LED>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Freq_Equalization.v" into library work
Parsing module <Freq_Equalization>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" into library work
Parsing module <FFT_150M>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/de_dispersion.v" into library work
Parsing module <de_dispersion>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DELAY_MODULE.v" into library work
Parsing module <DELAY_MODULE>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DEDISP_FIFO_MODULE.v" into library work
Parsing module <DEDISP_FIFO_MODULE>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_Digital_gain.v" into library work
Parsing module <DDC_Digital_gain>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_DATA_FIFO.v" into library work
Parsing module <DDC_DATA_FIFO>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" into library work
Parsing module <DDC_2400to150>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Data_out_Sel.v" into library work
Parsing module <Data_out_Sel>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DATA_FOR_ARM.v" into library work
Parsing module <DATA_FOR_ARM>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Data_Combine_RL.v" into library work
Parsing module <Data_Combine_RL>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Data_Combine.v" into library work
Parsing module <Data_Combine>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/CTRL_MODULE.v" into library work
Parsing module <CTRL_MODULE>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/CLK_RESET_INTERFACE.v" into library work
Parsing module <CLK_RESET_INTERFACE>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/CLK_REG_MODULE.v" into library work
Parsing module <CLK_REG_MODULE>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Cal_Power.v" into library work
Parsing module <Cal_Power>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Cal_IQUV_V2.v" into library work
Parsing module <Cal_IQUV_V2>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/BTC.v" into library work
Parsing module <BTC>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Aft_Digital_Gain.v" into library work
Parsing module <Aft_Digital_Gain>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/ADC_REG_MODULE.v" into library work
Parsing module <ADC_REG_MODULE>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_check_snap.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/application_define.v" included at line 21.
Parsing module <adc_if_check_snap>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Acc_IQUV.v" into library work
Parsing module <Acc_IQUV>.
Analyzing Verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" into library work
Parsing verilog file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/include/application_define.v" included at line 21.
Parsing module <psr_ddc_150M_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" Line 248: Port CLK_200M is not connected to this instance
WARNING:HDLCompiler:1016 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" Line 1216: Port DRDY_OUT is not connected to this instance

Elaborating module <psr_ddc_150M_top>.

Elaborating module <ADC_REG_MODULE>.

Elaborating module <OBUFDS(IOSTANDARD="LVDS_25")>.

Elaborating module <CLK_REG_MODULE>.

Elaborating module <CLK_RESET_INTERFACE>.

Elaborating module <sys_clk_300M>.

Elaborating module <IBUFGDS>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",CLOCK_HOLD="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=2,CLKFBOUT_MULT_F=6.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=4.5,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=30,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=3,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKOUT3_DIVIDE=6,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_USE_FINE_PS="FALSE",CLKIN1_PERIOD=3.333,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 143: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 145: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 147: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 149: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 151: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 152: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 153: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 154: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 166: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 167: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 173: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 175: Assignment to locked_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 176: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v" Line 177: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <SRL16E(INIT=16'b0)>.
WARNING:HDLCompiler:634 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/CLK_RESET_INTERFACE.v" Line 37: Net <locked_out> does not have a driver.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" Line 349: Assignment to rst_iserdes_iodelay_async ignored, since the identifier is never used

Elaborating module <adc_if_check_snap(ADC_DATA_WIDTH=8,CNTVALUE_WIDTH=5,ARM_BUS_DATA_WIDTH=16)>.

Elaborating module <refclk_gen>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",CLOCK_HOLD="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=3,CLKFBOUT_MULT_F=10.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=5.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKIN1_PERIOD=3.333,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 128: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 130: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 131: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 132: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 133: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 134: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 135: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 136: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 137: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 138: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 139: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 151: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 152: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 158: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 161: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v" Line 162: Assignment to clkfbstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 8: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 9: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 10: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 11: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 12: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 13: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 14: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/../include/idelay_value.v" Line 15: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <adc_data_interface(REFCLK_FREQ=200.0,ADC_DATA_WIDTH=8)>.

Elaborating module <adc_data_interface_one_core(CNTVALUEIN_H=256'b0100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001,CNTVALUEIN_L=256'b0100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010,CLK_DELAY=0)>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_interface_one_core.v" Line 115: Assignment to data_idelayctrl_rdy ignored, since the identifier is never used

Elaborating module <reset_global>.

Elaborating module <adc_clk_buffer>.

Elaborating module <IBUFGDS(DIFF_TERM="TRUE",IOSTANDARD="DEFAULT")>.

Elaborating module <IDELAYCTRL>.

Elaborating module <adc_clk_if(REFCLK_FREQ=200.0,FREQ_DIV="BYPASS",CLK_DELAY=0)>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="I",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=0,ODELAY_TYPE="FIXED",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="CLOCK")>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_clk_if.v" Line 110: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <BUFIO>.

Elaborating module <BUFR(BUFR_DIVIDE="BYPASS",SIM_DEVICE="VIRTEX6")>.

Elaborating module <adc_if_single_path(REFCLK_FREQ=200.0,ADC_DATA_WIDTH=8,CNTVALUEIN=256'b0100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001)>.

Elaborating module <adc_data_buffer(ADC_DATA_WIDTH=8)>.

Elaborating module <IBUFDS(DIFF_TERM="TRUE",IOSTANDARD="DEFAULT")>.
WARNING:HDLCompiler:1016 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 91: Port CINVCTRL is not connected to this instance

Elaborating module <adc_data_iodelay(ADC_DATA_WIDTH=8,REFCLK_FREQ=200.0,CNTVALUEIN=256'b0100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001)>.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="I",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=32'sb01001,ODELAY_TYPE="FIXED",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA")>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="I",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=32'sb01010,ODELAY_TYPE="FIXED",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA")>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <adc_iserdes(ADC_DATA_WIDTH=8)>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_iserdes.v" Line 88: Assignment to clkb ignored, since the identifier is never used

Elaborating module <IDDR(DDR_CLK_EDGE="SAME_EDGE_PIPELINED",INIT_Q1=1'b0,INIT_Q2=1'b0,SRTYPE="SYNC")>.

Elaborating module <adc_data_sync(ADC_DATA_WIDTH=8)>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_sync.v" Line 114: Assignment to wr_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_sync.v" Line 115: Assignment to rd_en ignored, since the identifier is never used

Elaborating module <adc_sync>.

Elaborating module <FDRE(INIT=1'b0)>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_sync.v" Line 48: Size mismatch in connection of port <CE>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_sync.v" Line 48: Size mismatch in connection of port <CE>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_sync.v" Line 48: Size mismatch in connection of port <CE>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_sync.v" Line 48: Size mismatch in connection of port <CE>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_sync.v" Line 48: Size mismatch in connection of port <CE>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_sync.v" Line 48: Size mismatch in connection of port <CE>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_sync.v" Line 48: Size mismatch in connection of port <CE>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_sync.v" Line 48: Size mismatch in connection of port <CE>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <adc_if_single_path(REFCLK_FREQ=200.0,ADC_DATA_WIDTH=8,CNTVALUEIN=256'b0100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010)>.

Elaborating module <adc_data_iodelay(ADC_DATA_WIDTH=8,REFCLK_FREQ=200.0,CNTVALUEIN=256'b0100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010)>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <adc_data_interface_one_core(CNTVALUEIN_H=256'b0100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100000000000000000000000000000001001,CNTVALUEIN_L=256'b0101000000000000000000000000000001010000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001,CLK_DELAY=0)>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_interface_one_core.v" Line 115: Assignment to data_idelayctrl_rdy ignored, since the identifier is never used

Elaborating module <adc_if_single_path(REFCLK_FREQ=200.0,ADC_DATA_WIDTH=8,CNTVALUEIN=256'b0100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100000000000000000000000000000001001)>.

Elaborating module <adc_data_iodelay(ADC_DATA_WIDTH=8,REFCLK_FREQ=200.0,CNTVALUEIN=256'b0100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100000000000000000000000000000001001)>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="I",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=32'sb01000,ODELAY_TYPE="FIXED",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA")>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <adc_if_single_path(REFCLK_FREQ=200.0,ADC_DATA_WIDTH=8,CNTVALUEIN=256'b0101000000000000000000000000000001010000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001)>.

Elaborating module <adc_data_iodelay(ADC_DATA_WIDTH=8,REFCLK_FREQ=200.0,CNTVALUEIN=256'b0101000000000000000000000000000001010000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001)>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <IODELAYE1(CINVCTRL_SEL="FALSE",DELAY_SRC="I",HIGH_PERFORMANCE_MODE="TRUE",IDELAY_TYPE="FIXED",IDELAY_VALUE=32'sb01011,ODELAY_TYPE="FIXED",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA")>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <adc_data_interface_one_core(CNTVALUEIN_H=256'b0101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001,CNTVALUEIN_L=256'b0101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001,CLK_DELAY=0)>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_interface_one_core.v" Line 115: Assignment to data_idelayctrl_rdy ignored, since the identifier is never used

Elaborating module <adc_if_single_path(REFCLK_FREQ=200.0,ADC_DATA_WIDTH=8,CNTVALUEIN=256'b0101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001)>.

Elaborating module <adc_data_iodelay(ADC_DATA_WIDTH=8,REFCLK_FREQ=200.0,CNTVALUEIN=256'b0101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001)>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <adc_if_single_path(REFCLK_FREQ=200.0,ADC_DATA_WIDTH=8,CNTVALUEIN=256'b0101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001)>.

Elaborating module <adc_data_iodelay(ADC_DATA_WIDTH=8,REFCLK_FREQ=200.0,CNTVALUEIN=256'b0101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001)>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <adc_data_interface_one_core(CNTVALUEIN_H=256'b0100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010,CNTVALUEIN_L=256'b0101000000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001,CLK_DELAY=0)>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_interface_one_core.v" Line 115: Assignment to data_idelayctrl_rdy ignored, since the identifier is never used

Elaborating module <adc_if_single_path(REFCLK_FREQ=200.0,ADC_DATA_WIDTH=8,CNTVALUEIN=256'b0100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010)>.

Elaborating module <adc_data_iodelay(ADC_DATA_WIDTH=8,REFCLK_FREQ=200.0,CNTVALUEIN=256'b0100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010)>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <adc_if_single_path(REFCLK_FREQ=200.0,ADC_DATA_WIDTH=8,CNTVALUEIN=256'b0101000000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001)>.

Elaborating module <adc_data_iodelay(ADC_DATA_WIDTH=8,REFCLK_FREQ=200.0,CNTVALUEIN=256'b0101000000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001)>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v" Line 106: Size mismatch in connection of port <CNTVALUEIN>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <adc_min_detect(ADC_DATA_WIDTH=8)>.

Elaborating module <adc_min_one_core(ADC_DATA_WIDTH=8)>.

Elaborating module <ms_gen>.

Elaborating module <delay_line(DATA_WIDTH=1,PIPELINE_DEPTH=1)>.

Elaborating module <delay_line(DATA_WIDTH=8,PIPELINE_DEPTH=1)>.

Elaborating module <adc_max_detect(ADC_DATA_WIDTH=8)>.

Elaborating module <adc_max_one_core(ADC_DATA_WIDTH=8)>.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_max_one_core.v" Line 181: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_max_one_core.v" Line 188: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <adc_data_conv>.

Elaborating module <adc_data_conv_one_core>.

Elaborating module <adc_snap_buffer(ADC_DATA_WIDTH=8)>.

Elaborating module <delay_line(DATA_WIDTH=32,PIPELINE_DEPTH=3)>.

Elaborating module <adc_snap_ram_psr>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adc_snap_ram_psr.v" Line 39: Empty module <adc_snap_ram_psr> remains a black box.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" Line 401: Assignment to idelayctrl_rdy ignored, since the identifier is never used

Elaborating module <DDC_2400to150>.

Elaborating module <nco_2400M(DATA_INPUT_WIDTH=8,STEP_WIDTH=12,OUTPUT_WIDTH=18,CHANNEL_NUM=8,ACC_THRESHOLD=2400)>.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v" Line 185: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v" Line 199: Result of 32-bit expression is truncated to fit in 15-bit target.

Elaborating module <NCO_MUL_CHANNEL>.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/NCO_MUL_CHANNEL.v" Line 112: Result of 32-bit expression is truncated to fit in 12-bit target.

Elaborating module <ROM_cos2400>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.v" Line 39: Empty module <ROM_cos2400> remains a black box.

Elaborating module <ROM_sin2400>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.v" Line 39: Empty module <ROM_sin2400> remains a black box.

Elaborating module <mul>.
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v" Line 239: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v" Line 251: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v" Line 263: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v" Line 275: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v" Line 287: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v" Line 299: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v" Line 311: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v" Line 323: System task fdisplay ignored for synthesis

Elaborating module <fir8_72M>.

Elaborating module <fir7_72M>.

Elaborating module <fir6_72M>.

Elaborating module <fir5_72M>.

Elaborating module <fir4_72M>.

Elaborating module <fir3_72M>.

Elaborating module <fir2_72M>.

Elaborating module <fir1_72M>.

Elaborating module <Adder(INPUT_WIDTH=31,DDC_OUTPUT_WIDTH=34)>.

Elaborating module <Adder2>.

Elaborating module <Adder3>.

Elaborating module <Adder4>.
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Adder.v" Line 167: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" Line 373: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" Line 386: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" Line 399: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" Line 412: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" Line 425: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" Line 438: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" Line 451: System task fdisplay ignored for synthesis
WARNING:HDLCompiler:817 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" Line 464: System task fdisplay ignored for synthesis

Elaborating module <DDC_Digital_gain(INPUT_WIDTH=34,OUTPUT_WIDTH=23,ADJ_WIDTH=12)>.

Elaborating module <adjust_para(INPUT_WIDTH=34,OUTPUT_WIDTH=23,ADJ_WIDTH=12)>.

Elaborating module <delay_line(DATA_WIDTH=34,PIPELINE_DEPTH=1)>.

Elaborating module <delay_line(DATA_WIDTH=1,PIPELINE_DEPTH=3)>.

Elaborating module <getMax_signed(INPUT_WIDTH=34)>.

Elaborating module <DDC_DATA_FIFO(DATA_WIDTH=23)>.

Elaborating module <DDC_FIFO>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DDC_FIFO.v" Line 39: Empty module <DDC_FIFO> remains a black box.
WARNING:HDLCompiler:1016 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" Line 46: Port done is not connected to this instance

Elaborating module <FFT_150M(DATA_WIDTH=23,FFT_WIDTH=23)>.

Elaborating module <fft_512>.

Elaborating module <Freq_Equalization(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <Freq_Equa_Para>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Freq_Equa_Para.v" Line 39: Empty module <Freq_Equa_Para> remains a black box.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Freq_Equalization.v" Line 161: Size mismatch in connection of port <enb>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <ReIm_Multi(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <FreqEqua_Multi>.

Elaborating module <Cal_IQUV_V2(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <Cal_LR_POWER(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <multiplier>.

Elaborating module <adder>.

Elaborating module <Cal_ReIm_RL(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <subber>.

Elaborating module <Pre_Digital_Gain(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <Digital_Gain_48bit(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <Get_Max_48bit>.

Elaborating module <adjust_48bit>.

Elaborating module <Digital_Gain_48bit_neg(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <Get_Max_48bit_neg>.

Elaborating module <Acc_IQUV(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <Acc_Module(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <ram_acc>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_acc.v" Line 39: Empty module <ram_acc> remains a black box.

Elaborating module <adder_acc>.

Elaborating module <Aft_Digital_Gain(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <Digital_Gain_32bit(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <Get_Max_32bit>.

Elaborating module <adjust_32bit>.

Elaborating module <Digital_Gain_32bit_neg(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <Get_Max_32bit_neg>.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Get_Max_32bit_neg.v" Line 37: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <DELAY_MODULE(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <PRECISION_ADJ(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <DATA_ADJ>.

Elaborating module <DATA_ADJ_N>.

Elaborating module <Data_Combine(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Data_Combine.v" Line 86: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <ram_para>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para.v" Line 39: Empty module <ram_para> remains a black box.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Data_Combine.v" Line 167: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <Data_Combine_RL(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Data_Combine_RL.v" Line 60: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Data_Combine_RL.v" Line 82: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <ram_para_all_V2>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para_all_V2.v" Line 39: Empty module <ram_para_all_V2> remains a black box.

Elaborating module <Cal_Power(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <Power_Adder>.

Elaborating module <CTRL_MODULE>.

Elaborating module <MODE_REG>.

Elaborating module <Data_out_Sel(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" Line 1103: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" Line 1093: Assignment to en_sync_PowerOut_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/de_dispersion.v" Line 382: Port rstb is not connected to this instance

Elaborating module <de_dispersion(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <PARA_RAM>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/PARA_RAM.v" Line 39: Empty module <PARA_RAM> remains a black box.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/de_dispersion.v" Line 192: Size mismatch in connection of port <enb>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/de_dispersion.v" Line 244: Assignment to disp_wea ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/de_dispersion.v" Line 302: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/de_dispersion.v" Line 315: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <DISP_RAM>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DISP_RAM.v" Line 39: Empty module <DISP_RAM> remains a black box.

Elaborating module <US_TIMER(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/US_TIMER.v" Line 37: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:552 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/de_dispersion.v" Line 382: Input port rstb is not connected on this instance
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" Line 1119: Size mismatch in connection of port <arm_ack>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <DEDISP_FIFO_MODULE>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DEDISP_FIFO_MODULE.v" Line 44: Assignment to power_com_in_reg ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DEDISP_FIFO_MODULE.v" Line 76: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <DEDISP_FIFO>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DEDISP_FIFO.v" Line 39: Empty module <DEDISP_FIFO> remains a black box.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DEDISP_FIFO_MODULE.v" Line 164: Size mismatch in connection of port <wr_en>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DEDISP_FIFO_MODULE.v" Line 165: Size mismatch in connection of port <rd_en>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <DATA_FOR_ARM(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DATA_FOR_ARM.v" Line 77: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <ARM_DATA>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ARM_DATA.v" Line 39: Empty module <ARM_DATA> remains a black box.

Elaborating module <rgmii_example_design(BITWIDTH=7,FFT_POINT=512,SUB_FFT_POINT=512)>.

Elaborating module <clk_wiz_v2_1>.

Elaborating module <IBUFG>.

Elaborating module <MMCM_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",CLOCK_HOLD="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=50.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=8.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=10,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=5,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_USE_FINE_PS="FALSE",CLKIN1_PERIOD=50.0,CLKIN2_PERIOD=50.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 141: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 143: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 145: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 147: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 148: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 149: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 150: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 151: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 152: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 164: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 165: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 171: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 174: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v" Line 175: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <reset_sync>.

Elaborating module <FDPE(INIT=1'b1)>.

Elaborating module <sync_block>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <axi_lite_sm(BOARD_PHY_ADDR=5'b0111,MAC_BASE_ADDR=32'b0)>.
"/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 223. $display ** Note: Programming MAC speed
"/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 234. $display ** Note: Reseting MAC RX
"/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 244. $display ** Note: Reseting MAC TX
"/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 253. $display ** Note: Configuring MAC RX
"/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 262. $display ** Note: Configuring MAC TX
"/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 270. $display ** Note: Disabling Flow control....
"/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 278. $display ** Note: Configuring unicast address(low word)....
"/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 286. $display ** Note: Configuring unicast address(high word)....
"/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 294. $display ** Note: Setting core to promiscuous mode....
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v" Line 326: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <v6_emac_v2_3_fifo_block(MAC_BASE_ADDR=32'b0)>.

Elaborating module <v6_emac_v2_3_block(MAC_BASE_ADDR=32'b0)>.
WARNING:HDLCompiler:1016 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rgmii_v2_0_if.v" Line 302: Port CE is not connected to this instance

Elaborating module <rgmii_v2_0_if>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE")>.

Elaborating module <IODELAYE1(ODELAY_VALUE=12,DELAY_SRC="O")>.

Elaborating module <ODDR>.

Elaborating module <IODELAYE1(ODELAY_VALUE=0,DELAY_SRC="O")>.

Elaborating module <BUFR>.

Elaborating module <BUFR(SIM_DEVICE="VIRTEX6")>.

Elaborating module <IODELAYE1(DELAY_SRC="I",IDELAY_TYPE="FIXED")>.

Elaborating module <IDDR>.

Elaborating module <axi4_lite_ipif_wrapper(C_BASE_ADDRESS=32'b0)>.

Elaborating module <axi_lite_ipif(C_S_AXI_MIN_SIZE=32'b011111111111,C_DPHASE_TIMEOUT=16,C_NUM_ADDRESS_RANGES=1,C_TOTAL_NUM_CE=1,C_ARD_ADDR_RANGE_ARRAY=64'b011111111111,C_ARD_NUM_CE_ARRAY=8'b01,C_FAMILY="virtex6")>.

Elaborating module <slave_attachment(C_NUM_ADDRESS_RANGES=1,C_TOTAL_NUM_CE=1,C_ARD_ADDR_RANGE_ARRAY=64'b011111111111,C_ARD_NUM_CE_ARRAY=8'b01,C_IPIF_ABUS_WIDTH=32,C_IPIF_DBUS_WIDTH=32,C_S_AXI_MIN_SIZE=32'b011111111111,C_USE_WSTRB=0,C_DPHASE_TIMEOUT=16,C_FAMILY="virtex6")>.

Elaborating module <address_decoder(C_NUM_ADDRESS_RANGES=1,C_TOTAL_NUM_CE=1,C_BUS_AWIDTH=32'sb01011,C_ARD_ADDR_RANGE_ARRAY=64'b011111111111,C_ARD_NUM_CE_ARRAY=8'b01,C_FAMILY="nofamily")>.
WARNING:HDLCompiler:1368 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/address_decoder.v" Line 222: Parameter DECODE_BITS depends on uninitialized variable

Elaborating module <counter_f(C_NUM_BITS=32'sb0101,C_FAMILY="nofamily")>.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/counter_f.v" Line 149: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/counter_f.v" Line 153: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <vector_decode>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/vector_decode.v" Line 197: Assignment to tx_byte_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/vector_decode.v" Line 229: Assignment to rx_byte_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/vector_decode.v" Line 232: Assignment to rx_out_of_bounds_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/vector_decode.v" Line 283: Assignment to rx_bad_frame_reg ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/vector_decode.v" Line 177: Net <inc_vector[41]> does not have a driver.

Elaborating module <rgmii>.

Elaborating module <ten_100_1g_eth_fifo(FULL_DUPLEX_ONLY=0)>.

Elaborating module <tx_client_fifo_8(FULL_DUPLEX_ONLY=0)>.

Elaborating module <BRAM_TDP_MACRO(DEVICE="VIRTEX6",BRAM_SIZE="18Kb",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9,READ_WIDTH_A=9,READ_WIDTH_B=9)>.

Elaborating module
<RAMB18E1(DOA_REG=0,DOB_REG=0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,INIT_00=256'b0,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=256'b0,INIT_0B=256'b0,INIT_0C=256'b0,INIT_0D=256'b0,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b0,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256
'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INIT_A=36'b0,INIT_B=36'b0,INIT_FILE="NONE",RAM_MODE="TDP",READ_WIDTH_A=9,READ_WIDTH_B=9,SIM_COLLISION_CHECK="ALL",SIM_DEVICE="VIRTEX6",SRVAL_A=36'b0,SRVAL_B=36'b0,WRITE_MODE_A="WRITE_FIRST",WRITE_MODE_B="WRITE_FIRST",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9)>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 1654: Assignment to rd_bram_l_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" Line 1685: Assignment to rd_bram_u_unused ignored, since the identifier is never used

Elaborating module <rx_client_fifo_8>.

Elaborating module <basic_pat_gen>.

Elaborating module <axi_pat_gen(MAX_SIZE=16'b01000000000,MIN_SIZE=16'b01000000000)>.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 145: Signal <ip_count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 149: Signal <udp_count> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 299: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 300: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 301: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 302: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 303: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 304: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 305: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 306: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 307: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 308: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 309: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 310: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 456: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 457: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v" Line 460: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <axi_pat_check(MAX_SIZE=16'b01000000000,MIN_SIZE=16'b01000000000)>.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 219: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 220: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 221: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 222: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 223: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 224: Signal <DEST_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 225: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 226: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 227: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 228: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 229: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v" Line 230: Signal <SRC_ADDR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <axi_mux>.

Elaborating module <axi_pipe>.

Elaborating module <RAM64X1D>.

Elaborating module <address_swap>.

Elaborating module <WIDTH_SEL>.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/WIDTH_SEL.v" Line 42: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/WIDTH_SEL.v" Line 70: Result of 8-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/WIDTH_SEL.v" Line 80: Result of 8-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rgmii_example_design.v" Line 782: Size mismatch in connection of port <cnt_sync_in>. Formal port size is 6-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rgmii_example_design.v" Line 786: Size mismatch in connection of port <cnt_sync_out>. Formal port size is 5-bit while actual signal size is 8-bit.

Elaborating module <power_out_control>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/power_out_control.v" Line 73: Assignment to cnt_page_temp_reg ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/power_out_control.v" Line 91: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/power_out_control.v" Line 100: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/power_out_control.v" Line 124: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <RAM_ethernet>.
WARNING:HDLCompiler:1499 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/RAM_ethernet.v" Line 39: Empty module <RAM_ethernet> remains a black box.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rgmii_example_design.v" Line 796: Size mismatch in connection of port <cnt_sync_in>. Formal port size is 5-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" Line 1197: Size mismatch in connection of port <cnt_sync_in>. Formal port size is 11-bit while actual signal size is 6-bit.

Elaborating module <SYS_MON>.

Elaborating module <SYSMON(INIT_40=16'b0,INIT_41=16'b010000000001111,INIT_42=16'b011000000000,INIT_48=16'b011100000001,INIT_49=16'b0,INIT_4A=16'b011100000000,INIT_4B=16'b0,INIT_4C=16'b0,INIT_4D=16'b0,INIT_4E=16'b0,INIT_4F=16'b0,INIT_50=16'b1011010111101101,INIT_51=16'b0101100110011001,INIT_52=16'b1110000000000000,INIT_53=16'b1100101000110011,INIT_54=16'b1010100100111010,INIT_55=16'b0101000100010001,INIT_56=16'b1100101010101010,INIT_57=16'b1010111001001110,SIM_DEVICE="VIRTEX6",SIM_MONITOR_FILE="design.txt")>.
WARNING:HDLCompiler:1127 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/SYS_MON.v" Line 170: Assignment to FLOAT_TEMP ignored, since the identifier is never used

Elaborating module <BTC(BITWIDTH=7,ARM_BUS_DATA_WIDTH=16,ARM_BUS_ADDR_WIDTH=20,CNTVALUE_WIDTH=5,ADC_DATA_WIDTH=8)>.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/BTC.v" Line 311: Result of 11-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/BTC.v" Line 314: Result of 11-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:189 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" Line 1310: Size mismatch in connection of port <ADC_SYNC_STATE>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <LED>.

Elaborating module <PPS_DETECT>.
WARNING:HDLCompiler:634 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" Line 1310: Net <ADC_SYNC_STATE> does not have a driver.
WARNING:HDLCompiler:552 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" Line 1216: Input port VP_IN is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <psr_ddc_150M_top>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Set property "KEEP = TRUE" for signal <ADC_DATA_L>.
    Set property "KEEP = TRUE" for signal <ADC_DATA_R>.
    Set property "KEEP = TRUE" for signal <adc_max_min_L>.
    Set property "KEEP = TRUE" for signal <adc_max_min_R>.
    Set property "KEEP = TRUE" for signal <re0_out_fftl>.
    Set property "KEEP = TRUE" for signal <im0_out_fftl>.
    Set property "KEEP = TRUE" for signal <re0_out_fftr>.
    Set property "KEEP = TRUE" for signal <im0_out_fftr>.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" line 248: Output port <CLK_200M> of the instance <U0_CLK_RESET_INTERFACE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" line 373: Output port <idelayctrl_rdy> of the instance <U1_adc_if_check_snap> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" line 662: Output port <cnt_sync_out> of the instance <U2_FREQEQUA_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" line 662: Output port <en_sync_out> of the instance <U2_FREQEQUA_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" line 1216: Output port <DRDY_OUT> of the instance <U13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/psr_ddc_150M_top.v" line 1216: Output port <EOS_OUT> of the instance <U13> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ADC_SYNC_STATE> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <psr_ddc_150M_top> synthesized.

Synthesizing Unit <ADC_REG_MODULE>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/ADC_REG_MODULE.v".
WARNING:Xst:647 - Input <ADC_REG<15:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ADC_REG_MODULE> synthesized.

Synthesizing Unit <CLK_REG_MODULE>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/CLK_REG_MODULE.v".
WARNING:Xst:647 - Input <CLK_REG<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CLK_REG_MODULE> synthesized.

Synthesizing Unit <CLK_RESET_INTERFACE>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/CLK_RESET_INTERFACE.v".
WARNING:Xst:653 - Signal <locked_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <system_rst_reg>.
    Found 1-bit register for signal <pps_rst_out>.
    WARNING:Xst:2404 -  FFs/Latches <rst_r1<0:0>> (without init value) have a constant value of 0 in block <CLK_RESET_INTERFACE>.
    WARNING:Xst:2404 -  FFs/Latches <RST_MID<0:0>> (without init value) have a constant value of 0 in block <CLK_RESET_INTERFACE>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <CLK_RESET_INTERFACE> synthesized.

Synthesizing Unit <sys_clk_300M>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/sys_clk_300M.v".
    Summary:
	no macro.
Unit <sys_clk_300M> synthesized.

Synthesizing Unit <adc_if_check_snap>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_check_snap.v".
        ARM_BUS_DATA_WIDTH = 16
        ADC_DATA_WIDTH = 8
        CNTVALUE_WIDTH = 5
WARNING:Xst:647 - Input <bus_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <main_clk_div2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_check_snap.v" line 350: Output port <LOCKED> of the instance <U_refclk_gen> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <AD_SYN_unsigned_A<0><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<0><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<0><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<0><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<0><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<0><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<0><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<1><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<1><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<1><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<1><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<1><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<1><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<1><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<1><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<0><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<0><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<0><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<0><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<0><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<0><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<0><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<0><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<1><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<1><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<1><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<1><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<1><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<1><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<1><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<1><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<0><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<0><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<0><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<0><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<0><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<0><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<0><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<0><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<1><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<1><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<1><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<1><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<1><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<1><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<1><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<1><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<0><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<0><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<0><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<0><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<0><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<0><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<0><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<0><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<1><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<1><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<1><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<1><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<1><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<1><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<1><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<1><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<2><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<2><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<2><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<2><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<2><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<2><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<2><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<2><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<3><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<3><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<3><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<3><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<3><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<3><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<3><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<3><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<2><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<2><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<2><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<2><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<2><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<2><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<2><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<2><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<3><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<3><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<3><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<3><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<3><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<3><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<3><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_B<3><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<2><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<2><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<2><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<2><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<2><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<2><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<2><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<2><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<3><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<3><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<3><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<3><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<3><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<3><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<3><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_C<3><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<2><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<2><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<2><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<2><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<2><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<2><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<2><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<2><0>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<3><7>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<3><6>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<3><5>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<3><4>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<3><3>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<3><2>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<3><1>>.
    Found 1-bit register for signal <AD_SYN_unsigned_D<3><0>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<7>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<6>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<5>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<4>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<3>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<2>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<1>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<0>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<7>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<6>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<5>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<4>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<3>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<2>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<1>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<0>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<7>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<6>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<5>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<4>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<3>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<2>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<1>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<0>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<7>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<6>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<5>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<4>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<3>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<2>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<1>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<0>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<15>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<14>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<13>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<12>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<11>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<10>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<9>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<8>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<15>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<14>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<13>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<12>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<11>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<10>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<9>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<8>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<15>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<14>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<13>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<12>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<11>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<10>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<9>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<8>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<15>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<14>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<13>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<12>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<11>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<10>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<9>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<8>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<23>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<22>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<21>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<20>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<19>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<18>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<17>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<16>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<23>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<22>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<21>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<20>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<19>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<18>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<17>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<16>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<23>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<22>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<21>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<20>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<19>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<18>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<17>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<16>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<23>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<22>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<21>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<20>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<19>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<18>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<17>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<16>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<31>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<30>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<29>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<28>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<27>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<26>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<25>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_A<24>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<31>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<30>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<29>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<28>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<27>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<26>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<25>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_B<24>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<31>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<30>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<29>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<28>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<27>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<26>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<25>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_C<24>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<31>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<30>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<29>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<28>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<27>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<26>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<25>>.
    Found 1-bit register for signal <adc_sync_all_bit_unsigned_D<24>>.
    Found 1-bit register for signal <AD_SYN_unsigned_A<0><7>>.
    Summary:
	inferred 256 D-type flip-flop(s).
Unit <adc_if_check_snap> synthesized.

Synthesizing Unit <refclk_gen>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/refclk_gen.v".
    Summary:
	no macro.
Unit <refclk_gen> synthesized.

Synthesizing Unit <adc_data_interface>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_interface.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        Clk_Delay_A = 0
        Clk_Delay_B = 0
        Clk_Delay_C = 0
        Clk_Delay_D = 0
        Channel_A_Idelay_Value_H = 256'b0000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
        Channel_A_Idelay_Value_L = 256'b0000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010
        Channel_B_Idelay_Value_H = 256'b0000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100000000000000000000000000000001001
        Channel_B_Idelay_Value_L = 256'b0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001
        Channel_C_Idelay_Value_H = 256'b0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
        Channel_C_Idelay_Value_L = 256'b0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
        Channel_D_Idelay_Value_H = 256'b0000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010
        Channel_D_Idelay_Value_L = 256'b0000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001
    Summary:
	no macro.
Unit <adc_data_interface> synthesized.

Synthesizing Unit <adc_data_interface_one_core_1>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_interface_one_core.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN_H = 256'b0000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
        CNTVALUEIN_L = 256'b0000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010
        CLK_DELAY = 0
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'u_adc_clk_if', is tied to GND.
    Summary:
	no macro.
Unit <adc_data_interface_one_core_1> synthesized.

Synthesizing Unit <reset_global>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/reset_global.v".
    Found 2-bit register for signal <rff>.
    Found 1-bit register for signal <rst_out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <reset_global> synthesized.

Synthesizing Unit <adc_clk_buffer>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_clk_buffer.v".
    Summary:
	no macro.
Unit <adc_clk_buffer> synthesized.

Synthesizing Unit <adc_clk_if>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_clk_if.v".
        REFCLK_FREQ = 200.000000
        CNTVALUE_WIDTH = 5
        FREQ_DIV = "BYPASS"
        CLK_DELAY = 0
    Summary:
	no macro.
Unit <adc_clk_if> synthesized.

Synthesizing Unit <adc_if_single_path_1>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_single_path.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'b0000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
    Summary:
	no macro.
Unit <adc_if_single_path_1> synthesized.

Synthesizing Unit <adc_data_buffer>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_buffer.v".
        ADC_DATA_WIDTH = 8
    Summary:
	no macro.
Unit <adc_data_buffer> synthesized.

Synthesizing Unit <adc_data_iodelay_1>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'sb0000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
WARNING:Xst:647 - Input <adc_clk_bufio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adc_data_iodelay_1> synthesized.

Synthesizing Unit <adc_iserdes>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_iserdes.v".
        ADC_DATA_WIDTH = 8
WARNING:Xst:647 - Input <adc_clk_bufio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adc_iserdes> synthesized.

Synthesizing Unit <adc_data_sync>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_sync.v".
        ADC_DATA_WIDTH = 8
WARNING:Xst:647 - Input <wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adc_data_sync> synthesized.

Synthesizing Unit <adc_sync>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_sync.v".
        DATA_WIDTH = 8
    Summary:
	no macro.
Unit <adc_sync> synthesized.

Synthesizing Unit <adc_if_single_path_2>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_single_path.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'b0000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010
    Summary:
	no macro.
Unit <adc_if_single_path_2> synthesized.

Synthesizing Unit <adc_data_iodelay_2>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'sb0000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010
WARNING:Xst:647 - Input <adc_clk_bufio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adc_data_iodelay_2> synthesized.

Synthesizing Unit <adc_data_interface_one_core_2>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_interface_one_core.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN_H = 256'b0000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100000000000000000000000000000001001
        CNTVALUEIN_L = 256'b0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001
        CLK_DELAY = 0
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'u_adc_clk_if', is tied to GND.
    Summary:
	no macro.
Unit <adc_data_interface_one_core_2> synthesized.

Synthesizing Unit <adc_if_single_path_3>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_single_path.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'b0000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100000000000000000000000000000001001
    Summary:
	no macro.
Unit <adc_if_single_path_3> synthesized.

Synthesizing Unit <adc_data_iodelay_3>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'sb0000000000000000000000000000100100000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100000000000000000000000000000001001
WARNING:Xst:647 - Input <adc_clk_bufio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adc_data_iodelay_3> synthesized.

Synthesizing Unit <adc_if_single_path_4>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_single_path.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'b0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001
    Summary:
	no macro.
Unit <adc_if_single_path_4> synthesized.

Synthesizing Unit <adc_data_iodelay_4>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'sb0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010110000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001
WARNING:Xst:647 - Input <adc_clk_bufio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adc_data_iodelay_4> synthesized.

Synthesizing Unit <adc_data_interface_one_core_3>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_interface_one_core.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN_H = 256'b0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
        CNTVALUEIN_L = 256'b0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
        CLK_DELAY = 0
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'u_adc_clk_if', is tied to GND.
    Summary:
	no macro.
Unit <adc_data_interface_one_core_3> synthesized.

Synthesizing Unit <adc_if_single_path_5>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_single_path.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'b0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
    Summary:
	no macro.
Unit <adc_if_single_path_5> synthesized.

Synthesizing Unit <adc_data_iodelay_5>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'sb0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
WARNING:Xst:647 - Input <adc_clk_bufio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adc_data_iodelay_5> synthesized.

Synthesizing Unit <adc_if_single_path_6>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_single_path.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'b0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
    Summary:
	no macro.
Unit <adc_if_single_path_6> synthesized.

Synthesizing Unit <adc_data_iodelay_6>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'sb0000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001
WARNING:Xst:647 - Input <adc_clk_bufio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adc_data_iodelay_6> synthesized.

Synthesizing Unit <adc_data_interface_one_core_4>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_interface_one_core.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN_H = 256'b0000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010
        CNTVALUEIN_L = 256'b0000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001
        CLK_DELAY = 0
WARNING:Xst:2898 - Port 'p1', unconnected in block instance 'u_adc_clk_if', is tied to GND.
    Summary:
	no macro.
Unit <adc_data_interface_one_core_4> synthesized.

Synthesizing Unit <adc_if_single_path_7>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_single_path.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'b0000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010
    Summary:
	no macro.
Unit <adc_if_single_path_7> synthesized.

Synthesizing Unit <adc_data_iodelay_7>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'sb0000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010010000000000000000000000000000100100000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010
WARNING:Xst:647 - Input <adc_clk_bufio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adc_data_iodelay_7> synthesized.

Synthesizing Unit <adc_if_single_path_8>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_if_single_path.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'b0000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001
    Summary:
	no macro.
Unit <adc_if_single_path_8> synthesized.

Synthesizing Unit <adc_data_iodelay_8>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_iodelay.v".
        REFCLK_FREQ = 200.000000
        ADC_DATA_WIDTH = 8
        CNTVALUEIN = 256'sb0000000000000000000000000000101000000000000000000000000000001001000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001010000000000000000000000000000010100000000000000000000000000000101000000000000000000000000000001001
WARNING:Xst:647 - Input <adc_clk_bufio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <adc_data_iodelay_8> synthesized.

Synthesizing Unit <adc_min_detect>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_min_detect.v".
        ADC_DATA_WIDTH = 8
    Found 1-bit register for signal <comparator_lv2<0><6>>.
    Found 1-bit register for signal <comparator_lv2<0><5>>.
    Found 1-bit register for signal <comparator_lv2<0><4>>.
    Found 1-bit register for signal <comparator_lv2<0><3>>.
    Found 1-bit register for signal <comparator_lv2<0><2>>.
    Found 1-bit register for signal <comparator_lv2<0><1>>.
    Found 1-bit register for signal <comparator_lv2<0><0>>.
    Found 1-bit register for signal <comparator_lv2<1><7>>.
    Found 1-bit register for signal <comparator_lv2<1><6>>.
    Found 1-bit register for signal <comparator_lv2<1><5>>.
    Found 1-bit register for signal <comparator_lv2<1><4>>.
    Found 1-bit register for signal <comparator_lv2<1><3>>.
    Found 1-bit register for signal <comparator_lv2<1><2>>.
    Found 1-bit register for signal <comparator_lv2<1><1>>.
    Found 1-bit register for signal <comparator_lv2<1><0>>.
    Found 1-bit register for signal <comparator_lv2<0><7>>.
    Found 8-bit comparator greater for signal <adc_min_cores[1][7]_adc_min_cores[0][7]_LessThan_4_o> created at line 180
    Found 8-bit comparator greater for signal <adc_min_cores[3][7]_adc_min_cores[2][7]_LessThan_7_o> created at line 180
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <adc_min_detect> synthesized.

Synthesizing Unit <adc_min_one_core>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_min_one_core.v".
        ADC_DATA_WIDTH = 8
    Found 1-bit register for signal <path_min_reg<0><6>>.
    Found 1-bit register for signal <path_min_reg<0><5>>.
    Found 1-bit register for signal <path_min_reg<0><4>>.
    Found 1-bit register for signal <path_min_reg<0><3>>.
    Found 1-bit register for signal <path_min_reg<0><2>>.
    Found 1-bit register for signal <path_min_reg<0><1>>.
    Found 1-bit register for signal <path_min_reg<0><0>>.
    Found 1-bit register for signal <path_min_reg<1><7>>.
    Found 1-bit register for signal <path_min_reg<1><6>>.
    Found 1-bit register for signal <path_min_reg<1><5>>.
    Found 1-bit register for signal <path_min_reg<1><4>>.
    Found 1-bit register for signal <path_min_reg<1><3>>.
    Found 1-bit register for signal <path_min_reg<1><2>>.
    Found 1-bit register for signal <path_min_reg<1><1>>.
    Found 1-bit register for signal <path_min_reg<1><0>>.
    Found 1-bit register for signal <path_min_reg<2><7>>.
    Found 1-bit register for signal <path_min_reg<2><6>>.
    Found 1-bit register for signal <path_min_reg<2><5>>.
    Found 1-bit register for signal <path_min_reg<2><4>>.
    Found 1-bit register for signal <path_min_reg<2><3>>.
    Found 1-bit register for signal <path_min_reg<2><2>>.
    Found 1-bit register for signal <path_min_reg<2><1>>.
    Found 1-bit register for signal <path_min_reg<2><0>>.
    Found 1-bit register for signal <path_min_reg<3><7>>.
    Found 1-bit register for signal <path_min_reg<3><6>>.
    Found 1-bit register for signal <path_min_reg<3><5>>.
    Found 1-bit register for signal <path_min_reg<3><4>>.
    Found 1-bit register for signal <path_min_reg<3><3>>.
    Found 1-bit register for signal <path_min_reg<3><2>>.
    Found 1-bit register for signal <path_min_reg<3><1>>.
    Found 1-bit register for signal <path_min_reg<3><0>>.
    Found 1-bit register for signal <comp_1v2_mid<0>>.
    Found 1-bit register for signal <comparator_lv2<0><7>>.
    Found 1-bit register for signal <comparator_lv2<0><6>>.
    Found 1-bit register for signal <comparator_lv2<0><5>>.
    Found 1-bit register for signal <comparator_lv2<0><4>>.
    Found 1-bit register for signal <comparator_lv2<0><3>>.
    Found 1-bit register for signal <comparator_lv2<0><2>>.
    Found 1-bit register for signal <comparator_lv2<0><1>>.
    Found 1-bit register for signal <comparator_lv2<0><0>>.
    Found 1-bit register for signal <comp_1v2_mid<1>>.
    Found 1-bit register for signal <comparator_lv2<1><7>>.
    Found 1-bit register for signal <comparator_lv2<1><6>>.
    Found 1-bit register for signal <comparator_lv2<1><5>>.
    Found 1-bit register for signal <comparator_lv2<1><4>>.
    Found 1-bit register for signal <comparator_lv2<1><3>>.
    Found 1-bit register for signal <comparator_lv2<1><2>>.
    Found 1-bit register for signal <comparator_lv2<1><1>>.
    Found 1-bit register for signal <comparator_lv2<1><0>>.
    Found 1-bit register for signal <comp_1v1_mid>.
    Found 16-bit register for signal <n0134>.
    Found 8-bit register for signal <comparator_lv1>.
    Found 1-bit register for signal <path_min_reg<0><7>>.
    Found 8-bit comparator greater for signal <adc_path_reg[0][7]_path_min_reg[0][7]_LessThan_9_o> created at line 148
    Found 8-bit comparator greater for signal <adc_path_reg[1][7]_path_min_reg[1][7]_LessThan_14_o> created at line 148
    Found 8-bit comparator greater for signal <adc_path_reg[2][7]_path_min_reg[2][7]_LessThan_19_o> created at line 148
    Found 8-bit comparator greater for signal <adc_path_reg[3][7]_path_min_reg[3][7]_LessThan_24_o> created at line 148
    Found 8-bit comparator greater for signal <path_min_reg[1][7]_path_min_reg[0][7]_LessThan_27_o> created at line 182
    Found 8-bit comparator greater for signal <path_min_reg[3][7]_path_min_reg[2][7]_LessThan_31_o> created at line 182
    Found 8-bit comparator greater for signal <comparator_lv2[1][7]_comparator_lv2[0][7]_LessThan_35_o> created at line 198
    Summary:
	inferred  75 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <adc_min_one_core> synthesized.

Synthesizing Unit <ms_gen>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/ms_gen.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ms_inner>.
    Found 21-bit register for signal <cnt_frame>.
    Found 21-bit adder for signal <cnt_frame[20]_GND_58_o_mux_2_OUT> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
Unit <ms_gen> synthesized.

Synthesizing Unit <delay_line_1>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/delay_line.v".
        DATA_WIDTH = 1
        PIPELINE_DEPTH = 1
    Found 1-bit register for signal <din_reg<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <delay_line_1> synthesized.

Synthesizing Unit <delay_line_2>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/delay_line.v".
        DATA_WIDTH = 8
        PIPELINE_DEPTH = 1
    Found 8-bit register for signal <din_reg<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <delay_line_2> synthesized.

Synthesizing Unit <adc_max_detect>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_max_detect.v".
        ADC_DATA_WIDTH = 8
    Found 1-bit register for signal <comparator_lv2<0><7>>.
    Found 1-bit register for signal <comparator_lv2<0><6>>.
    Found 1-bit register for signal <comparator_lv2<0><5>>.
    Found 1-bit register for signal <comparator_lv2<0><4>>.
    Found 1-bit register for signal <comparator_lv2<0><3>>.
    Found 1-bit register for signal <comparator_lv2<0><2>>.
    Found 1-bit register for signal <comparator_lv2<0><1>>.
    Found 1-bit register for signal <comparator_lv2<0><0>>.
    Found 1-bit register for signal <comparator_lv2<1><7>>.
    Found 1-bit register for signal <comparator_lv2<1><6>>.
    Found 1-bit register for signal <comparator_lv2<1><5>>.
    Found 1-bit register for signal <comparator_lv2<1><4>>.
    Found 1-bit register for signal <comparator_lv2<1><3>>.
    Found 1-bit register for signal <comparator_lv2<1><2>>.
    Found 1-bit register for signal <comparator_lv2<1><1>>.
    Found 1-bit register for signal <comparator_lv2<1><0>>.
    Found 32-bit register for signal <n0033>.
    Found 8-bit comparator greater for signal <adc_max_cores_reg[0][7]_adc_max_cores_reg[1][7]_LessThan_6_o> created at line 189
    Found 8-bit comparator greater for signal <adc_max_cores_reg[2][7]_adc_max_cores_reg[3][7]_LessThan_9_o> created at line 189
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <adc_max_detect> synthesized.

Synthesizing Unit <adc_max_one_core>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_max_one_core.v".
        ADC_DATA_WIDTH = 8
    Found 1-bit register for signal <path_max_reg<0><6>>.
    Found 1-bit register for signal <path_max_reg<0><5>>.
    Found 1-bit register for signal <path_max_reg<0><4>>.
    Found 1-bit register for signal <path_max_reg<0><3>>.
    Found 1-bit register for signal <path_max_reg<0><2>>.
    Found 1-bit register for signal <path_max_reg<0><1>>.
    Found 1-bit register for signal <path_max_reg<0><0>>.
    Found 1-bit register for signal <path_max_reg<1><7>>.
    Found 1-bit register for signal <path_max_reg<1><6>>.
    Found 1-bit register for signal <path_max_reg<1><5>>.
    Found 1-bit register for signal <path_max_reg<1><4>>.
    Found 1-bit register for signal <path_max_reg<1><3>>.
    Found 1-bit register for signal <path_max_reg<1><2>>.
    Found 1-bit register for signal <path_max_reg<1><1>>.
    Found 1-bit register for signal <path_max_reg<1><0>>.
    Found 1-bit register for signal <path_max_reg<2><7>>.
    Found 1-bit register for signal <path_max_reg<2><6>>.
    Found 1-bit register for signal <path_max_reg<2><5>>.
    Found 1-bit register for signal <path_max_reg<2><4>>.
    Found 1-bit register for signal <path_max_reg<2><3>>.
    Found 1-bit register for signal <path_max_reg<2><2>>.
    Found 1-bit register for signal <path_max_reg<2><1>>.
    Found 1-bit register for signal <path_max_reg<2><0>>.
    Found 1-bit register for signal <path_max_reg<3><7>>.
    Found 1-bit register for signal <path_max_reg<3><6>>.
    Found 1-bit register for signal <path_max_reg<3><5>>.
    Found 1-bit register for signal <path_max_reg<3><4>>.
    Found 1-bit register for signal <path_max_reg<3><3>>.
    Found 1-bit register for signal <path_max_reg<3><2>>.
    Found 1-bit register for signal <path_max_reg<3><1>>.
    Found 1-bit register for signal <path_max_reg<3><0>>.
    Found 1-bit register for signal <comp_1v2_mid<0>>.
    Found 1-bit register for signal <comparator_lv2<0><7>>.
    Found 1-bit register for signal <comparator_lv2<0><6>>.
    Found 1-bit register for signal <comparator_lv2<0><5>>.
    Found 1-bit register for signal <comparator_lv2<0><4>>.
    Found 1-bit register for signal <comparator_lv2<0><3>>.
    Found 1-bit register for signal <comparator_lv2<0><2>>.
    Found 1-bit register for signal <comparator_lv2<0><1>>.
    Found 1-bit register for signal <comparator_lv2<0><0>>.
    Found 1-bit register for signal <comp_1v2_mid<1>>.
    Found 1-bit register for signal <comparator_lv2<1><7>>.
    Found 1-bit register for signal <comparator_lv2<1><6>>.
    Found 1-bit register for signal <comparator_lv2<1><5>>.
    Found 1-bit register for signal <comparator_lv2<1><4>>.
    Found 1-bit register for signal <comparator_lv2<1><3>>.
    Found 1-bit register for signal <comparator_lv2<1><2>>.
    Found 1-bit register for signal <comparator_lv2<1><1>>.
    Found 1-bit register for signal <comparator_lv2<1><0>>.
    Found 1-bit register for signal <comp_1v1_mid>.
    Found 8-bit register for signal <comparator_lv1>.
    Found 1-bit register for signal <path_max_reg<0><7>>.
    Found 8-bit comparator greater for signal <path_max_reg[0][7]_adc_path_reg[0][7]_LessThan_9_o> created at line 147
    Found 8-bit comparator greater for signal <path_max_reg[1][7]_adc_path_reg[1][7]_LessThan_14_o> created at line 147
    Found 8-bit comparator greater for signal <path_max_reg[2][7]_adc_path_reg[2][7]_LessThan_19_o> created at line 147
    Found 8-bit comparator greater for signal <path_max_reg[3][7]_adc_path_reg[3][7]_LessThan_24_o> created at line 147
    Found 8-bit comparator greater for signal <path_max_reg[0][7]_path_max_reg[1][7]_LessThan_27_o> created at line 181
    Found 8-bit comparator greater for signal <path_max_reg[2][7]_path_max_reg[3][7]_LessThan_31_o> created at line 181
    Found 8-bit comparator greater for signal <comparator_lv2[0][7]_comparator_lv2[1][7]_LessThan_35_o> created at line 188
    Summary:
	inferred  59 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <adc_max_one_core> synthesized.

Synthesizing Unit <adc_data_conv>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_conv.v".
        ADC_DATA_WIDTH = 8
    Summary:
	no macro.
Unit <adc_data_conv> synthesized.

Synthesizing Unit <adc_data_conv_one_core>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_data_conv_one_core.v".
        ADC_DATA_WIDTH = 8
    Summary:
	no macro.
Unit <adc_data_conv_one_core> synthesized.

Synthesizing Unit <adc_snap_buffer>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adc_interface/adc_snap_buffer.v".
        ADC_DATA_WIDTH = 8
        ARM_BUS_DATA_WIDTH = 16
WARNING:Xst:647 - Input <adc_snap_addr<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wea>.
    Found 1-bit register for signal <snap_capture_ready_reg>.
    Found 9-bit register for signal <wr_addr>.
    Found 1-bit register for signal <snap_capture_start_reg>.
    Found 9-bit adder for signal <wr_addr[8]_GND_65_o_add_9_OUT> created at line 218.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <adc_snap_buffer> synthesized.

Synthesizing Unit <delay_line_3>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/delay_line.v".
        DATA_WIDTH = 32
        PIPELINE_DEPTH = 3
    Found 1-bit register for signal <din_reg<0><30>>.
    Found 1-bit register for signal <din_reg<0><29>>.
    Found 1-bit register for signal <din_reg<0><28>>.
    Found 1-bit register for signal <din_reg<0><27>>.
    Found 1-bit register for signal <din_reg<0><26>>.
    Found 1-bit register for signal <din_reg<0><25>>.
    Found 1-bit register for signal <din_reg<0><24>>.
    Found 1-bit register for signal <din_reg<0><23>>.
    Found 1-bit register for signal <din_reg<0><22>>.
    Found 1-bit register for signal <din_reg<0><21>>.
    Found 1-bit register for signal <din_reg<0><20>>.
    Found 1-bit register for signal <din_reg<0><19>>.
    Found 1-bit register for signal <din_reg<0><18>>.
    Found 1-bit register for signal <din_reg<0><17>>.
    Found 1-bit register for signal <din_reg<0><16>>.
    Found 1-bit register for signal <din_reg<0><15>>.
    Found 1-bit register for signal <din_reg<0><14>>.
    Found 1-bit register for signal <din_reg<0><13>>.
    Found 1-bit register for signal <din_reg<0><12>>.
    Found 1-bit register for signal <din_reg<0><11>>.
    Found 1-bit register for signal <din_reg<0><10>>.
    Found 1-bit register for signal <din_reg<0><9>>.
    Found 1-bit register for signal <din_reg<0><8>>.
    Found 1-bit register for signal <din_reg<0><7>>.
    Found 1-bit register for signal <din_reg<0><6>>.
    Found 1-bit register for signal <din_reg<0><5>>.
    Found 1-bit register for signal <din_reg<0><4>>.
    Found 1-bit register for signal <din_reg<0><3>>.
    Found 1-bit register for signal <din_reg<0><2>>.
    Found 1-bit register for signal <din_reg<0><1>>.
    Found 1-bit register for signal <din_reg<0><0>>.
    Found 1-bit register for signal <din_reg<1><31>>.
    Found 1-bit register for signal <din_reg<1><30>>.
    Found 1-bit register for signal <din_reg<1><29>>.
    Found 1-bit register for signal <din_reg<1><28>>.
    Found 1-bit register for signal <din_reg<1><27>>.
    Found 1-bit register for signal <din_reg<1><26>>.
    Found 1-bit register for signal <din_reg<1><25>>.
    Found 1-bit register for signal <din_reg<1><24>>.
    Found 1-bit register for signal <din_reg<1><23>>.
    Found 1-bit register for signal <din_reg<1><22>>.
    Found 1-bit register for signal <din_reg<1><21>>.
    Found 1-bit register for signal <din_reg<1><20>>.
    Found 1-bit register for signal <din_reg<1><19>>.
    Found 1-bit register for signal <din_reg<1><18>>.
    Found 1-bit register for signal <din_reg<1><17>>.
    Found 1-bit register for signal <din_reg<1><16>>.
    Found 1-bit register for signal <din_reg<1><15>>.
    Found 1-bit register for signal <din_reg<1><14>>.
    Found 1-bit register for signal <din_reg<1><13>>.
    Found 1-bit register for signal <din_reg<1><12>>.
    Found 1-bit register for signal <din_reg<1><11>>.
    Found 1-bit register for signal <din_reg<1><10>>.
    Found 1-bit register for signal <din_reg<1><9>>.
    Found 1-bit register for signal <din_reg<1><8>>.
    Found 1-bit register for signal <din_reg<1><7>>.
    Found 1-bit register for signal <din_reg<1><6>>.
    Found 1-bit register for signal <din_reg<1><5>>.
    Found 1-bit register for signal <din_reg<1><4>>.
    Found 1-bit register for signal <din_reg<1><3>>.
    Found 1-bit register for signal <din_reg<1><2>>.
    Found 1-bit register for signal <din_reg<1><1>>.
    Found 1-bit register for signal <din_reg<1><0>>.
    Found 1-bit register for signal <din_reg<2><31>>.
    Found 1-bit register for signal <din_reg<2><30>>.
    Found 1-bit register for signal <din_reg<2><29>>.
    Found 1-bit register for signal <din_reg<2><28>>.
    Found 1-bit register for signal <din_reg<2><27>>.
    Found 1-bit register for signal <din_reg<2><26>>.
    Found 1-bit register for signal <din_reg<2><25>>.
    Found 1-bit register for signal <din_reg<2><24>>.
    Found 1-bit register for signal <din_reg<2><23>>.
    Found 1-bit register for signal <din_reg<2><22>>.
    Found 1-bit register for signal <din_reg<2><21>>.
    Found 1-bit register for signal <din_reg<2><20>>.
    Found 1-bit register for signal <din_reg<2><19>>.
    Found 1-bit register for signal <din_reg<2><18>>.
    Found 1-bit register for signal <din_reg<2><17>>.
    Found 1-bit register for signal <din_reg<2><16>>.
    Found 1-bit register for signal <din_reg<2><15>>.
    Found 1-bit register for signal <din_reg<2><14>>.
    Found 1-bit register for signal <din_reg<2><13>>.
    Found 1-bit register for signal <din_reg<2><12>>.
    Found 1-bit register for signal <din_reg<2><11>>.
    Found 1-bit register for signal <din_reg<2><10>>.
    Found 1-bit register for signal <din_reg<2><9>>.
    Found 1-bit register for signal <din_reg<2><8>>.
    Found 1-bit register for signal <din_reg<2><7>>.
    Found 1-bit register for signal <din_reg<2><6>>.
    Found 1-bit register for signal <din_reg<2><5>>.
    Found 1-bit register for signal <din_reg<2><4>>.
    Found 1-bit register for signal <din_reg<2><3>>.
    Found 1-bit register for signal <din_reg<2><2>>.
    Found 1-bit register for signal <din_reg<2><1>>.
    Found 1-bit register for signal <din_reg<2><0>>.
    Found 1-bit register for signal <din_reg<0><31>>.
    Summary:
	inferred  96 D-type flip-flop(s).
Unit <delay_line_3> synthesized.

Synthesizing Unit <DDC_2400to150>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v".
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 238: Output port <rfd> of the instance <U_fir1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 248: Output port <rfd> of the instance <U_fir2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 248: Output port <rdy> of the instance <U_fir2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 258: Output port <rfd> of the instance <U_fir3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 258: Output port <rdy> of the instance <U_fir3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 268: Output port <rfd> of the instance <U_fir4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 268: Output port <rdy> of the instance <U_fir4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 278: Output port <rfd> of the instance <U_fir5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 278: Output port <rdy> of the instance <U_fir5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 288: Output port <rfd> of the instance <U_fir6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 288: Output port <rdy> of the instance <U_fir6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 298: Output port <rfd> of the instance <U_fir7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 298: Output port <rdy> of the instance <U_fir7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 308: Output port <rfd> of the instance <U_fir8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_2400to150.v" line 308: Output port <rdy> of the instance <U_fir8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DDC_2400to150> synthesized.

Synthesizing Unit <nco_2400M>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/nco_2400M.v".
        DATA_INPUT_WIDTH = 8
        STEP_WIDTH = 12
        OUTPUT_WIDTH = 18
        CHANNEL_NUM = 8
        ACC_THRESHOLD = 2400
    Found 15-bit subtractor for signal <GND_69_o_GND_69_o_sub_29_OUT> created at line 185.
    Found 15-bit subtractor for signal <GND_69_o_GND_69_o_sub_35_OUT> created at line 185.
    Found 15-bit subtractor for signal <GND_69_o_GND_69_o_sub_41_OUT> created at line 185.
    Found 15-bit subtractor for signal <GND_69_o_GND_69_o_sub_47_OUT> created at line 185.
    Found 15-bit subtractor for signal <GND_69_o_GND_69_o_sub_53_OUT> created at line 185.
    Found 15-bit subtractor for signal <GND_69_o_GND_69_o_sub_59_OUT> created at line 185.
    Found 15-bit subtractor for signal <GND_69_o_GND_69_o_sub_65_OUT> created at line 185.
    Found 16-bit subtractor for signal <GND_69_o_GND_69_o_sub_70_OUT> created at line 199.
    Found 14-bit adder for signal <n0138> created at line 185.
    Found 14-bit adder for signal <n0143> created at line 185.
    Found 14-bit adder for signal <n0148> created at line 185.
    Found 14-bit adder for signal <n0153> created at line 185.
    Found 14-bit adder for signal <n0158> created at line 185.
    Found 14-bit adder for signal <n0163> created at line 185.
    Found 14-bit comparator greater for signal <GND_69_o_BUS_0529_LessThan_27_o> created at line 185
    Found 14-bit comparator greater for signal <GND_69_o_BUS_0532_LessThan_33_o> created at line 185
    Found 14-bit comparator greater for signal <GND_69_o_BUS_0535_LessThan_39_o> created at line 185
    Found 14-bit comparator greater for signal <GND_69_o_BUS_0538_LessThan_45_o> created at line 185
    Found 14-bit comparator greater for signal <GND_69_o_BUS_0541_LessThan_51_o> created at line 185
    Found 14-bit comparator greater for signal <GND_69_o_BUS_0544_LessThan_57_o> created at line 185
    Found 14-bit comparator greater for signal <GND_69_o_BUS_0547_LessThan_63_o> created at line 185
    Found 15-bit comparator greater for signal <GND_69_o_adr_step_extend[14]_LessThan_69_o> created at line 199
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <nco_2400M> synthesized.

Synthesizing Unit <NCO_MUL_CHANNEL>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/NCO_MUL_CHANNEL.v".
        DATA_INPUT_WIDTH = 8
        STEP_WIDTH = 12
        OUTPUT_WIDTH = 18
        CHANNEL_NUM = 8
        ACC_THRESHOLD = 2400
    Found 12-bit register for signal <adr_acc_reg>.
    Found 13-bit subtractor for signal <GND_70_o_GND_70_o_sub_3_OUT> created at line 111.
    Found 13-bit adder for signal <n0029> created at line 114.
    Found 12-bit subtractor for signal <GND_70_o_GND_70_o_sub_6_OUT<11:0>> created at line 112.
    Found 32-bit comparator lessequal for signal <n0002> created at line 111
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <NCO_MUL_CHANNEL> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Adder.v".
        DDC_OUTPUT_WIDTH = 34
        INPUT_WIDTH = 31
    Summary:
	no macro.
Unit <Adder> synthesized.

Synthesizing Unit <DDC_Digital_gain>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_Digital_gain.v".
        INPUT_WIDTH = 34
        OUTPUT_WIDTH = 23
        ADJ_WIDTH = 12
    Found 34-bit register for signal <max_iq_reg>.
    Found 34-bit comparator greater for signal <max_q[33]_max_i[33]_LessThan_1_o> created at line 82
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <DDC_Digital_gain> synthesized.

Synthesizing Unit <adjust_para>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adjust_para.v".
        INPUT_WIDTH = 34
        OUTPUT_WIDTH = 23
        ADJ_WIDTH = 12
    Found 24-bit register for signal <din_reg_q_shift<33:10>>.
    Found 24-bit register for signal <din_reg_i_shift<33:10>>.
    Found 13-bit register for signal <din_reg_i_roundoff<33:11>>.
    Found 13-bit register for signal <din_reg_q_roundoff<33:11>>.
    Found 24-bit adder for signal <n0032> created at line 120.
    Found 24-bit adder for signal <n0035> created at line 121.
    Found 34-bit shifter logical left for signal <n0021> created at line 113
    Found 34-bit shifter logical left for signal <n0022> created at line 114
    WARNING:Xst:2404 -  FFs/Latches <din_reg_i_roundoff<33:11><22:13>> (without init value) have a constant value of 0 in block <adjust_para>.
    WARNING:Xst:2404 -  FFs/Latches <din_reg_q_roundoff<33:11><22:13>> (without init value) have a constant value of 0 in block <adjust_para>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  74 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <adjust_para> synthesized.

Synthesizing Unit <delay_line_4>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/delay_line.v".
        DATA_WIDTH = 34
        PIPELINE_DEPTH = 1
    Found 34-bit register for signal <din_reg<0>>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <delay_line_4> synthesized.

Synthesizing Unit <delay_line_5>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/delay_line.v".
        DATA_WIDTH = 1
        PIPELINE_DEPTH = 3
    Found 1-bit register for signal <din_reg<1>>.
    Found 1-bit register for signal <din_reg<2>>.
    Found 1-bit register for signal <din_reg<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <delay_line_5> synthesized.

Synthesizing Unit <getMax_signed>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/getMax_signed.v".
        INPUT_WIDTH = 34
    Found 34-bit register for signal <data_neg_reg_plus>.
    Found 34-bit register for signal <abs_reg>.
    Found 1-bit register for signal <max_internal_flag>.
    Found 34-bit register for signal <abs_reg_delay>.
    Found 34-bit register for signal <max_internal_reg>.
    Found 34-bit register for signal <max_reg>.
    Found 33-bit register for signal <data_neg_reg>.
    Found 34-bit adder for signal <n0043> created at line 114.
    Found 34-bit comparator greater for signal <max_internal_reg[33]_abs_reg[33]_LessThan_13_o> created at line 136
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 204 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <getMax_signed> synthesized.

Synthesizing Unit <DDC_DATA_FIFO>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_DATA_FIFO.v".
        DATA_WIDTH = 23
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_DATA_FIFO.v" line 44: Output port <full> of the instance <FIFO_L_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_DATA_FIFO.v" line 44: Output port <empty> of the instance <FIFO_L_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_DATA_FIFO.v" line 56: Output port <full> of the instance <FIFO_L_Q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_DATA_FIFO.v" line 56: Output port <empty> of the instance <FIFO_L_Q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_DATA_FIFO.v" line 68: Output port <full> of the instance <FIFO_R_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_DATA_FIFO.v" line 68: Output port <empty> of the instance <FIFO_R_I> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_DATA_FIFO.v" line 80: Output port <full> of the instance <FIFO_R_Q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DDC_DATA_FIFO.v" line 80: Output port <empty> of the instance <FIFO_R_Q> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DDC_DATA_FIFO> synthesized.

Synthesizing Unit <FFT_150M>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v".
        DATA_WIDTH = 23
        FFT_WIDTH = 23
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 46: Output port <xn_index> of the instance <FFT_150M_L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 46: Output port <rfd> of the instance <FFT_150M_L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 46: Output port <busy> of the instance <FFT_150M_L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 46: Output port <edone> of the instance <FFT_150M_L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 46: Output port <done> of the instance <FFT_150M_L> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 65: Output port <xn_index> of the instance <FFT_150M_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 65: Output port <xk_index> of the instance <FFT_150M_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 65: Output port <rfd> of the instance <FFT_150M_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 65: Output port <busy> of the instance <FFT_150M_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 65: Output port <edone> of the instance <FFT_150M_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 65: Output port <done> of the instance <FFT_150M_R> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/FFT_150M.v" line 65: Output port <dv> of the instance <FFT_150M_R> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <FFT_150M> synthesized.

Synthesizing Unit <Freq_Equalization>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Freq_Equalization.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 1-bit register for signal <en_sync_in_reg2>.
    Found 9-bit register for signal <cnt_sync_in_reg1>.
    Found 9-bit register for signal <cnt_sync_in_reg2>.
    Found 23-bit register for signal <re_in0_reg1>.
    Found 23-bit register for signal <re_in0_reg2>.
    Found 23-bit register for signal <im_in0_reg1>.
    Found 23-bit register for signal <im_in0_reg2>.
    Found 9-bit register for signal <para_raddr_temp0>.
    Found 1-bit register for signal <en_sync_in_reg1>.
    Summary:
	inferred 121 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Freq_Equalization> synthesized.

Synthesizing Unit <ReIm_Multi>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/ReIm_Multi.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 1-bit register for signal <en_sync_reg2>.
    Found 9-bit register for signal <cnt_sync_reg1>.
    Found 9-bit register for signal <cnt_sync_reg2>.
    Found 1-bit register for signal <en_sync_out>.
    Found 9-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <en_sync_reg1>.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <ReIm_Multi> synthesized.

Synthesizing Unit <Cal_IQUV_V2>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Cal_IQUV_V2.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Cal_IQUV_V2.v" line 83: Output port <cnt_sync_out> of the instance <Cal_L_POWER> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Cal_IQUV_V2.v" line 83: Output port <en_sync_out> of the instance <Cal_L_POWER> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Cal_IQUV_V2> synthesized.

Synthesizing Unit <Cal_LR_POWER>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Cal_LR_POWER.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 1-bit register for signal <en_sync_reg1>.
    Found 1-bit register for signal <en_sync_reg2>.
    Found 1-bit register for signal <en_sync_out>.
    Found 9-bit register for signal <cnt_sync_reg0>.
    Found 9-bit register for signal <cnt_sync_reg1>.
    Found 9-bit register for signal <cnt_sync_reg2>.
    Found 9-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <en_sync_reg0>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <Cal_LR_POWER> synthesized.

Synthesizing Unit <Cal_ReIm_RL>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Cal_ReIm_RL.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Summary:
	no macro.
Unit <Cal_ReIm_RL> synthesized.

Synthesizing Unit <Pre_Digital_Gain>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Pre_Digital_Gain.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Pre_Digital_Gain.v" line 117: Output port <cnt_sync_out> of the instance <Digital_Gain_Q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Pre_Digital_Gain.v" line 117: Output port <en_sync_out> of the instance <Digital_Gain_Q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Pre_Digital_Gain.v" line 141: Output port <cnt_sync_out> of the instance <Digital_Gain_U> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Pre_Digital_Gain.v" line 141: Output port <en_sync_out> of the instance <Digital_Gain_U> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Pre_Digital_Gain.v" line 165: Output port <cnt_sync_out> of the instance <Digital_Gain_V> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Pre_Digital_Gain.v" line 165: Output port <en_sync_out> of the instance <Digital_Gain_V> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Pre_Digital_Gain> synthesized.

Synthesizing Unit <Digital_Gain_48bit>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Digital_Gain_48bit.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 1-bit register for signal <en_sync_out>.
    Found 9-bit register for signal <cnt_sync_in0>.
    Found 9-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <en_sync_in0>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Digital_Gain_48bit> synthesized.

Synthesizing Unit <Get_Max_48bit>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Get_Max_48bit.v".
    Found 1-bit register for signal <ms_in_reg2>.
    Found 48-bit register for signal <max0>.
    Found 48-bit register for signal <inner_max0>.
    Found 1-bit register for signal <ms_in_reg1>.
    Found 48-bit comparator greater for signal <inner_max0[47]_data0[47]_LessThan_5_o> created at line 80
    Summary:
	inferred  98 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Get_Max_48bit> synthesized.

Synthesizing Unit <adjust_48bit>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adjust_48bit.v".
    Found 16-bit register for signal <dout_reg_i<47:32>>.
    Found 48-bit register for signal <dout_reg_i_temp>.
    Found 48-bit shifter logical left for signal <dout_reg_i_temp[47]_scaled_coeff[15]_shift_left_1_OUT> created at line 44
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <adjust_48bit> synthesized.

Synthesizing Unit <Digital_Gain_48bit_neg>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Digital_Gain_48bit_neg.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 1-bit register for signal <en_sync_out>.
    Found 9-bit register for signal <cnt_sync_in0>.
    Found 9-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <en_sync_in0>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Digital_Gain_48bit_neg> synthesized.

Synthesizing Unit <Get_Max_48bit_neg>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Get_Max_48bit_neg.v".
    Found 1-bit register for signal <ms_in_reg1>.
    Found 1-bit register for signal <ms_in_reg2>.
    Found 48-bit register for signal <max0>.
    Found 48-bit register for signal <inner_max0>.
    Found 48-bit register for signal <data0_temp>.
    Found 48-bit comparator greater for signal <inner_max0[47]_data0_temp[47]_LessThan_10_o> created at line 122
    Summary:
	inferred 146 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Get_Max_48bit_neg> synthesized.

Synthesizing Unit <Acc_IQUV>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Acc_IQUV.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Acc_IQUV.v" line 146: Output port <cnt_sync_out> of the instance <Acc_Q0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Acc_IQUV.v" line 146: Output port <en_sync_out> of the instance <Acc_Q0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Acc_IQUV.v" line 207: Output port <cnt_sync_out> of the instance <Acc_U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Acc_IQUV.v" line 207: Output port <en_sync_out> of the instance <Acc_U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Acc_IQUV.v" line 268: Output port <cnt_sync_out> of the instance <Acc_V0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Acc_IQUV.v" line 268: Output port <en_sync_out> of the instance <Acc_V0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Acc_IQUV> synthesized.

Synthesizing Unit <Acc_Module>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Acc_Module.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 1-bit register for signal <en_sync_in_reg2>.
    Found 1-bit register for signal <en_sync_in_reg3>.
    Found 9-bit register for signal <cnt_sync_in_reg1>.
    Found 9-bit register for signal <cnt_sync_in_reg2>.
    Found 9-bit register for signal <cnt_sync_in_reg3>.
    Found 16-bit register for signal <acc_in_reg1>.
    Found 16-bit register for signal <acc_in_reg2>.
    Found 32-bit register for signal <adder_in>.
    Found 16-bit register for signal <num_acc_reg>.
    Found 16-bit register for signal <num_acc_reg1>.
    Found 16-bit register for signal <num_acc_reg2>.
    Found 32-bit register for signal <acc_out>.
    Found 1-bit register for signal <en_sync_out>.
    Found 9-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <en_sync_in_reg1>.
    Found 16-bit adder for signal <num_acc_reg_plus<15:0>> created at line 102.
    Found 16-bit comparator equal for signal <num_acc_reg[15]_num_acc[15]_equal_20_o> created at line 124
    Found 16-bit comparator equal for signal <num_acc_reg2[15]_num_acc[15]_equal_31_o> created at line 156
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 184 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Acc_Module> synthesized.

Synthesizing Unit <Aft_Digital_Gain>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Aft_Digital_Gain.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Aft_Digital_Gain.v" line 117: Output port <cnt_sync_out> of the instance <Digital_Gain_Q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Aft_Digital_Gain.v" line 117: Output port <en_sync_out> of the instance <Digital_Gain_Q> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Aft_Digital_Gain.v" line 141: Output port <cnt_sync_out> of the instance <Digital_Gain_U> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Aft_Digital_Gain.v" line 141: Output port <en_sync_out> of the instance <Digital_Gain_U> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Aft_Digital_Gain.v" line 165: Output port <cnt_sync_out> of the instance <Digital_Gain_V> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Aft_Digital_Gain.v" line 165: Output port <en_sync_out> of the instance <Digital_Gain_V> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Aft_Digital_Gain> synthesized.

Synthesizing Unit <Digital_Gain_32bit>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Digital_Gain_32bit.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 1-bit register for signal <en_sync_out>.
    Found 9-bit register for signal <cnt_sync_in0>.
    Found 9-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <en_sync_in0>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Digital_Gain_32bit> synthesized.

Synthesizing Unit <Get_Max_32bit>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Get_Max_32bit.v".
    Found 1-bit register for signal <ms_in_reg2>.
    Found 32-bit register for signal <max0>.
    Found 32-bit register for signal <inner_max0>.
    Found 1-bit register for signal <ms_in_reg1>.
    Found 32-bit comparator greater for signal <inner_max0[31]_data0[31]_LessThan_5_o> created at line 82
    Summary:
	inferred  66 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Get_Max_32bit> synthesized.

Synthesizing Unit <adjust_32bit>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/adjust_32bit.v".
    Found 16-bit register for signal <dout_reg_i<31:16>>.
    Found 32-bit register for signal <dout_reg_i_temp>.
    Found 32-bit shifter logical left for signal <n0009> created at line 35
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <adjust_32bit> synthesized.

Synthesizing Unit <Digital_Gain_32bit_neg>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Digital_Gain_32bit_neg.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 1-bit register for signal <en_sync_out>.
    Found 9-bit register for signal <cnt_sync_in0>.
    Found 9-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <en_sync_in0>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Digital_Gain_32bit_neg> synthesized.

Synthesizing Unit <Get_Max_32bit_neg>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Get_Max_32bit_neg.v".
    Found 1-bit register for signal <ms_in_reg1>.
    Found 1-bit register for signal <ms_in_reg2>.
    Found 32-bit register for signal <max0>.
    Found 32-bit register for signal <inner_max0>.
    Found 32-bit register for signal <data0_temp>.
    Found 32-bit comparator greater for signal <inner_max0[31]_data0_temp[31]_LessThan_10_o> created at line 124
    Summary:
	inferred  98 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Get_Max_32bit_neg> synthesized.

Synthesizing Unit <DELAY_MODULE>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DELAY_MODULE.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 9-bit register for signal <cnt_sync_out>.
    Found 16-bit register for signal <dout0>.
    Found 16-bit register for signal <dout1>.
    Found 16-bit register for signal <dout2>.
    Found 16-bit register for signal <dout3>.
    Found 1-bit register for signal <en_sync_out>.
    Summary:
	inferred  74 D-type flip-flop(s).
Unit <DELAY_MODULE> synthesized.

Synthesizing Unit <PRECISION_ADJ>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/PRECISION_ADJ.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 1-bit register for signal <en_sync_reg2>.
    Found 1-bit register for signal <en_sync_out>.
    Found 9-bit register for signal <cnt_sync_reg1>.
    Found 9-bit register for signal <cnt_sync_reg2>.
    Found 9-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <en_sync_reg1>.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <PRECISION_ADJ> synthesized.

Synthesizing Unit <Data_Combine>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Data_Combine.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 11-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <read_en1>.
    Found 9-bit register for signal <read_addr1>.
    Found 1-bit register for signal <read_en2>.
    Found 9-bit register for signal <read_addr2>.
    Found 1-bit register for signal <read_en3>.
    Found 9-bit register for signal <read_addr3>.
    Found 16-bit register for signal <para_out>.
    Found 1-bit register for signal <en_sync_out>.
    Found 11-bit adder for signal <cnt_sync_out_plus<10:0>> created at line 47.
    Found 9-bit adder for signal <read_addr1[8]_GND_128_o_add_11_OUT> created at line 86.
    Found 9-bit adder for signal <read_addr2_plus<8:0>> created at line 108.
    Found 9-bit adder for signal <read_addr3_plus<8:0>> created at line 149.
    Found 11-bit comparator greater for signal <GND_128_o_cnt_sync_out[10]_LessThan_9_o> created at line 76
    Found 11-bit comparator greater for signal <cnt_sync_out[10]_GND_128_o_LessThan_10_o> created at line 76
    Found 11-bit comparator greater for signal <GND_128_o_cnt_sync_out[10]_LessThan_18_o> created at line 115
    Found 11-bit comparator greater for signal <cnt_sync_out[10]_PWR_127_o_LessThan_19_o> created at line 115
    Found 11-bit comparator greater for signal <PWR_127_o_cnt_sync_out[10]_LessThan_26_o> created at line 155
    Found 11-bit comparator greater for signal <cnt_sync_out[10]_PWR_127_o_LessThan_27_o> created at line 155
    Found 11-bit comparator greater for signal <GND_128_o_cnt_sync_out[10]_LessThan_33_o> created at line 189
    Found 11-bit comparator greater for signal <cnt_sync_out[10]_GND_128_o_LessThan_34_o> created at line 189
    Found 11-bit comparator greater for signal <GND_128_o_cnt_sync_out[10]_LessThan_35_o> created at line 191
    Found 11-bit comparator greater for signal <cnt_sync_out[10]_PWR_127_o_LessThan_36_o> created at line 191
    Found 11-bit comparator greater for signal <PWR_127_o_cnt_sync_out[10]_LessThan_37_o> created at line 193
    Found 11-bit comparator greater for signal <cnt_sync_out[10]_PWR_127_o_LessThan_38_o> created at line 193
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  58 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <Data_Combine> synthesized.

Synthesizing Unit <Data_Combine_RL>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Data_Combine_RL.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 10-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <read_en1>.
    Found 9-bit register for signal <read_addr1>.
    Found 16-bit register for signal <para_out>.
    Found 1-bit register for signal <en_sync_out>.
    Found 10-bit adder for signal <cnt_sync_out[9]_GND_130_o_add_3_OUT> created at line 60.
    Found 9-bit adder for signal <read_addr1[8]_GND_130_o_add_11_OUT> created at line 82.
    Found 10-bit comparator greater for signal <GND_130_o_cnt_sync_out[9]_LessThan_9_o> created at line 72
    Found 10-bit comparator greater for signal <cnt_sync_out[9]_PWR_129_o_LessThan_10_o> created at line 72
    Found 10-bit comparator greater for signal <GND_130_o_cnt_sync_out[9]_LessThan_17_o> created at line 104
    Found 10-bit comparator greater for signal <cnt_sync_out[9]_PWR_129_o_LessThan_18_o> created at line 104
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Data_Combine_RL> synthesized.

Synthesizing Unit <Cal_Power>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Cal_Power.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 9-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <en_sync_out>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <Cal_Power> synthesized.

Synthesizing Unit <CTRL_MODULE>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/CTRL_MODULE.v".
WARNING:Xst:647 - Input <ctrl<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rgmii_ctrl>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <CTRL_MODULE> synthesized.

Synthesizing Unit <MODE_REG>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/MODE_REG.v".
WARNING:Xst:647 - Input <mode<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <cal_mode>.
    Found 8-bit register for signal <package_len>.
    Found 2-bit register for signal <width_mode>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <MODE_REG> synthesized.

Synthesizing Unit <Data_out_Sel>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/Data_out_Sel.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 11-bit register for signal <cnt_sync_out>.
    Found 16-bit register for signal <data_out>.
    Found 1-bit register for signal <en_sync_out>.
    Found 1-bit 4-to-1 multiplexer for signal <en_sync_out_en_sync_in_Power_MUX_1369_o> created at line 61.
    Found 11-bit 4-to-1 multiplexer for signal <cnt_sync_out[10]_GND_136_o_mux_11_OUT> created at line 61.
    Found 16-bit 4-to-1 multiplexer for signal <data_out[15]_data_in_Power[15]_mux_12_OUT> created at line 61.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Data_out_Sel> synthesized.

Synthesizing Unit <de_dispersion>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/de_dispersion.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
WARNING:Xst:647 - Input <arm_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <power_com_reg1>.
    Found 8-bit register for signal <power_com_reg2>.
    Found 8-bit register for signal <power_com_reg3>.
    Found 8-bit register for signal <power_com_reg4>.
    Found 1-bit register for signal <en_in_sync_reg>.
    Found 1-bit register for signal <para_ena>.
    Found 1-bit register for signal <para_wea>.
    Found 1-bit register for signal <para_enb_en>.
    Found 1-bit register for signal <para_enb>.
    Found 9-bit register for signal <addr_out>.
    Found 9-bit register for signal <para_addr_out>.
    Found 16-bit register for signal <para_out>.
    Found 1-bit register for signal <para_enb_reg>.
    Found 1-bit register for signal <para_enb_reg1>.
    Found 1-bit register for signal <para_enb_reg2>.
    Found 1-bit register for signal <para_enb_reg3>.
    Found 1-bit register for signal <para_enb_reg4>.
    Found 1-bit register for signal <disp_ena>.
    Found 1-bit register for signal <disp_enb>.
    Found 1-bit register for signal <disp_enb_reg>.
    Found 16-bit register for signal <disp_waddr>.
    Found 16-bit register for signal <disp_waddr_mid>.
    Found 16-bit register for signal <base_addr>.
    Found 16-bit register for signal <disp_waddr_reg>.
    Found 16-bit register for signal <disp_raddr_reg>.
    Found 16-bit register for signal <disp_raddr_mid>.
    Found 1-bit register for signal <output_en>.
    Found 1-bit register for signal <output_en_reg>.
    Found 24-bit register for signal <power_com_out>.
    Found 1-bit register for signal <dready>.
    Found 40-bit register for signal <time_output>.
    Found 24-bit register for signal <power_com_in>.
    Found 8-bit register for signal <power_com_reg>.
    Found 9-bit adder for signal <addr_out_plus<8:0>> created at line 166.
    Found 16-bit adder for signal <base_addr[15]_GND_137_o_add_66_OUT> created at line 302.
    Found 16-bit adder for signal <disp_waddr[15]_base_addr[15]_add_74_OUT> created at line 322.
    Found 16-bit adder for signal <disp_raddr[15]_base_addr[15]_add_75_OUT> created at line 323.
    Found 24-bit adder for signal <power_com_out_reg[23]_GND_137_o_add_104_OUT> created at line 374.
    Found 24-bit adder for signal <power_com_in[23]_GND_137_o_add_105_OUT> created at line 376.
    Found 16-bit subtractor for signal <GND_137_o_GND_137_o_sub_74_OUT<15:0>> created at line 315.
    Found 16-bit comparator not equal for signal <n0105> created at line 374
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 274 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <de_dispersion> synthesized.

Synthesizing Unit <US_TIMER>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/US_TIMER.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 40-bit register for signal <user_data>.
    Found 9-bit register for signal <cnt>.
    Found 9-bit adder for signal <cnt[8]_GND_140_o_add_2_OUT> created at line 37.
    Found 40-bit adder for signal <user_data[39]_GND_140_o_add_8_OUT> created at line 43.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
Unit <US_TIMER> synthesized.

Synthesizing Unit <DEDISP_FIFO_MODULE>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DEDISP_FIFO_MODULE.v".
WARNING:Xst:647 - Input <power_com_in<23:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DEDISP_FIFO_MODULE.v" line 159: Output port <full> of the instance <de_disp_fifo_data> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <cnt_state>.
    Found 1-bit register for signal <fifo_clk>.
    Found 16-bit register for signal <data>.
    Found 11-bit register for signal <cnt_frame>.
    Found 1-bit register for signal <dready_reg>.
    Found finite state machine <FSM_0> for signal <cnt_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 33                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Recovery State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <cnt_frame[10]_GND_141_o_add_12_OUT> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DEDISP_FIFO_MODULE> synthesized.

Synthesizing Unit <DATA_FOR_ARM>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/DATA_FOR_ARM.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Found 1-bit register for signal <addr_in_en>.
    Found 1-bit register for signal <data_ready>.
    Found 11-bit register for signal <addr_in>.
    Found 1-bit register for signal <en_sync_in_reg>.
    Found 11-bit adder for signal <addr_in[10]_GND_143_o_add_10_OUT> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <DATA_FOR_ARM> synthesized.

Synthesizing Unit <rgmii_example_design>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rgmii_example_design.v".
        BITWIDTH = 7
        FFT_POINT = 512
        SUB_FFT_POINT = 512
    Set property "KEEP = TRUE" for signal <rx_statistics_vector>.
    Set property "KEEP = TRUE" for signal <tx_statistics_vector>.
    Set property "KEEP = TRUE" for signal <s_axi_awaddr>.
    Set property "KEEP = TRUE" for signal <s_axi_wdata>.
    Set property "KEEP = TRUE" for signal <s_axi_bresp>.
    Set property "KEEP = TRUE" for signal <s_axi_araddr>.
    Set property "KEEP = TRUE" for signal <s_axi_rdata>.
    Set property "KEEP = TRUE" for signal <s_axi_rresp>.
    Set property "KEEP = TRUE" for signal <gtx_clk_bufg>.
    Set property "KEEP = TRUE" for signal <refclk_bufg>.
    Set property "KEEP = TRUE" for signal <s_axi_aclk>.
    Set property "KEEP = TRUE" for signal <rx_statistics_valid>.
    Set property "KEEP = TRUE" for signal <tx_statistics_valid>.
    Set property "KEEP = TRUE" for signal <s_axi_awvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_awready>.
    Set property "KEEP = TRUE" for signal <s_axi_wvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_wready>.
    Set property "KEEP = TRUE" for signal <s_axi_bvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_bready>.
    Set property "KEEP = TRUE" for signal <s_axi_arvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_arready>.
    Set property "KEEP = TRUE" for signal <s_axi_rvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_rready>.
WARNING:Xst:647 - Input <cnt_sync_in<10:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rgmii_example_design.v" line 792: Output port <user_data> of the instance <RAM_BUFFER> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <s_axi_resetn>.
    Found 1-bit register for signal <gtx_pre_resetn>.
    Found 1-bit register for signal <gtx_resetn>.
    Found 1-bit register for signal <chk_pre_resetn>.
    Found 1-bit register for signal <chk_resetn>.
    Found 1-bit register for signal <phy_resetn_int>.
    Found 6-bit register for signal <phy_reset_count>.
    Found 1-bit register for signal <rx_statistics_valid_reg>.
    Found 28-bit register for signal <rx_stats>.
    Found 1-bit register for signal <rx_stats_toggle>.
    Found 1-bit register for signal <rx_stats_toggle_sync_reg>.
    Found 30-bit register for signal <rx_stats_shift>.
    Found 1-bit register for signal <tx_statistics_valid_reg>.
    Found 32-bit register for signal <tx_stats>.
    Found 1-bit register for signal <tx_stats_toggle>.
    Found 1-bit register for signal <tx_stats_toggle_sync_reg>.
    Found 34-bit register for signal <tx_stats_shift>.
    Found 19-bit register for signal <pause_shift>.
    Found 1-bit register for signal <pause_req>.
    Found 16-bit register for signal <pause_val>.
    Found 1-bit register for signal <en_sync_in_reg>.
    Found 1-bit register for signal <en_sync_in_reg_reg>.
    Found 64-bit register for signal <user_data>.
    Found 1-bit register for signal <s_axi_pre_resetn>.
    Found 6-bit adder for signal <phy_reset_count[5]_GND_145_o_add_7_OUT> created at line 482.
    Found 1-bit comparator not equal for signal <n0041> created at line 529
    Found 1-bit comparator not equal for signal <n0055> created at line 566
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rx_statistics_valid may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal tx_statistics_valid may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal tx_statistics_vector may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 245 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <rgmii_example_design> synthesized.

Synthesizing Unit <clk_wiz_v2_1>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/clk_wiz.v".
    Summary:
	no macro.
Unit <clk_wiz_v2_1> synthesized.

Synthesizing Unit <reset_sync>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/reset_sync.v".
        INITIALISE = 2'b11
    Set property "ASYNC_REG = TRUE" for instance <reset_sync1>.
    Set property "RLOC = X0Y0" for instance <reset_sync1>.
    Set property "INIT = 1" for instance <reset_sync1>.
    Set property "ASYNC_REG = TRUE" for instance <reset_sync2>.
    Set property "RLOC = X0Y0" for instance <reset_sync2>.
    Set property "INIT = 1" for instance <reset_sync2>.
    Summary:
	no macro.
Unit <reset_sync> synthesized.

Synthesizing Unit <sync_block>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/sync_block.v".
        INITIALISE = 2'b00
    Set property "ASYNC_REG = TRUE" for instance <data_sync>.
    Set property "RLOC = X0Y0" for instance <data_sync>.
    Set property "RLOC = X0Y0" for instance <data_sync_reg>.
    Summary:
	no macro.
Unit <sync_block> synthesized.

Synthesizing Unit <axi_lite_sm>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_sm.v".
        BOARD_PHY_ADDR = 5'b00111
        MAC_BASE_ADDR = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <s_axi_bresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_rresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <speed>.
    Found 5-bit register for signal <axi_state>.
    Found 1-bit register for signal <start_access>.
    Found 1-bit register for signal <writenread>.
    Found 11-bit register for signal <addr>.
    Found 32-bit register for signal <axi_wr_data>.
    Found 2-bit register for signal <axi_access_sm>.
    Found 32-bit register for signal <s_axi_araddr>.
    Found 1-bit register for signal <s_axi_arvalid>.
    Found 1-bit register for signal <axi_status<0>>.
    Found 1-bit register for signal <s_axi_rready>.
    Found 1-bit register for signal <axi_status<1>>.
    Found 32-bit register for signal <axi_rd_data>.
    Found 32-bit register for signal <s_axi_awaddr>.
    Found 1-bit register for signal <s_axi_awvalid>.
    Found 1-bit register for signal <axi_status<2>>.
    Found 32-bit register for signal <s_axi_wdata>.
    Found 1-bit register for signal <s_axi_wvalid>.
    Found 1-bit register for signal <axi_status<3>>.
    Found 1-bit register for signal <s_axi_bready>.
    Found 1-bit register for signal <axi_status<4>>.
    Found 37-bit register for signal <serial_command_shift>.
    Found 1-bit register for signal <serial_response>.
    Found 1-bit register for signal <load_data>.
    Found 1-bit register for signal <capture_data>.
    Found 1-bit register for signal <write_access>.
    Found 1-bit register for signal <read_access>.
    Found 21-bit register for signal <count_shift>.
    Found 1-bit register for signal <update_speed_reg>.
    Found finite state machine <FSM_2> for signal <axi_access_sm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | s_axi_aclk (rising_edge)                       |
    | Reset              | s_axi_reset (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Recovery State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State 11010 is never reached in FSM <axi_state>.
INFO:Xst:1799 - State 11011 is never reached in FSM <axi_state>.
    Found finite state machine <FSM_1> for signal <axi_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 35                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | s_axi_aclk (rising_edge)                       |
    | Reset              | s_axi_reset (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Recovery State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 249 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <axi_lite_sm> synthesized.

Synthesizing Unit <v6_emac_v2_3_fifo_block>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/v6_emac_v2_3_fifo_block.v".
        MAC_BASE_ADDR = 32'b00000000000000000000000000000000
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tdata>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tdata>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tvalid>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tlast>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tuser>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tvalid>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tready>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tlast>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tuser>.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/v6_emac_v2_3_fifo_block.v" line 334: Output port <tx_fifo_status> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/v6_emac_v2_3_fifo_block.v" line 334: Output port <rx_fifo_status> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/v6_emac_v2_3_fifo_block.v" line 334: Output port <tx_fifo_overflow> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/v6_emac_v2_3_fifo_block.v" line 334: Output port <rx_axis_mac_tready> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/v6_emac_v2_3_fifo_block.v" line 334: Output port <rx_fifo_overflow> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <v6_emac_v2_3_fifo_block> synthesized.

Synthesizing Unit <v6_emac_v2_3_block>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/v6_emac_v2_3_block.v".
        MAC_BASE_ADDR = 32'b00000000000000000000000000000000
    Set property "KEEP = TRUE" for signal <rx_mac_aclk_int>.
    Set property "KEEP = TRUE" for signal <tx_mac_aclk_int>.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/v6_emac_v2_3_block.v" line 428: Output port <rx_axis_filter_tuser> of the instance <v6emac_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/v6_emac_v2_3_block.v" line 428: Output port <mac_irq> of the instance <v6emac_core> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <idelayctrl_reset>.
    Found 4-bit register for signal <idelay_reset_cnt>.
    Found finite state machine <FSM_3> for signal <idelay_reset_cnt>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 13                                             |
    | Inputs             | 0                                              |
    | Outputs            | 1                                              |
    | Clock              | refclk (rising_edge)                           |
    | Reset              | idelayctrl_reset_sync (positive)               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Recovery State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <v6_emac_v2_3_block> synthesized.

Synthesizing Unit <rgmii_v2_0_if>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rgmii_v2_0_if.v".
WARNING:Xst:647 - Input <rx_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <speedis10100> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <tx_ctl_rising_i>.
    Found 4-bit register for signal <txd_falling_i>.
    Found 1-bit register for signal <tx_ctl_falling_i>.
    Found 4-bit register for signal <txd_rising_i>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <rgmii_v2_0_if> synthesized.

Synthesizing Unit <axi4_lite_ipif_wrapper>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi4_lite_ipif_wrapper.v".
        C_BASE_ADDRESS = 32'b00000000000000000000000000000000
        C_HIGH_ADDRESS = 32'b00000000000000000000011111111111
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi4_lite_ipif_wrapper.v" line 145: Output port <Bus2IP_BE> of the instance <axi_lite_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi4_lite_ipif_wrapper.v" line 145: Output port <Bus2IP_RNW> of the instance <axi_lite_top> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <local_rdack>.
    Found 1-bit register for signal <cs_edge_reg>.
    Found 1-bit register for signal <local_wrack>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi4_lite_ipif_wrapper> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_lite_ipif.v".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = 32'b00000000000000000000011111111111
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 16
        C_NUM_ADDRESS_RANGES = 1
        C_TOTAL_NUM_CE = 1
        C_ARD_ADDR_RANGE_ARRAY = 64'b0000000000000000000000000000000000000000000000000000011111111111
        C_ARD_NUM_CE_ARRAY = 8'b00000001
        C_FAMILY = "virtex6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v".
        C_NUM_ADDRESS_RANGES = 1
        C_TOTAL_NUM_CE = 1
        C_ARD_ADDR_RANGE_ARRAY = 64'b0000000000000000000000000000000000000000000000000000011111111111
        C_ARD_NUM_CE_ARRAY = 8'b00000001
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = 32'b00000000000000000000011111111111
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 16
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/slave_attachment.v" line 574: Output port <Count_Out> of the instance <DATA_PHASE_WDT.I_DPTO_COUNTER> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <s_axi_awready_reg>.
    Found 1-bit register for signal <s_axi_wready_reg>.
    Found 1-bit register for signal <s_axi_bvalid_reg>.
    Found 2-bit register for signal <s_axi_bresp_reg>.
    Found 1-bit register for signal <s_axi_arready_reg>.
    Found 32-bit register for signal <s_axi_rdata_reg>.
    Found 2-bit register for signal <s_axi_rresp_reg>.
    Found 1-bit register for signal <s_axi_rvalid_reg>.
    Found 32-bit register for signal <bus2ip_addr_reg>.
    Found 1-bit register for signal <bus2ip_rnw_reg>.
    Found 1-bit register for signal <axi_avalid_reg>.
    Found 1-bit register for signal <counter_en_reg>.
    Found 1-bit register for signal <data_timeout>.
    Found 3-bit register for signal <access_cs>.
    Found finite state machine <FSM_4> for signal <access_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESETN_GND_167_o_equal_61_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Recovery State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <counter_en_i> created at line 357.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred  46 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/address_decoder.v".
        C_NUM_ADDRESS_RANGES = 1
        C_TOTAL_NUM_CE = 1
        C_BUS_AWIDTH = 11
        C_ARD_ADDR_RANGE_ARRAY = 64'b0000000000000000000000000000000000000000000000000000011111111111
        C_ARD_NUM_CE_ARRAY = 8'b00000001
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <wrce_out_i>.
    Found 1-bit register for signal <cs_out_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <counter_f>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/counter_f.v".
        C_NUM_BITS = 5
        C_FAMILY = "nofamily"
    Found 6-bit register for signal <icount_out>.
    Found 6-bit adder for signal <icount_out_x[5]_GND_169_o_add_9_OUT> created at line 153.
    Found 6-bit subtractor for signal <GND_169_o_GND_169_o_sub_8_OUT<5:0>> created at line 149.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_f> synthesized.

Synthesizing Unit <vector_decode>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/vector_decode.v".
WARNING:Xst:2935 - Signal 'inc_vector<41:43>', unconnected in block 'vector_decode', is tied to its initial value (000).
    Found 28-bit register for signal <rx_statistics_vector_reg>.
    Found 1-bit register for signal <tx_statistics_valid_reg>.
    Found 32-bit register for signal <tx_statistics_vector_reg>.
    Found 1-bit register for signal <rx_stats_valid_pipe>.
    Found 1-bit register for signal <rx_stats_valid_reg>.
    Found 1-bit register for signal <rx_good_frame_reg>.
    Found 1-bit register for signal <rx_fcs_error_reg>.
    Found 1-bit register for signal <rx_control_frame_reg>.
    Found 1-bit register for signal <rx_length_type_error_reg>.
    Found 1-bit register for signal <rx_flow_control_frame_reg>.
    Found 1-bit register for signal <rx_bad_pause_opcode_reg>.
    Found 1-bit register for signal <rx_alignment_error_reg>.
    Found 1-bit register for signal <tx_stats_valid_pipe>.
    Found 1-bit register for signal <tx_stats_valid_reg>.
    Found 1-bit register for signal <tx_good_frame_reg>.
    Found 1-bit register for signal <tx_control_frame_reg>.
    Found 1-bit register for signal <rx_oversize_frame>.
    Found 5-bit register for signal <rx_frame_length_reg<10:6>>.
    Found 1-bit register for signal <rx_mult_64>.
    Found 1-bit register for signal <tx_oversize_frame>.
    Found 5-bit register for signal <tx_frame_length_reg<10:6>>.
    Found 1-bit register for signal <tx_mult_64>.
    Found 1-bit register for signal <rx_0_63>.
    Found 1-bit register for signal <rx_64>.
    Found 1-bit register for signal <rx_65_127>.
    Found 1-bit register for signal <rx_128_255>.
    Found 1-bit register for signal <rx_256_511>.
    Found 1-bit register for signal <rx_512_1023>.
    Found 1-bit register for signal <rx_1024_max>.
    Found 1-bit register for signal <rx_oversize>.
    Found 1-bit register for signal <tx_0_64>.
    Found 1-bit register for signal <tx_65_127>.
    Found 1-bit register for signal <tx_128_255>.
    Found 1-bit register for signal <tx_256_511>.
    Found 1-bit register for signal <tx_512_1023>.
    Found 1-bit register for signal <tx_1024_max>.
    Found 1-bit register for signal <tx_oversize>.
    Found 1-bit register for signal <inc_vector<4>>.
    Found 1-bit register for signal <inc_vector<5>>.
    Found 1-bit register for signal <inc_vector<6>>.
    Found 1-bit register for signal <inc_vector<7>>.
    Found 1-bit register for signal <inc_vector<8>>.
    Found 1-bit register for signal <inc_vector<9>>.
    Found 1-bit register for signal <inc_vector<10>>.
    Found 1-bit register for signal <inc_vector<11>>.
    Found 1-bit register for signal <inc_vector<12>>.
    Found 1-bit register for signal <inc_vector<13>>.
    Found 1-bit register for signal <inc_vector<14>>.
    Found 1-bit register for signal <inc_vector<15>>.
    Found 1-bit register for signal <inc_vector<16>>.
    Found 1-bit register for signal <inc_vector<17>>.
    Found 1-bit register for signal <inc_vector<18>>.
    Found 1-bit register for signal <inc_vector<19>>.
    Found 1-bit register for signal <inc_vector<20>>.
    Found 1-bit register for signal <inc_vector<21>>.
    Found 1-bit register for signal <inc_vector<22>>.
    Found 1-bit register for signal <inc_vector<23>>.
    Found 1-bit register for signal <inc_vector<24>>.
    Found 1-bit register for signal <inc_vector<25>>.
    Found 1-bit register for signal <inc_vector<26>>.
    Found 1-bit register for signal <inc_vector<27>>.
    Found 1-bit register for signal <inc_vector<28>>.
    Found 1-bit register for signal <inc_vector<29>>.
    Found 1-bit register for signal <inc_vector<30>>.
    Found 1-bit register for signal <inc_vector<31>>.
    Found 1-bit register for signal <inc_vector<32>>.
    Found 1-bit register for signal <inc_vector<33>>.
    Found 1-bit register for signal <inc_vector<34>>.
    Found 1-bit register for signal <inc_vector<35>>.
    Found 1-bit register for signal <inc_vector<36>>.
    Found 1-bit register for signal <inc_vector<37>>.
    Found 1-bit register for signal <inc_vector<38>>.
    Found 1-bit register for signal <inc_vector<39>>.
    Found 1-bit register for signal <inc_vector<40>>.
    Found 1-bit register for signal <rx_statistics_valid_reg>.
    Found 14-bit comparator greater for signal <GND_170_o_rx_frame_length[13]_LessThan_15_o> created at line 341
    Found 14-bit comparator greater for signal <GND_170_o_rx_frame_length[13]_LessThan_16_o> created at line 342
    Found 14-bit comparator greater for signal <GND_170_o_tx_frame_length[13]_LessThan_21_o> created at line 363
    Found 14-bit comparator greater for signal <GND_170_o_tx_frame_length[13]_LessThan_22_o> created at line 364
    Summary:
	inferred 141 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <vector_decode> synthesized.

Synthesizing Unit <ten_100_1g_eth_fifo>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/ten_100_1g_eth_fifo.v".
        FULL_DUPLEX_ONLY = 0
    Summary:
	no macro.
Unit <ten_100_1g_eth_fifo> synthesized.

Synthesizing Unit <tx_client_fifo_8>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v".
        FULL_DUPLEX_ONLY = 0
    Set property "ASYNC_REG = TRUE" for signal <wr_rd_addr>.
    Set property "ASYNC_REG = TRUE" for signal <wr_col_window_pipe<0>>.
    Set property "ASYNC_REG = TRUE" for signal <wr_col_window_pipe<1>>.
    Set property "INIT = 0" for signal <rd_tran_frame_tog>.
    Set property "INIT = 0" for signal <wr_tran_frame_delay>.
    Set property "INIT = 0" for signal <rd_retran_frame_tog>.
    Set property "INIT = 0" for signal <wr_retran_frame_delay>.
    Set property "INIT = 0" for signal <rd_txfer_tog>.
    Set property "INIT = 0" for signal <wr_txfer_tog_delay>.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" line 1653: Output port <DOA> of the instance <ramgen_l> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/tx_client_fifo_8.v" line 1684: Output port <DOA> of the instance <ramgen_u> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 4-bit register for signal <rd_state>.
    Found 8-bit register for signal <tx_axis_mac_tdata_int>.
    Found 1-bit register for signal <tx_axis_mac_tvalid>.
    Found 1-bit register for signal <tx_axis_mac_tlast>.
    Found 1-bit register for signal <tx_axis_mac_tuser>.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 1-bit register for signal <rd_retran_frame_tog>.
    Found 1-bit register for signal <wr_retran_frame_delay>.
    Found 1-bit register for signal <wr_retransmit_frame>.
    Found 9-bit register for signal <wr_frames>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 12-bit register for signal <wr_addr>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 1-bit register for signal <rd_col_window_expire>.
    Found 1-bit register for signal <rd_col_window_pipe<0>>.
    Found 1-bit register for signal <rd_col_window_pipe<1>>.
    Found 10-bit register for signal <rd_slot_timer>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 1-bit register for signal <wr_data_pipe<0><7>>.
    Found 1-bit register for signal <wr_data_pipe<0><6>>.
    Found 1-bit register for signal <wr_data_pipe<0><5>>.
    Found 1-bit register for signal <wr_data_pipe<0><4>>.
    Found 1-bit register for signal <wr_data_pipe<0><3>>.
    Found 1-bit register for signal <wr_data_pipe<0><2>>.
    Found 1-bit register for signal <wr_data_pipe<0><1>>.
    Found 1-bit register for signal <wr_data_pipe<0><0>>.
    Found 1-bit register for signal <wr_data_pipe<1><7>>.
    Found 1-bit register for signal <wr_data_pipe<1><6>>.
    Found 1-bit register for signal <wr_data_pipe<1><5>>.
    Found 1-bit register for signal <wr_data_pipe<1><4>>.
    Found 1-bit register for signal <wr_data_pipe<1><3>>.
    Found 1-bit register for signal <wr_data_pipe<1><2>>.
    Found 1-bit register for signal <wr_data_pipe<1><1>>.
    Found 1-bit register for signal <wr_data_pipe<1><0>>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 1-bit register for signal <wr_eof_reg>.
    Found 1-bit register for signal <wr_sof_pipe<0>>.
    Found 1-bit register for signal <wr_sof_pipe<1>>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 1-bit register for signal <wr_eof_pipe<0>>.
    Found 1-bit register for signal <wr_eof_pipe<1>>.
    Found 1-bit register for signal <wr_eof_bram>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 1-bit register for signal <rd_drop_frame>.
    Found 1-bit register for signal <rd_retransmit>.
    Found 4-bit register for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 1-bit register for signal <wr_col_window_pipe<0>>.
    Found 1-bit register for signal <wr_col_window_pipe<1>>.
    Found 1-bit register for signal <wr_col_window_expire>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_state>.
    Found finite state machine <FSM_5> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 41                                             |
    | Inputs             | 5                                              |
    | Outputs            | 27                                             |
    | Clock              | tx_mac_aclk (rising_edge)                      |
    | Reset              | tx_mac_reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Recovery State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | tx_fifo_aclk (rising_edge)                     |
    | Reset              | tx_fifo_reset (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Recovery State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <wr_frames[8]_GND_173_o_sub_210_OUT> created at line 1117.
    Found 12-bit subtractor for signal <rd_addr[11]_GND_173_o_sub_249_OUT> created at line 1242.
    Found 12-bit subtractor for signal <rd_addr[11]_GND_173_o_sub_272_OUT> created at line 1308.
    Found 12-bit subtractor for signal <wr_rd_addr[11]_wr_addr[11]_sub_335_OUT> created at line 1530.
    Found 9-bit adder for signal <wr_frames[8]_GND_173_o_add_205_OUT> created at line 1110.
    Found 9-bit adder for signal <wr_frames[8]_GND_173_o_add_207_OUT> created at line 1114.
    Found 12-bit adder for signal <wr_addr[11]_GND_173_o_add_222_OUT> created at line 1164.
    Found 12-bit adder for signal <rd_addr[11]_GND_173_o_add_239_OUT> created at line 1230.
    Found 10-bit adder for signal <rd_slot_timer[9]_GND_173_o_add_263_OUT> created at line 1292.
    Found 4-bit adder for signal <rd_16_count[3]_GND_173_o_add_313_OUT> created at line 1467.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG property attached to signal wr_rd_addr may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal wr_rd_addr[11]_GND_173_o_mux_330_OUT may hinder XST clustering optimizations.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred 216 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <tx_client_fifo_8> synthesized.

Synthesizing Unit <BRAM_TDP_MACRO>.
    Related source file is "/build/xfndry10/P.20131013/rtf/devlib/verilog/src/unimacro/BRAM_TDP_MACRO.v".
        BRAM_SIZE = "18Kb"
        DEVICE = "VIRTEX6"
        DOA_REG = 0
        DOB_REG = 0
        INIT_A = 36'b000000000000000000000000000000000000
        INIT_B = 36'b000000000000000000000000000000000000
        INIT_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_40 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_41 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_42 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_43 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_44 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_45 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_46 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_47 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_48 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_49 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_50 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_51 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_52 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_53 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_54 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_55 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_56 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_57 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_58 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_59 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_60 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_61 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_62 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_63 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_64 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_65 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_66 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_67 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_68 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_69 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_70 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_71 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_72 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_73 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_74 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_75 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_76 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_77 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_78 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_79 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_FILE = "NONE"
        READ_WIDTH_A = 9
        READ_WIDTH_B = 9
        SIM_COLLISION_CHECK = "ALL"
        SIM_MODE = "FAST"
        SRVAL_A = 36'b000000000000000000000000000000000000
        SRVAL_B = 36'b000000000000000000000000000000000000
        WRITE_MODE_A = "WRITE_FIRST"
        WRITE_MODE_B = "WRITE_FIRST"
        WRITE_WIDTH_A = 9
        WRITE_WIDTH_B = 9
    Summary:
	no macro.
Unit <BRAM_TDP_MACRO> synthesized.

Synthesizing Unit <rx_client_fifo_8>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rx_client_fifo_8.v".
        WAIT_s = 3'b000
        QUEUE1_s = 3'b001
        QUEUE2_s = 3'b010
        QUEUE3_s = 3'b011
        QUEUE_SOF_s = 3'b100
        SOF_s = 3'b101
        DATA_s = 3'b110
        EOF_s = 3'b111
        IDLE_s = 3'b000
        FRAME_s = 3'b001
        GF_s = 3'b010
        BF_s = 3'b011
        OVFLOW_s = 3'b100
    Set property "INIT = 0" for signal <wr_store_frame_tog>.
    Set property "INIT = 0" for signal <rd_store_frame_delay>.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rx_client_fifo_8.v" line 917: Output port <DOA> of the instance <ramgen_l> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/rx_client_fifo_8.v" line 948: Output port <DOA> of the instance <ramgen_u> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <rd_valid_pipe>.
    Found 1-bit register for signal <rx_axis_fifo_tlast_int>.
    Found 1-bit register for signal <rx_axis_fifo_tvalid>.
    Found 1-bit register for signal <rd_addr_reload>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit register for signal <rd_pull_frame>.
    Found 9-bit register for signal <rd_frames>.
    Found 3-bit register for signal <wr_state>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Found 12-bit register for signal <wr_addr>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit register for signal <rd_addr>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 16-bit register for signal <n0209>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 3-bit register for signal <wr_dv_pipe>.
    Found 2-bit register for signal <wr_eof_bram_pipe>.
    Found 1-bit register for signal <wr_eof_bram>.
    Found 2-bit register for signal <wr_gfbf_pipe>.
    Found 1-bit register for signal <wr_gf>.
    Found 1-bit register for signal <wr_bf>.
    Found 1-bit register for signal <rx_axis_mac_tready>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rx_axis_fifo_tdata>.
    Found 1-bit register for signal <rd_eof>.
    Found 2-bit register for signal <old_rd_addr>.
    Found 1-bit register for signal <update_addr_tog>.
    Found 1-bit register for signal <update_addr_tog_sync_reg>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 3-bit register for signal <rd_state>.
    Found finite state machine <FSM_7> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | rx_mac_aclk (rising_edge)                      |
    | Reset              | rx_mac_reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Recovery State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | rx_fifo_aclk (rising_edge)                     |
    | Reset              | rx_fifo_reset (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Recovery State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <rd_frames[8]_GND_176_o_sub_61_OUT> created at line 524.
    Found 12-bit subtractor for signal <rd_addr[11]_GND_176_o_sub_107_OUT> created at line 681.
    Found 9-bit adder for signal <rd_frames[8]_GND_176_o_add_57_OUT> created at line 519.
    Found 12-bit adder for signal <wr_addr[11]_GND_176_o_add_92_OUT> created at line 655.
    Found 12-bit adder for signal <rd_addr[11]_GND_176_o_add_108_OUT> created at line 684.
    Found 12-bit subtractor for signal <wr_addr_diff_in<11:0>> created at line 224.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 158 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <rx_client_fifo_8> synthesized.

Synthesizing Unit <basic_pat_gen>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/basic_pat_gen.v".
        MAX_SIZE = 16'b0000001000000000
        MIN_SIZE = 16'b0000001000000000
    Summary:
	no macro.
Unit <basic_pat_gen> synthesized.

Synthesizing Unit <axi_pat_gen>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_gen.v".
        MAX_SIZE = 16'b0000001000000000
        MIN_SIZE = 16'b0000001000000000
WARNING:Xst:647 - Input <page_read<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mode_sel<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <header_count>.
    Found 5-bit register for signal <ip_count>.
    Found 3-bit register for signal <udp_count>.
    Found 6-bit register for signal <sys_count>.
    Found 6-bit register for signal <user_count>.
    Found 12-bit register for signal <data_count>.
    Found 8-bit register for signal <tdata>.
    Found 9-bit register for signal <addr>.
    Found 32-bit register for signal <frame_count>.
    Found 8-bit register for signal <sys_byte>.
    Found 8-bit register for signal <ip_byte>.
    Found 8-bit register for signal <udp_byte>.
    Found 64-bit register for signal <user_reg>.
    Found 8-bit register for signal <user_byte>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <tlast>.
    Found 1-bit register for signal <tvalid_int>.
    Found 3-bit register for signal <gen_state>.
    Found 17-bit register for signal <ipchecksum_tmp>.
    Found finite state machine <FSM_9> for signal <gen_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 10                                             |
    | Outputs            | 9                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_treset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Recovery State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit subtractor for signal <data_count[11]_GND_178_o_sub_68_OUT> created at line 261.
    Found 4-bit adder for signal <header_count[3]_GND_178_o_add_22_OUT> created at line 191.
    Found 5-bit adder for signal <ip_count[4]_GND_178_o_add_31_OUT> created at line 205.
    Found 3-bit adder for signal <udp_count[2]_GND_178_o_add_40_OUT> created at line 219.
    Found 6-bit adder for signal <sys_count[5]_GND_178_o_add_49_OUT> created at line 233.
    Found 6-bit adder for signal <user_count[5]_GND_178_o_add_58_OUT> created at line 247.
    Found 9-bit adder for signal <addr[8]_GND_178_o_add_191_OUT> created at line 361.
    Found 32-bit adder for signal <frame_count[31]_GND_178_o_add_199_OUT> created at line 372.
    Found 17-bit adder for signal <n0464[16:0]> created at line 448.
    Found 18-bit adder for signal <n0467[17:0]> created at line 448.
    Found 19-bit adder for signal <n0470[18:0]> created at line 448.
    Found 20-bit adder for signal <n0473[19:0]> created at line 448.
    Found 21-bit adder for signal <n0476> created at line 448.
    Found 17-bit adder for signal <n0479[16:0]> created at line 450.
    Found 16-bit adder for signal <ipchecksum_tmp[15]_GND_178_o_add_237_OUT> created at line 457.
    Found 8-bit 7-to-1 multiplexer for signal <_n0635> created at line 324.
    WARNING:Xst:2404 -  FFs/Latches <ipchecksum_tmp<31:17>> (without init value) have a constant value of 0 in block <axi_pat_gen>.
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred 201 D-type flip-flop(s).
	inferred  71 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_pat_gen> synthesized.

Synthesizing Unit <axi_pat_check>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pat_check.v".
        MAX_SIZE = 16'b0000001000000000
        MIN_SIZE = 16'b0000001000000000
    Found 5-bit register for signal <packet_count>.
    Found 16-bit register for signal <packet_size>.
    Found 8-bit register for signal <expected_data>.
    Found 1-bit register for signal <errored_data>.
    Found 1-bit register for signal <frame_error>.
    Found 2-bit register for signal <rx_state>.
INFO:Xst:1799 - State 10 is never reached in FSM <rx_state>.
INFO:Xst:1799 - State 11 is never reached in FSM <rx_state>.
    Found finite state machine <FSM_10> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 1                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_tresetn_INV_399_o (positive)               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Recovery State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <expected_data[7]_packet_size[7]_mux_41_OUT> created at line 185.
    Found 16-bit adder for signal <packet_size[15]_GND_179_o_add_28_OUT> created at line 175.
    Found 5-bit comparator greater for signal <packet_count[4]_GND_179_o_LessThan_237_o> created at line 240
    Found 8-bit comparator not equal for signal <n0197> created at line 241
    Found 8-bit comparator not equal for signal <n0199> created at line 245
    Found 8-bit comparator not equal for signal <n0201> created at line 249
    Found 8-bit comparator not equal for signal <n0203> created at line 253
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_pat_check> synthesized.

Synthesizing Unit <axi_mux>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_mux.v".
    Summary:
	no macro.
Unit <axi_mux> synthesized.

Synthesizing Unit <axi_pipe>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/axi_pipe.v".
    Found 6-bit register for signal <rd_addr>.
    Found 1-bit register for signal <rx_axis_fifo_tready_int>.
    Found 6-bit register for signal <wr_addr>.
    Found 2-bit subtractor for signal <rd_block> created at line 119.
    Found 6-bit adder for signal <wr_addr[5]_GND_181_o_add_1_OUT> created at line 102.
    Found 6-bit adder for signal <rd_addr[5]_GND_181_o_add_6_OUT> created at line 114.
    Found 2-bit comparator not equal for signal <wr_block[1]_rd_block[1]_equal_14_o> created at line 129
    Found 6-bit comparator not equal for signal <rd_addr[5]_wr_addr[5]_equal_15_o> created at line 140
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <axi_pipe> synthesized.

Synthesizing Unit <address_swap>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/address_swap.v".
        IDLE = 3'b000
        WAIT = 3'b001
        READ_DEST = 3'b010
        READ_SRC = 3'b011
        READ_DEST2 = 3'b100
        READ_SRC2 = 3'b101
        READ = 3'b110
        WRITE_SLOT1 = 2'b01
        WRITE_SLOT2 = 2'b10
        WRITE = 2'b11
    Found 1-bit register for signal <rx_axis_fifo_tlast_reg>.
    Found 1-bit register for signal <new_packet_start>.
    Found 2-bit register for signal <wr_state>.
    Found 1-bit register for signal <packet_waiting>.
    Found 4-bit register for signal <wr_count>.
    Found 3-bit register for signal <wr_slot>.
    Found 3-bit register for signal <wr_addr>.
    Found 1-bit register for signal <fifo_full>.
    Found 3-bit register for signal <rd_state>.
    Found 4-bit register for signal <rd_count>.
    Found 1-bit register for signal <rd_count_6>.
    Found 1-bit register for signal <rd_count_12>.
    Found 3-bit register for signal <rd_slot>.
    Found 3-bit register for signal <rd_addr>.
    Found 8-bit register for signal <tx_axis_fifo_tdata>.
    Found 1-bit register for signal <tx_axis_fifo_tvalid>.
    Found 1-bit register for signal <tx_axis_fifo_tlast_int>.
    Found 1-bit register for signal <rx_axis_fifo_tvalid_reg>.
    Found finite state machine <FSM_11> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_treset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Recovery State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State 010 is never reached in FSM <rd_state>.
    Found finite state machine <FSM_12> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_treset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Recovery State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <slot_diff> created at line 253.
    Found 4-bit adder for signal <wr_count[3]_GND_183_o_add_27_OUT> created at line 219.
    Found 3-bit adder for signal <wr_addr[2]_GND_183_o_add_39_OUT> created at line 247.
    Found 3-bit adder for signal <wr_slot[2]_GND_183_o_add_41_OUT> created at line 249.
    Found 4-bit adder for signal <rd_count[3]_GND_183_o_add_82_OUT> created at line 369.
    Found 3-bit adder for signal <rd_addr[2]_GND_183_o_add_102_OUT> created at line 417.
    Found 3-bit adder for signal <rd_slot[2]_GND_183_o_add_104_OUT> created at line 419.
    Found 2-bit 4-to-1 multiplexer for signal <next_wr_state> created at line 160.
    Found 6-bit comparator equal for signal <fifo_empty> created at line 427
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <address_swap> synthesized.

Synthesizing Unit <WIDTH_SEL>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/WIDTH_SEL.v".
    Found 16-bit register for signal <data_temp>.
    Found 1-bit register for signal <en_sync_out>.
    Found 5-bit register for signal <cnt_sync_out>.
    Found 1-bit register for signal <en_sync_temp>.
    Found 8-bit register for signal <cnt_sync_temp>.
    Found 16-bit register for signal <data_out>.
    Found 1-bit register for signal <cnt>.
    Found 1-bit adder for signal <cnt_PWR_190_o_add_2_OUT<0>> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <WIDTH_SEL> synthesized.

Synthesizing Unit <power_out_control>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/power_out_control.v".
    Found 1-bit register for signal <busy_reg_reg>.
    Found 8-bit register for signal <cnt_sync_in_reg>.
    Found 3-bit register for signal <cnt_page_temp>.
    Found 5-bit register for signal <cnt_page>.
    Found 5-bit register for signal <cnt_page_read>.
    Found 1-bit register for signal <work>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <busy_reg>.
    Found 3-bit adder for signal <cnt_page_temp[2]_GND_188_o_add_11_OUT> created at line 91.
    Found 5-bit adder for signal <cnt_page[4]_GND_188_o_add_19_OUT> created at line 100.
    Found 5-bit adder for signal <cnt_page_read[4]_GND_188_o_add_27_OUT> created at line 124.
    Found 8-bit comparator greater for signal <cnt_sync_in_reg[7]_GND_188_o_LessThan_11_o> created at line 90
    Found 5-bit comparator not equal for signal <n0027> created at line 133
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <power_out_control> synthesized.

Synthesizing Unit <SYS_MON>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/SYS_MON.v".
    Summary:
	no macro.
Unit <SYS_MON> synthesized.

Synthesizing Unit <BTC>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/BTC.v".
        BITWIDTH = 7
        ARM_BUS_DATA_WIDTH = 16
        ARM_BUS_ADDR_WIDTH = 20
        CNTVALUE_WIDTH = 5
        ADC_DATA_WIDTH = 8
WARNING:Xst:647 - Input <addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <NUM_FRAME>.
    Found 16-bit register for signal <sm_addr>.
    Found 1-bit register for signal <PPS_RST_IN>.
    Found 11-bit register for signal <ARM_ADDR>.
    Found 16-bit register for signal <PARA>.
    Found 9-bit register for signal <PARA_ADDR>.
    Found 1-bit register for signal <ARM_ACK>.
    Found 1-bit register for signal <ARM_EN>.
    Found 9-bit register for signal <PARA_RADDR>.
    Found 48-bit register for signal <SRC_ADDR>.
    Found 48-bit register for signal <DEST_ADDR>.
    Found 16-bit register for signal <CTRL>.
    Found 16-bit register for signal <SCALED_COEFF_PRE_I>.
    Found 16-bit register for signal <SCALED_COEFF_AFT_I>.
    Found 16-bit register for signal <SCALED_COEFF_PRE_Q>.
    Found 16-bit register for signal <SCALED_COEFF_AFT_Q>.
    Found 16-bit register for signal <SCALED_COEFF_PRE_U>.
    Found 16-bit register for signal <SCALED_COEFF_AFT_U>.
    Found 16-bit register for signal <SCALED_COEFF_PRE_V>.
    Found 16-bit register for signal <SCALED_COEFF_AFT_V>.
    Found 16-bit register for signal <MODE_SEL>.
    Found 16-bit register for signal <FREQEQUA_RADDR>.
    Found 16-bit register for signal <FREQEQUA_EN>.
    Found 16-bit register for signal <FREQEQUA_WADDR>.
    Found 16-bit register for signal <FREQEQUA_WPARA>.
    Found 16-bit register for signal <PARA_ADJ_I>.
    Found 16-bit register for signal <PARA_ADJ_Q>.
    Found 16-bit register for signal <PARA_ADJ_U>.
    Found 16-bit register for signal <PARA_ADJ_V>.
    Found 16-bit register for signal <RST_REG>.
    Found 32-bit register for signal <SRC_IP>.
    Found 32-bit register for signal <DEST_IP>.
    Found 16-bit register for signal <SRC_PORT>.
    Found 16-bit register for signal <DEST_PORT>.
    Found 16-bit register for signal <FREQ_STEP>.
    Found 16-bit register for signal <ddc_adj_L>.
    Found 16-bit register for signal <ddc_adj_R>.
    Found 1-bit register for signal <rst_ddc>.
    Found 16-bit register for signal <ADC_REG>.
    Found 16-bit register for signal <CLK_REG>.
    Found 16-bit register for signal <adc_if_reset>.
    Found 16-bit register for signal <adc_snap_operate>.
    Found 16-bit register for signal <adc_snap_addr>.
    Found 16-bit register for signal <lad_out>.
    Found 1-bit tristate buffer for signal <data_reg<15>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<14>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<13>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<12>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<11>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<10>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<9>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<8>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<7>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<6>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<5>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<4>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<3>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<2>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<1>> created at line 132
    Found 1-bit tristate buffer for signal <data_reg<0>> created at line 132
    Summary:
	inferred 721 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <BTC> synthesized.

Synthesizing Unit <LED>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/LED.v".
    Found 1-bit register for signal <LED0>.
    Found 29-bit register for signal <LED_CNT1>.
    Found 1-bit register for signal <LED1>.
    Found 29-bit register for signal <LED_CNT0>.
    Found 29-bit adder for signal <LED_CNT0[28]_GND_209_o_add_2_OUT> created at line 45.
    Found 29-bit adder for signal <LED_CNT1[28]_GND_209_o_add_8_OUT> created at line 61.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <LED> synthesized.

Synthesizing Unit <PPS_DETECT>.
    Related source file is "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/verilog_source/PPS_DETECT.v".
    Found 1-bit register for signal <cnt_en>.
    Found 1-bit register for signal <flag>.
    Found 32-bit register for signal <time_cnt>.
    Found 32-bit register for signal <cnt_reg>.
    Found 32-bit register for signal <cnt>.
    Found 1-bit register for signal <pps_in_reg>.
    Found 32-bit adder for signal <time_cnt[31]_GND_210_o_add_10_OUT> created at line 68.
    Found 32-bit adder for signal <cnt_reg[31]_GND_210_o_add_15_OUT> created at line 77.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <PPS_DETECT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 175
 1-bit adder                                           : 1
 10-bit adder                                          : 2
 11-bit adder                                          : 3
 12-bit adder                                          : 3
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 21
 13-bit adder                                          : 16
 13-bit subtractor                                     : 16
 14-bit adder                                          : 12
 15-bit subtractor                                     : 14
 16-bit adder                                          : 8
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 2
 17-bit adder                                          : 2
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit subtractor                                      : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 21
 24-bit adder                                          : 5
 29-bit adder                                          : 2
 3-bit adder                                           : 6
 3-bit subtractor                                      : 1
 32-bit adder                                          : 3
 34-bit adder                                          : 4
 4-bit adder                                           : 4
 40-bit adder                                          : 2
 5-bit adder                                           : 3
 6-bit adder                                           : 5
 6-bit addsub                                          : 1
 8-bit subtractor                                      : 1
 9-bit adder                                           : 9
 9-bit addsub                                          : 2
# Registers                                            : 1355
 1-bit register                                        : 802
 10-bit register                                       : 2
 11-bit register                                       : 6
 12-bit register                                       : 30
 13-bit register                                       : 4
 16-bit register                                       : 85
 17-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 32
 21-bit register                                       : 21
 23-bit register                                       : 8
 24-bit register                                       : 6
 28-bit register                                       : 2
 29-bit register                                       : 2
 3-bit register                                        : 8
 30-bit register                                       : 1
 32-bit register                                       : 46
 33-bit register                                       : 4
 34-bit register                                       : 31
 37-bit register                                       : 1
 4-bit register                                        : 8
 40-bit register                                       : 3
 48-bit register                                       : 16
 5-bit register                                        : 6
 6-bit register                                        : 6
 64-bit register                                       : 2
 8-bit register                                        : 149
 9-bit register                                        : 72
# Comparators                                          : 147
 1-bit comparator not equal                            : 2
 10-bit comparator greater                             : 4
 11-bit comparator greater                             : 12
 14-bit comparator greater                             : 18
 15-bit comparator greater                             : 2
 16-bit comparator equal                               : 8
 16-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 16
 34-bit comparator greater                             : 6
 48-bit comparator greater                             : 4
 5-bit comparator greater                              : 1
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator not equal                            : 1
 8-bit comparator greater                              : 61
 8-bit comparator not equal                            : 4
# Multiplexers                                         : 569
 1-bit 2-to-1 multiplexer                              : 379
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 2
 11-bit 4-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 39
 16-bit 2-to-1 multiplexer                             : 15
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 5
 2-bit 4-to-1 multiplexer                              : 1
 23-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 3
 29-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 12
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 37
 34-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 4
 48-bit 2-to-1 multiplexer                             : 6
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 36
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 12
 32-bit shifter logical left                           : 4
 34-bit shifter logical left                           : 4
 48-bit shifter logical left                           : 4
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 13
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/adc_snap_ram_psr.ngc>.
Reading core <ipcore_dir/rgmii.ngc>.
Reading core <ipcore_dir/RAM_ethernet.ngc>.
Reading core <ipcore_dir/ram_acc.ngc>.
Reading core <ipcore_dir/adder_acc.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/ARM_DATA.ngc>.
Reading core <ipcore_dir/PARA_RAM.ngc>.
Reading core <ipcore_dir/DISP_RAM.ngc>.
Reading core <ipcore_dir/Freq_Equa_Para.ngc>.
Reading core <ipcore_dir/FreqEqua_Multi.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/DATA_ADJ.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/DATA_ADJ_N.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/DEDISP_FIFO.ngc>.
Reading core <ipcore_dir/fir8_72M.ngc>.
Reading core <ipcore_dir/fir7_72M.ngc>.
Reading core <ipcore_dir/fir6_72M.ngc>.
Reading core <ipcore_dir/fir5_72M.ngc>.
Reading core <ipcore_dir/fir4_72M.ngc>.
Reading core <ipcore_dir/fir3_72M.ngc>.
Reading core <ipcore_dir/fir2_72M.ngc>.
Reading core <ipcore_dir/fir1_72M.ngc>.
Reading core <ipcore_dir/mul.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/ROM_cos2400.ngc>.
Reading core <ipcore_dir/ROM_sin2400.ngc>.
Reading core <ipcore_dir/Adder2.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/Adder3.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/Adder4.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/DDC_FIFO.ngc>.
Reading core <ipcore_dir/fft_512.ngc>.
Reading Secure Unit <blk00000131>.
Reading core <ipcore_dir/multiplier.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/adder.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/subber.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/ram_para.ngc>.
Reading core <ipcore_dir/ram_para_all_V2.ngc>.
Reading core <ipcore_dir/Power_Adder.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <adc_snap_ram_psr> for timing and area information for instance <U_adc_snap_ram_psr>.
Loading core <rgmii> for timing and area information for instance <v6emac_core>.
Loading core <RAM_ethernet> for timing and area information for instance <RAM_ethernet>.
Loading core <ram_acc> for timing and area information for instance <U2>.
Loading core <adder_acc> for timing and area information for instance <U1>.
Loading core <ARM_DATA> for timing and area information for instance <U10_arm_data>.
Loading core <PARA_RAM> for timing and area information for instance <mypararam>.
Loading core <DISP_RAM> for timing and area information for instance <mydispram>.
Loading core <Freq_Equa_Para> for timing and area information for instance <Freq_Equa_Para0>.
Loading core <FreqEqua_Multi> for timing and area information for instance <Multi_Re0>.
Loading core <FreqEqua_Multi> for timing and area information for instance <Multi_Im0>.
Loading core <DATA_ADJ> for timing and area information for instance <ADJ_I>.
Loading core <DATA_ADJ> for timing and area information for instance <ADJ_Q>.
Loading core <DATA_ADJ_N> for timing and area information for instance <ADJ_U>.
Loading core <DATA_ADJ_N> for timing and area information for instance <ADJ_V>.
Loading core <DEDISP_FIFO> for timing and area information for instance <de_disp_fifo_data>.
Loading core <fir8_72M> for timing and area information for instance <U_fir1>.
Loading core <fir7_72M> for timing and area information for instance <U_fir2>.
Loading core <fir6_72M> for timing and area information for instance <U_fir3>.
Loading core <fir5_72M> for timing and area information for instance <U_fir4>.
Loading core <fir4_72M> for timing and area information for instance <U_fir5>.
Loading core <fir3_72M> for timing and area information for instance <U_fir6>.
Loading core <fir2_72M> for timing and area information for instance <U_fir7>.
Loading core <fir1_72M> for timing and area information for instance <U_fir8>.
Loading core <mul> for timing and area information for instance <U_mul_i>.
Loading core <mul> for timing and area information for instance <U_mul_q>.
Loading core <ROM_cos2400> for timing and area information for instance <U_ROM_cos2400>.
Loading core <ROM_sin2400> for timing and area information for instance <U_ROM_sin2400>.
Loading core <Adder2> for timing and area information for instance <adder12>.
Loading core <Adder2> for timing and area information for instance <adder12q>.
Loading core <Adder2> for timing and area information for instance <adder34>.
Loading core <Adder2> for timing and area information for instance <adder34q>.
Loading core <Adder2> for timing and area information for instance <adder56>.
Loading core <Adder2> for timing and area information for instance <adder56q>.
Loading core <Adder2> for timing and area information for instance <adder78>.
Loading core <Adder2> for timing and area information for instance <adder78q>.
Loading core <Adder3> for timing and area information for instance <adder1234>.
Loading core <Adder3> for timing and area information for instance <adder5678>.
Loading core <Adder4> for timing and area information for instance <adder12345678>.
Loading core <Adder3> for timing and area information for instance <adder1234q>.
Loading core <Adder3> for timing and area information for instance <adder5678q>.
Loading core <Adder4> for timing and area information for instance <adder12345678q>.
Loading core <DDC_FIFO> for timing and area information for instance <FIFO_L_I>.
Loading core <DDC_FIFO> for timing and area information for instance <FIFO_L_Q>.
Loading core <DDC_FIFO> for timing and area information for instance <FIFO_R_I>.
Loading core <DDC_FIFO> for timing and area information for instance <FIFO_R_Q>.
Loading core <fft_512> for timing and area information for instance <FFT_150M_L>.
Loading core <fft_512> for timing and area information for instance <FFT_150M_R>.
Loading core <multiplier> for timing and area information for instance <mult_re_re0>.
Loading core <multiplier> for timing and area information for instance <mult_im_im0>.
Loading core <adder> for timing and area information for instance <adder0>.
Loading core <multiplier> for timing and area information for instance <mult_RrRl0>.
Loading core <multiplier> for timing and area information for instance <mult_RrIl0>.
Loading core <multiplier> for timing and area information for instance <mult_IrIl0>.
Loading core <multiplier> for timing and area information for instance <mult_IrRl0>.
Loading core <adder> for timing and area information for instance <adder0>.
Loading core <subber> for timing and area information for instance <subber0>.
Loading core <ram_para> for timing and area information for instance <ram_para1>.
Loading core <ram_para> for timing and area information for instance <ram_para2>.
Loading core <ram_para> for timing and area information for instance <ram_para3>.
Loading core <ram_para_all_V2> for timing and area information for instance <ram_para1>.
Loading core <Power_Adder> for timing and area information for instance <Power_Adder>.
INFO:Xst:1901 - Instance blk00000474 in unit blk00000474 of type RAMB18SDP has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000475 in unit blk00000475 of type RAMB18SDP has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000864 in unit blk00000864 of type RAMB18SDP has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00000865 in unit blk00000865 of type RAMB18SDP has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00002e53 in unit blk00002e53 of type RAMB18SDP has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk00002e54 in unit blk00002e54 of type RAMB18SDP has been replaced by RAMB18E1
INFO:Xst:1901 - Instance blk0000317b in unit blk0000317b of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000317c in unit blk0000317c of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000317d in unit blk0000317d of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000317e in unit blk0000317e of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000317f in unit blk0000317f of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003180 in unit blk00003180 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003181 in unit blk00003181 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003182 in unit blk00003182 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003183 in unit blk00003183 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003184 in unit blk00003184 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003185 in unit blk00003185 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003186 in unit blk00003186 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003187 in unit blk00003187 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003188 in unit blk00003188 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003189 in unit blk00003189 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000318a in unit blk0000318a of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000318b in unit blk0000318b of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000318c in unit blk0000318c of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000318d in unit blk0000318d of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000318e in unit blk0000318e of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk0000318f in unit blk0000318f of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003190 in unit blk00003190 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003191 in unit blk00003191 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003192 in unit blk00003192 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003193 in unit blk00003193 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003194 in unit blk00003194 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003195 in unit blk00003195 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00003196 in unit blk00003196 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:2261 - The FF/Latch <wr_rd_addr_0> in Unit <rx_fifo_i> is equivalent to the following 5 FFs/Latches, which will be removed : <wr_rd_addr_1> <wr_rd_addr_2> <wr_rd_addr_3> <wr_rd_addr_4> <wr_rd_addr_5> 
INFO:Xst:2261 - The FF/Latch <cnt_sync_in_reg_5> in Unit <RAM_BUFFER> is equivalent to the following 2 FFs/Latches, which will be removed : <cnt_sync_in_reg_6> <cnt_sync_in_reg_7> 
INFO:Xst:2261 - The FF/Latch <user_data_40> in Unit <U12> is equivalent to the following 23 FFs/Latches, which will be removed : <user_data_41> <user_data_42> <user_data_43> <user_data_44> <user_data_45> <user_data_46> <user_data_47> <user_data_48> <user_data_49> <user_data_50> <user_data_51> <user_data_52> <user_data_53> <user_data_54> <user_data_55> <user_data_56> <user_data_57> <user_data_58> <user_data_59> <user_data_60> <user_data_61> <user_data_62> <user_data_63> 
INFO:Xst:2261 - The FF/Latch <para_ena> in Unit <U8_de_disp> is equivalent to the following FF/Latch, which will be removed : <para_wea> 
WARNING:Xst:1710 - FF/Latch <packet_size_9> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_10> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_11> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_12> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_13> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_14> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_15> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cnt_sync_in_reg_5> (without init value) has a constant value of 0 in block <RAM_BUFFER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <speed_0> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <speed_1> (without init value) has a constant value of 1 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_0> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_data_40> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pause_shift_0> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pause_req> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <inner_max0_47> has a constant value of 0 in block <Get_Max_Para>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dout_reg_i_temp_47> (without init value) has a constant value of 0 in block <adjust0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <inner_max0_47> has a constant value of 0 in block <Get_Max_Para>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dout_reg_i_temp_47> (without init value) has a constant value of 0 in block <adjust0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rd_addr_0> (without init value) has a constant value of 0 in block <rx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_bresp_reg_0> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <expected_data_0> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <expected_data_1> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <expected_data_2> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <expected_data_3> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <expected_data_4> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <expected_data_5> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <expected_data_6> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_8> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_7> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_6> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_5> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_4> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <expected_data_7> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_0> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_1> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_2> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <packet_size_3> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <max0_47> has a constant value of 0 in block <Get_Max_Para>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_1> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <max0_47> has a constant value of 0 in block <Get_Max_Para>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <serial_command_shift_1> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_2> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_0> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_1> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_3> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_2> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_4> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_5> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_3> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_6> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_4> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_7> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_5> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_8> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_6> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_9> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_7> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_8> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_10> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_11> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_9> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_12> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_10> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_11> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_13> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_12> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_14> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_13> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_15> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_14> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_16> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_15> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_17> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_18> (without init value) has a constant value of 0 in block <U12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_24> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_29> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_30> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_1> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_20> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_22> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_27> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <cnt_sync_temp_5> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <cnt_sync_temp_6> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <cnt_sync_temp_7> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_0> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_1> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_2> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_3> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_4> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_5> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_6> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_7> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <user_reg_0> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_1> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_2> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_3> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_4> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_5> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_6> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_7> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <cal_mode_2> of sequential type is unconnected in block <U10_1>.
WARNING:Xst:2677 - Node <power_com_out_16> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_17> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_18> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_19> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_20> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_21> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_22> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_23> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <data_neg_reg_plus_33> of sequential type is unconnected in block <U_getMax_signed_I>.
WARNING:Xst:2677 - Node <data_neg_reg_plus_33> of sequential type is unconnected in block <U_getMax_signed_Q>.
WARNING:Xst:2677 - Node <data_neg_reg_plus_33> of sequential type is unconnected in block <U_getMax_signed_I>.
WARNING:Xst:2677 - Node <data_neg_reg_plus_33> of sequential type is unconnected in block <U_getMax_signed_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <U11_Data_out_Sel>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <U11_Data_out_Sel>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <U11_Data_out_Sel>.
WARNING:Xst:2677 - Node <cnt_sync_out_9> of sequential type is unconnected in block <U11_Data_out_Sel>.
WARNING:Xst:2677 - Node <cnt_sync_out_10> of sequential type is unconnected in block <U11_Data_out_Sel>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <serial_command_shift_36> is unconnected in block <axi_lite_controller>.
WARNING:Xst:2404 -  FFs/Latches <user_data<63:40>> (without init value) have a constant value of 0 in block <rgmii_example_design>.
WARNING:Xst:2404 -  FFs/Latches <cnt_sync_in_reg<7:5>> (without init value) have a constant value of 0 in block <power_out_control>.

Synthesizing (advanced) Unit <Acc_Module>.
The following registers are absorbed into counter <num_acc_reg>: 1 register on signal <num_acc_reg>.
Unit <Acc_Module> synthesized (advanced).

Synthesizing (advanced) Unit <DATA_FOR_ARM>.
The following registers are absorbed into counter <addr_in>: 1 register on signal <addr_in>.
Unit <DATA_FOR_ARM> synthesized (advanced).

Synthesizing (advanced) Unit <DEDISP_FIFO_MODULE>.
The following registers are absorbed into counter <cnt_frame>: 1 register on signal <cnt_frame>.
Unit <DEDISP_FIFO_MODULE> synthesized (advanced).

Synthesizing (advanced) Unit <Data_Combine>.
The following registers are absorbed into counter <cnt_sync_out>: 1 register on signal <cnt_sync_out>.
The following registers are absorbed into counter <read_addr2>: 1 register on signal <read_addr2>.
The following registers are absorbed into counter <read_addr1>: 1 register on signal <read_addr1>.
The following registers are absorbed into counter <read_addr3>: 1 register on signal <read_addr3>.
Unit <Data_Combine> synthesized (advanced).

Synthesizing (advanced) Unit <Data_Combine_RL>.
The following registers are absorbed into counter <cnt_sync_out>: 1 register on signal <cnt_sync_out>.
The following registers are absorbed into counter <read_addr1>: 1 register on signal <read_addr1>.
Unit <Data_Combine_RL> synthesized (advanced).

Synthesizing (advanced) Unit <LED>.
The following registers are absorbed into counter <LED_CNT1>: 1 register on signal <LED_CNT1>.
The following registers are absorbed into counter <LED_CNT0>: 1 register on signal <LED_CNT0>.
Unit <LED> synthesized (advanced).

Synthesizing (advanced) Unit <PPS_DETECT>.
The following registers are absorbed into counter <cnt_reg>: 1 register on signal <cnt_reg>.
The following registers are absorbed into counter <time_cnt>: 1 register on signal <time_cnt>.
Unit <PPS_DETECT> synthesized (advanced).

Synthesizing (advanced) Unit <US_TIMER>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <user_data>: 1 register on signal <user_data>.
Unit <US_TIMER> synthesized (advanced).

Synthesizing (advanced) Unit <WIDTH_SEL>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <WIDTH_SEL> synthesized (advanced).

Synthesizing (advanced) Unit <adc_snap_buffer>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
Unit <adc_snap_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <address_swap>.
The following registers are absorbed into counter <wr_count>: 1 register on signal <wr_count>.
The following registers are absorbed into counter <rd_count>: 1 register on signal <rd_count>.
Unit <address_swap> synthesized (advanced).

Synthesizing (advanced) Unit <axi_pat_check>.
The following registers are absorbed into counter <packet_size>: 1 register on signal <packet_size>.
The following registers are absorbed into counter <expected_data>: 1 register on signal <expected_data>.
Unit <axi_pat_check> synthesized (advanced).

Synthesizing (advanced) Unit <axi_pat_gen>.
The following registers are absorbed into counter <header_count>: 1 register on signal <header_count>.
The following registers are absorbed into counter <ip_count>: 1 register on signal <ip_count>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
The following registers are absorbed into counter <frame_count>: 1 register on signal <frame_count>.
The following registers are absorbed into counter <sys_count>: 1 register on signal <sys_count>.
The following registers are absorbed into counter <udp_count>: 1 register on signal <udp_count>.
The following registers are absorbed into counter <user_count>: 1 register on signal <user_count>.
The following registers are absorbed into counter <data_count>: 1 register on signal <data_count>.
	The following adders/subtractors are grouped into adder tree <Madd_n04761> :
 	<Madd_n0464[16:0]> in block <axi_pat_gen>, 	<Madd_n0467[17:0]> in block <axi_pat_gen>, 	<Madd_n0470[18:0]> in block <axi_pat_gen>, 	<Madd_n0473[19:0]> in block <axi_pat_gen>, 	<Madd_n0476> in block <axi_pat_gen>.
Unit <axi_pat_gen> synthesized (advanced).

Synthesizing (advanced) Unit <axi_pipe>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
Unit <axi_pipe> synthesized (advanced).

Synthesizing (advanced) Unit <de_dispersion>.
The following registers are absorbed into counter <addr_out>: 1 register on signal <addr_out>.
The following registers are absorbed into counter <base_addr>: 1 register on signal <base_addr>.
Unit <de_dispersion> synthesized (advanced).

Synthesizing (advanced) Unit <ms_gen>.
The following registers are absorbed into counter <cnt_frame>: 1 register on signal <cnt_frame>.
Unit <ms_gen> synthesized (advanced).

Synthesizing (advanced) Unit <power_out_control>.
The following registers are absorbed into counter <cnt_page_temp>: 1 register on signal <cnt_page_temp>.
The following registers are absorbed into counter <cnt_page>: 1 register on signal <cnt_page>.
The following registers are absorbed into counter <cnt_page_read>: 1 register on signal <cnt_page_read>.
Unit <power_out_control> synthesized (advanced).

Synthesizing (advanced) Unit <rgmii_example_design>.
The following registers are absorbed into counter <phy_reset_count>: 1 register on signal <phy_reset_count>.
Unit <rgmii_example_design> synthesized (advanced).

Synthesizing (advanced) Unit <rx_client_fifo_8>.
The following registers are absorbed into accumulator <rd_addr>: 1 register on signal <rd_addr>, 1 register on signal <rd_addr_reload>.
The following registers are absorbed into counter <rd_frames>: 1 register on signal <rd_frames>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
Unit <rx_client_fifo_8> synthesized (advanced).

Synthesizing (advanced) Unit <tx_client_fifo_8>.
The following registers are absorbed into accumulator <wr_frames>: 1 register on signal <wr_frames>.
The following registers are absorbed into counter <rd_16_count>: 1 register on signal <rd_16_count>.
The following registers are absorbed into counter <rd_slot_timer>: 1 register on signal <rd_slot_timer>.
Unit <tx_client_fifo_8> synthesized (advanced).
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_24> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_29> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_30> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_1> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_20> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_22> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_27> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <data_temp_0> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_1> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_2> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_3> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_4> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_5> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_6> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <data_temp_7> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <cnt_sync_temp_5> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <cnt_sync_temp_6> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <cnt_sync_temp_7> of sequential type is unconnected in block <WIDTH_SEL>.
WARNING:Xst:2677 - Node <user_reg_0> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_1> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_2> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_3> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_4> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_5> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_6> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <user_reg_7> of sequential type is unconnected in block <axi_pat_gen>.
WARNING:Xst:2677 - Node <data_neg_reg_plus_33> of sequential type is unconnected in block <getMax_signed>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 102
 12-bit adder                                          : 18
 12-bit subtractor                                     : 20
 13-bit subtractor                                     : 16
 14-bit adder                                          : 12
 15-bit subtractor                                     : 14
 16-bit adder                                          : 2
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 2
 17-bit adder                                          : 1
 2-bit subtractor                                      : 1
 24-bit adder                                          : 5
 3-bit adder                                           : 4
 3-bit subtractor                                      : 1
 34-bit adder                                          : 4
 6-bit addsub                                          : 1
# Adder Trees                                          : 1
 21-bit / 5-inputs adder tree                          : 1
# Counters                                             : 66
 1-bit up counter                                      : 1
 10-bit up counter                                     : 2
 11-bit up counter                                     : 3
 12-bit down counter                                   : 1
 12-bit up counter                                     : 1
 16-bit up counter                                     : 6
 21-bit up counter                                     : 20
 29-bit up counter                                     : 2
 3-bit up counter                                      : 2
 32-bit up counter                                     : 3
 4-bit up counter                                      : 4
 40-bit up counter                                     : 2
 5-bit up counter                                      : 3
 6-bit up counter                                      : 5
 8-bit down counter                                    : 1
 9-bit up counter                                      : 9
 9-bit updown counter                                  : 1
# Accumulators                                         : 2
 12-bit updown accumulator                             : 1
 9-bit updown accumulator                              : 1
# Registers                                            : 8403
 Flip-Flops                                            : 8403
# Comparators                                          : 147
 1-bit comparator not equal                            : 2
 10-bit comparator greater                             : 4
 11-bit comparator greater                             : 12
 14-bit comparator greater                             : 18
 15-bit comparator greater                             : 2
 16-bit comparator equal                               : 8
 16-bit comparator not equal                           : 1
 2-bit comparator not equal                            : 1
 32-bit comparator greater                             : 4
 32-bit comparator lessequal                           : 16
 34-bit comparator greater                             : 6
 48-bit comparator greater                             : 4
 5-bit comparator greater                              : 1
 5-bit comparator not equal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator not equal                            : 1
 8-bit comparator greater                              : 61
 8-bit comparator not equal                            : 4
# Multiplexers                                         : 683
 1-bit 2-to-1 multiplexer                              : 514
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 2
 11-bit 4-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 36
 16-bit 2-to-1 multiplexer                             : 13
 16-bit 4-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 1
 23-bit 2-to-1 multiplexer                             : 4
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 12
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 34
 34-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 1
 48-bit 2-to-1 multiplexer                             : 6
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 31
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 4
# Logic shifters                                       : 12
 32-bit shifter logical left                           : 4
 34-bit shifter logical left                           : 4
 48-bit shifter logical left                           : 4
# FSMs                                                 : 13
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <pause_shift_0> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pause_req> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_1> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_2> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_0> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_1> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_3> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_2> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_4> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_3> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_5> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_6> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_4> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_7> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_5> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_8> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_6> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_9> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_7> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_10> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_8> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_9> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_11> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_10> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_12> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_11> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_13> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_12> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_14> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_13> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_15> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_14> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_16> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_val_15> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_17> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pause_shift_18> (without init value) has a constant value of 0 in block <rgmii_example_design>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rd_addr_0> (without init value) has a constant value of 0 in block <rx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_1> (without init value) has a constant value of 0 in block <rx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_2> (without init value) has a constant value of 0 in block <rx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_3> (without init value) has a constant value of 0 in block <rx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_4> (without init value) has a constant value of 0 in block <rx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_5> (without init value) has a constant value of 0 in block <rx_client_fifo_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_bresp_reg_0> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <speed_0> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <speed_1> (without init value) has a constant value of 1 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <serial_command_shift_0> has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <serial_command_shift_1> has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <serial_command_shift_36> is unconnected in block <axi_lite_sm>.
INFO:Xst:2261 - The FF/Latch <para_ena> in Unit <de_dispersion> is equivalent to the following FF/Latch, which will be removed : <para_wea> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_6> on signal <wr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_5> on signal <rd_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1101  | 1101
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1010  | 1010
 0111  | 0111
 1011  | 1011
 1000  | 1000
 1001  | 1001
 1100  | 1100
 1111  | 1111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/FSM_8> on signal <rd_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 110   | 110
 101   | 101
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/FSM_7> on signal <wr_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 011
 010   | 010
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/v6emac_fifo_block/v6emac_block/FSM_3> on signal <idelay_reset_cnt[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0100  | 0110
 0101  | 0111
 0110  | 0101
 0111  | 0100
 1000  | 1100
 1001  | 1101
 1010  | 1111
 1011  | 1110
 1100  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/FSM_4> on signal <access_cs[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/basic_pat_gen/axi_pat_check/FSM_10> on signal <rx_state[1:0]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 
 10    | unreached
 11    | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/basic_pat_gen/axi_pat_gen/FSM_9> on signal <gen_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
 111   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/basic_pat_gen/address_swap/FSM_12> on signal <rd_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 011
 110   | 010
 010   | unreached
 101   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/basic_pat_gen/address_swap/FSM_11> on signal <wr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/axi_lite_controller/FSM_2> on signal <axi_access_sm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U12/axi_lite_controller/FSM_1> on signal <axi_state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00000 | 0000
 01111 | 0001
 10001 | 0010
 10000 | 0011
 10010 | 0100
 10011 | 0101
 10101 | 0110
 10110 | 0111
 10111 | 1000
 11001 | 1001
 11010 | unreached
 11011 | unreached
 11100 | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U8_de_disp_fifo/FSM_0> on signal <cnt_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
-------------------
WARNING:Xst:1710 - FF/Latch <s_axi_rresp_reg_0> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <expected_data_0> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <expected_data_1> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <expected_data_2> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <expected_data_3> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <expected_data_4> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <expected_data_5> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <expected_data_6> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <expected_data_7> (without init value) has a constant value of 0 in block <axi_pat_check>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <packet_size_0> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_1> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_2> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_3> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_4> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_5> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_6> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_7> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_8> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_9> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_10> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_11> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_12> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_13> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_14> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:2677 - Node <packet_size_15> of sequential type is unconnected in block <axi_pat_check>.
WARNING:Xst:1710 - FF/Latch <s_axi_awaddr_11> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_12> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_13> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_14> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_15> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_16> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_17> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_18> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_19> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_20> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_21> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_22> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_23> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_24> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_25> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_26> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_27> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_28> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_29> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_30> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_31> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_11> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_12> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_13> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_14> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_15> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_16> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_17> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_18> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_19> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_20> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_21> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_22> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_23> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_24> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_25> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_26> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_27> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_28> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_29> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_30> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_31> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data0_temp_47> (without init value) has a constant value of 0 in block <Get_Max_48bit_neg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inner_max0_47> has a constant value of 0 in block <Get_Max_48bit_neg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <max0_47> has a constant value of 0 in block <Get_Max_48bit_neg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data0_temp_31> (without init value) has a constant value of 0 in block <Get_Max_32bit_neg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <inner_max0_31> has a constant value of 0 in block <Get_Max_32bit_neg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <max0_31> has a constant value of 0 in block <Get_Max_32bit_neg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <abs_reg_33> (without init value) has a constant value of 0 in block <getMax_signed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <abs_reg_delay_33> (without init value) has a constant value of 0 in block <getMax_signed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <max_internal_reg_33> (without init value) has a constant value of 0 in block <getMax_signed>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <max_reg_33> (without init value) has a constant value of 0 in block <getMax_signed>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance adc_data_iddr[0].IDDR_adc_data in unit adc_iserdes of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_data_iddr[1].IDDR_adc_data in unit adc_iserdes of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_data_iddr[2].IDDR_adc_data in unit adc_iserdes of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_data_iddr[3].IDDR_adc_data in unit adc_iserdes of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_data_iddr[4].IDDR_adc_data in unit adc_iserdes of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_data_iddr[5].IDDR_adc_data in unit adc_iserdes of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_data_iddr[6].IDDR_adc_data in unit adc_iserdes of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance adc_data_iddr[7].IDDR_adc_data in unit adc_iserdes of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance clk_bufio in unit adc_clk_if of type BUFIO has been replaced by BUFIODQS
INFO:Xst:1901 - Instance rgmii_rx_ctl_in in unit rgmii_v2_0_if of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance rxdata_in_bus[0].rgmii_rx_data_in in unit rgmii_v2_0_if of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance rxdata_in_bus[1].rgmii_rx_data_in in unit rgmii_v2_0_if of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance rxdata_in_bus[2].rgmii_rx_data_in in unit rgmii_v2_0_if of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance rxdata_in_bus[3].rgmii_rx_data_in in unit rgmii_v2_0_if of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:2261 - The FF/Latch <rd_addr_reload> in Unit <rx_client_fifo_8> is equivalent to the following FF/Latch, which will be removed : <name> 

Optimizing unit <psr_ddc_150M_top> ...

Optimizing unit <adc_if_check_snap> ...

Optimizing unit <adc_data_interface_one_core_1> ...

Optimizing unit <adc_if_single_path_1> ...

Optimizing unit <adc_data_buffer> ...

Optimizing unit <adc_data_iodelay_1> ...

Optimizing unit <adc_if_single_path_2> ...

Optimizing unit <adc_data_iodelay_2> ...

Optimizing unit <adc_clk_buffer> ...

Optimizing unit <reset_global> ...

Optimizing unit <adc_clk_if> ...

Optimizing unit <adc_data_sync> ...

Optimizing unit <adc_sync> ...

Optimizing unit <adc_data_interface_one_core_2> ...

Optimizing unit <adc_if_single_path_3> ...

Optimizing unit <adc_data_iodelay_3> ...

Optimizing unit <adc_if_single_path_4> ...

Optimizing unit <adc_data_iodelay_4> ...

Optimizing unit <adc_data_interface_one_core_3> ...

Optimizing unit <adc_if_single_path_5> ...

Optimizing unit <adc_data_iodelay_5> ...

Optimizing unit <adc_if_single_path_6> ...

Optimizing unit <adc_data_iodelay_6> ...

Optimizing unit <adc_data_interface_one_core_4> ...

Optimizing unit <adc_if_single_path_7> ...

Optimizing unit <adc_data_iodelay_7> ...

Optimizing unit <adc_if_single_path_8> ...

Optimizing unit <adc_data_iodelay_8> ...

Optimizing unit <delay_line_3> ...

Optimizing unit <refclk_gen> ...

Optimizing unit <delay_line_1> ...

Optimizing unit <delay_line_2> ...

Optimizing unit <adc_data_conv> ...

Optimizing unit <ten_100_1g_eth_fifo> ...

Optimizing unit <sync_block> ...

Optimizing unit <BRAM_TDP_MACRO> ...

Optimizing unit <axi_lite_ipif> ...

Optimizing unit <reset_sync> ...

Optimizing unit <basic_pat_gen> ...

Optimizing unit <axi_mux> ...

Optimizing unit <clk_wiz_v2_1> ...

Optimizing unit <sys_clk_300M> ...

Optimizing unit <ADC_REG_MODULE> ...

Optimizing unit <CLK_REG_MODULE> ...

Optimizing unit <Pre_Digital_Gain> ...

Optimizing unit <Digital_Gain_48bit> ...

Optimizing unit <Digital_Gain_48bit_neg> ...

Optimizing unit <Aft_Digital_Gain> ...

Optimizing unit <Digital_Gain_32bit> ...

Optimizing unit <Digital_Gain_32bit_neg> ...

Optimizing unit <Acc_IQUV> ...

Optimizing unit <MODE_REG> ...

Optimizing unit <CTRL_MODULE> ...

Optimizing unit <ReIm_Multi> ...

Optimizing unit <PRECISION_ADJ> ...

Optimizing unit <DDC_2400to150> ...

Optimizing unit <Adder> ...

Optimizing unit <delay_line_4> ...

Optimizing unit <delay_line_5> ...

Optimizing unit <SYS_MON> ...

Optimizing unit <FFT_150M> ...

Optimizing unit <Cal_IQUV_V2> ...

Optimizing unit <Cal_LR_POWER> ...

Optimizing unit <Cal_ReIm_RL> ...

Optimizing unit <DELAY_MODULE> ...

Optimizing unit <Cal_Power> ...

Optimizing unit <BTC> ...

Optimizing unit <adc_data_interface> ...

Optimizing unit <adc_iserdes> ...

Optimizing unit <adc_snap_buffer> ...

Optimizing unit <adc_min_detect> ...

Optimizing unit <adc_min_one_core> ...

Optimizing unit <ms_gen> ...

Optimizing unit <adc_max_detect> ...

Optimizing unit <adc_max_one_core> ...

Optimizing unit <adc_data_conv_one_core> ...

Optimizing unit <rgmii_example_design> ...

Optimizing unit <v6_emac_v2_3_fifo_block> ...

Optimizing unit <tx_client_fifo_8> ...

Optimizing unit <rx_client_fifo_8> ...

Optimizing unit <v6_emac_v2_3_block> ...

Optimizing unit <rgmii_v2_0_if> ...

Optimizing unit <axi4_lite_ipif_wrapper> ...

Optimizing unit <slave_attachment> ...
WARNING:Xst:1710 - FF/Latch <bus2ip_addr_reg_31> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_30> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_29> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_28> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_27> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_26> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_25> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_24> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_23> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_22> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_21> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_20> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_19> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_18> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_17> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_16> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_15> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_14> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_13> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_12> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_11> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <address_decoder> ...

Optimizing unit <counter_f> ...

Optimizing unit <vector_decode> ...

Optimizing unit <WIDTH_SEL> ...

Optimizing unit <axi_pat_check> ...

Optimizing unit <axi_pat_gen> ...

Optimizing unit <axi_pipe> ...

Optimizing unit <address_swap> ...

Optimizing unit <power_out_control> ...

Optimizing unit <US_TIMER> ...

Optimizing unit <axi_lite_sm> ...

Optimizing unit <CLK_RESET_INTERFACE> ...

Optimizing unit <PPS_DETECT> ...

Optimizing unit <Get_Max_48bit> ...

Optimizing unit <adjust_48bit> ...

Optimizing unit <Get_Max_48bit_neg> ...

Optimizing unit <Get_Max_32bit> ...

Optimizing unit <adjust_32bit> ...

Optimizing unit <Get_Max_32bit_neg> ...

Optimizing unit <Acc_Module> ...

Optimizing unit <DATA_FOR_ARM> ...

Optimizing unit <de_dispersion> ...

Optimizing unit <Freq_Equalization> ...

Optimizing unit <DEDISP_FIFO_MODULE> ...

Optimizing unit <nco_2400M> ...

Optimizing unit <NCO_MUL_CHANNEL> ...

Optimizing unit <DDC_Digital_gain> ...

Optimizing unit <adjust_para> ...

Optimizing unit <getMax_signed> ...

Optimizing unit <DDC_DATA_FIFO> ...

Optimizing unit <Data_Combine> ...

Optimizing unit <Data_Combine_RL> ...

Optimizing unit <Data_out_Sel> ...

Optimizing unit <LED> ...
WARNING:Xst:1710 - FF/Latch <max_iq_reg_33> (without init value) has a constant value of 0 in block <U_DDC_Digital_gain_L>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <max_iq_reg_33> (without init value) has a constant value of 0 in block <U_DDC_Digital_gain_R>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dout_reg_i_temp_47> (without init value) has a constant value of 0 in block <adjust0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <inner_max0_47> has a constant value of 0 in block <Get_Max_Para>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dout_reg_i_temp_47> (without init value) has a constant value of 0 in block <adjust0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <inner_max0_47> has a constant value of 0 in block <Get_Max_Para>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_63> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_62> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_61> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_60> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_59> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_58> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_57> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_56> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_55> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_40> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_41> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_42> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_43> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_44> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_45> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_46> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_47> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_48> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_49> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_50> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_51> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_52> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_53> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <user_reg_54> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <max0_47> has a constant value of 0 in block <Get_Max_Para>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <max0_47> has a constant value of 0 in block <Get_Max_Para>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_fifo_status_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_2> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_3> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <rx_axis_mac_tready> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_2> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_fifo_status_3> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <cnt_sync_in0_0> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_1> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_2> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_3> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_4> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_5> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_6> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_7> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_8> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <en_sync_in0> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <en_sync_out> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_0> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_1> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_2> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_3> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_4> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_5> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_0> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_1> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_2> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_3> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_4> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_5> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_6> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_7> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_8> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <en_sync_in0> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <en_sync_out> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_0> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_1> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_2> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_3> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_4> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_5> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_0> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_1> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_2> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_3> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_4> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_5> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_6> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_7> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_8> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <en_sync_in0> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <en_sync_out> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_0> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_1> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_2> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_3> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_4> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_5> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_0> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_1> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_2> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_3> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_4> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_5> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_6> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_7> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_8> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <en_sync_in0> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <en_sync_out> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_0> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_1> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_2> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_3> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_4> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_5> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <Digital_Gain_Q>.
WARNING:Xst:2677 - Node <cnt_sync_in0_0> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_1> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_2> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_3> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_4> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_5> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_6> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_7> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_8> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <en_sync_in0> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <en_sync_out> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_0> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_1> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_2> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_3> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_4> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_5> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <Digital_Gain_V>.
WARNING:Xst:2677 - Node <cnt_sync_in0_0> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_1> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_2> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_3> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_4> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_5> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_6> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_7> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_in0_8> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <en_sync_in0> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <en_sync_out> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_0> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_1> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_2> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_3> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_4> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_5> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <Digital_Gain_U>.
WARNING:Xst:2677 - Node <en_sync_out> of sequential type is unconnected in block <Acc_V0>.
WARNING:Xst:2677 - Node <cnt_sync_out_0> of sequential type is unconnected in block <Acc_V0>.
WARNING:Xst:2677 - Node <cnt_sync_out_1> of sequential type is unconnected in block <Acc_V0>.
WARNING:Xst:2677 - Node <cnt_sync_out_2> of sequential type is unconnected in block <Acc_V0>.
WARNING:Xst:2677 - Node <cnt_sync_out_3> of sequential type is unconnected in block <Acc_V0>.
WARNING:Xst:2677 - Node <cnt_sync_out_4> of sequential type is unconnected in block <Acc_V0>.
WARNING:Xst:2677 - Node <cnt_sync_out_5> of sequential type is unconnected in block <Acc_V0>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <Acc_V0>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <Acc_V0>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <Acc_V0>.
WARNING:Xst:2677 - Node <en_sync_out> of sequential type is unconnected in block <Acc_U0>.
WARNING:Xst:2677 - Node <cnt_sync_out_0> of sequential type is unconnected in block <Acc_U0>.
WARNING:Xst:2677 - Node <cnt_sync_out_1> of sequential type is unconnected in block <Acc_U0>.
WARNING:Xst:2677 - Node <cnt_sync_out_2> of sequential type is unconnected in block <Acc_U0>.
WARNING:Xst:2677 - Node <cnt_sync_out_3> of sequential type is unconnected in block <Acc_U0>.
WARNING:Xst:2677 - Node <cnt_sync_out_4> of sequential type is unconnected in block <Acc_U0>.
WARNING:Xst:2677 - Node <cnt_sync_out_5> of sequential type is unconnected in block <Acc_U0>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <Acc_U0>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <Acc_U0>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <Acc_U0>.
WARNING:Xst:2677 - Node <en_sync_out> of sequential type is unconnected in block <Acc_Q0>.
WARNING:Xst:2677 - Node <cnt_sync_out_0> of sequential type is unconnected in block <Acc_Q0>.
WARNING:Xst:2677 - Node <cnt_sync_out_1> of sequential type is unconnected in block <Acc_Q0>.
WARNING:Xst:2677 - Node <cnt_sync_out_2> of sequential type is unconnected in block <Acc_Q0>.
WARNING:Xst:2677 - Node <cnt_sync_out_3> of sequential type is unconnected in block <Acc_Q0>.
WARNING:Xst:2677 - Node <cnt_sync_out_4> of sequential type is unconnected in block <Acc_Q0>.
WARNING:Xst:2677 - Node <cnt_sync_out_5> of sequential type is unconnected in block <Acc_Q0>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <Acc_Q0>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <Acc_Q0>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <Acc_Q0>.
WARNING:Xst:2677 - Node <cal_mode_2> of sequential type is unconnected in block <U10_1>.
WARNING:Xst:2677 - Node <power_com_out_16> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_17> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_18> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_19> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_20> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_21> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_22> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <power_com_out_23> of sequential type is unconnected in block <U8_de_disp>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg1_0> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg1_1> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg1_2> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg1_3> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg1_4> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg1_5> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg1_6> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg1_7> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg1_8> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <en_sync_in_reg1> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <en_sync_in_reg2> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg2_0> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg2_1> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg2_2> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg2_3> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg2_4> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg2_5> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg2_6> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg2_7> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_in_reg2_8> of sequential type is unconnected in block <U2_FREQEQUA_R>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_0> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_1> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_2> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_3> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_4> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_5> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_6> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_7> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_8> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <en_sync_reg1> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <en_sync_reg2> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_0> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_1> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_2> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_3> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_4> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_5> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_6> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_7> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_8> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <en_sync_out> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_out_0> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_out_1> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_out_2> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_out_3> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_out_4> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_out_5> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <ReIm_Multi0>.
WARNING:Xst:2677 - Node <cnt_sync_reg0_0> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg0_1> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg0_2> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg0_3> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg0_4> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg0_5> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg0_6> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg0_7> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg0_8> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <en_sync_reg0> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <en_sync_reg1> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_0> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_1> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_2> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_3> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_4> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_5> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_6> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_7> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg1_8> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <en_sync_reg2> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_0> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_1> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_2> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_3> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_4> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_5> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_6> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_7> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_reg2_8> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <en_sync_out> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_out_0> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_out_1> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_out_2> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_out_3> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_out_4> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_out_5> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <Cal_L_POWER>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <U9_Cal_Power>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <U9_Cal_Power>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <U9_Cal_Power>.
WARNING:Xst:2677 - Node <cnt_sync_out_6> of sequential type is unconnected in block <U11_Data_out_Sel>.
WARNING:Xst:2677 - Node <cnt_sync_out_7> of sequential type is unconnected in block <U11_Data_out_Sel>.
WARNING:Xst:2677 - Node <cnt_sync_out_8> of sequential type is unconnected in block <U11_Data_out_Sel>.
WARNING:Xst:2677 - Node <cnt_sync_out_9> of sequential type is unconnected in block <U11_Data_out_Sel>.
WARNING:Xst:2677 - Node <cnt_sync_out_10> of sequential type is unconnected in block <U11_Data_out_Sel>.
WARNING:Xst:1710 - FF/Latch <data_count_10> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_count_11> (without init value) has a constant value of 0 in block <axi_pat_gen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_9> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_8> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_7> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_6> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_5> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_4> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_3> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_2> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_1> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_0> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_rready> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_status_1> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_status_0> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_access> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_access> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_33> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_32> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_31> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_30> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_29> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_28> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_27> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_26> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_30> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_29> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_27> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_25> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_24> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_23> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_22> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_21> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_20> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_19> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_18> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_15> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_14> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_13> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_12> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_11> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_wdata_8> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_awaddr_7> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_awaddr_6> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_awaddr_5> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_awaddr_1> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_awaddr_0> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_arvalid> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_10> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_2> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <capture_data> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_30> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_29> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_27> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_25> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_24> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_23> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_22> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_21> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_20> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_19> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_18> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_15> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_14> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_13> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_12> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_11> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <axi_wr_data_8> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_7> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_6> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_5> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_1> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_0> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <load_data> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_25> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_24> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_23> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_22> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_21> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_20> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_19> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_18> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_17> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_16> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_15> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_14> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_13> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_12> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_11> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_10> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_9> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_8> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_7> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_6> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_5> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_4> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <serial_command_shift_3> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <serial_command_shift_34> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <serial_command_shift_35> has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_0> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_0> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_1> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_1> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_2> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_2> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_3> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_3> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_4> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_4> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_5> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_5> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_6> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_6> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_7> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_7> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_8> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_8> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_9> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_9> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_10> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_10> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_11> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_11> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_12> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_12> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_13> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_13> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_14> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_14> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_15> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_15> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_16> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_16> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_17> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_17> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_18> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_18> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_19> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_19> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_20> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_20> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_21> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_21> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_22> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_22> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_23> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_23> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_24> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_24> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_25> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_25> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_26> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_26> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_27> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_27> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_28> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_28> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_29> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_29> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_30> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_30> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rdata_reg_31> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <axi_rd_data_31> is unconnected in block <axi_lite_controller>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_rvalid_reg> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <s_axi_arready_reg> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1710 - FF/Latch <bus2ip_addr_reg_0> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus2ip_addr_reg_1> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus2ip_addr_reg_5> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus2ip_addr_reg_6> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus2ip_addr_reg_7> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LED_CNT1_28> (without init value) has a constant value of 0 in block <U15_LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LED_CNT0_28> (without init value) has a constant value of 0 in block <U15_LED>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fsmfake11_0> in Unit <address_swap> is equivalent to the following FF/Latch, which will be removed : <wr_state_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <fsmfake11_1> in Unit <address_swap> is equivalent to the following FF/Latch, which will be removed : <wr_state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <addr_4> in Unit <axi_lite_controller> is equivalent to the following FF/Latch, which will be removed : <axi_wr_data_5> 
INFO:Xst:2261 - The FF/Latch <addr_8> in Unit <axi_lite_controller> is equivalent to the following FF/Latch, which will be removed : <addr_9> 
INFO:Xst:2261 - The FF/Latch <s_axi_wdata_0> in Unit <axi_lite_controller> is equivalent to the following 2 FFs/Latches, which will be removed : <s_axi_wdata_2> <s_axi_wdata_10> 
INFO:Xst:2261 - The FF/Latch <s_axi_wdata_1> in Unit <axi_lite_controller> is equivalent to the following FF/Latch, which will be removed : <s_axi_wdata_4> 
INFO:Xst:2261 - The FF/Latch <s_axi_wdata_3> in Unit <axi_lite_controller> is equivalent to the following 5 FFs/Latches, which will be removed : <s_axi_wdata_6> <s_axi_wdata_7> <s_axi_wdata_16> <s_axi_wdata_17> <s_axi_wdata_26> 
INFO:Xst:2261 - The FF/Latch <s_axi_awaddr_10> in Unit <axi_lite_controller> is equivalent to the following FF/Latch, which will be removed : <s_axi_awvalid> 
INFO:Xst:2261 - The FF/Latch <writenread> in Unit <axi_lite_controller> is equivalent to the following FF/Latch, which will be removed : <addr_10> 
INFO:Xst:2261 - The FF/Latch <s_axi_awaddr_8> in Unit <axi_lite_controller> is equivalent to the following FF/Latch, which will be removed : <s_axi_awaddr_9> 
INFO:Xst:2261 - The FF/Latch <axi_wr_data_0> in Unit <axi_lite_controller> is equivalent to the following 2 FFs/Latches, which will be removed : <axi_wr_data_2> <axi_wr_data_10> 
INFO:Xst:2261 - The FF/Latch <axi_wr_data_1> in Unit <axi_lite_controller> is equivalent to the following FF/Latch, which will be removed : <axi_wr_data_4> 
INFO:Xst:2261 - The FF/Latch <axi_wr_data_3> in Unit <axi_lite_controller> is equivalent to the following 5 FFs/Latches, which will be removed : <axi_wr_data_6> <axi_wr_data_7> <axi_wr_data_16> <axi_wr_data_17> <axi_wr_data_26> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_10> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_10> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_11> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_11> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_12> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_12> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_13> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_13> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_14> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_14> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_15> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_15> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_20> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_20> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_16> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_16> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_21> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_21> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_17> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_17> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_22> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_22> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_18> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_18> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_23> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_23> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_19> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_19> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_24> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_24> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_25> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_25> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_26> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_26> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_27> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_27> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_0> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_0> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_1> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_1> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_2> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_2> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_3> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_3> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_4> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_4> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_5> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_5> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_6> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_6> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_7> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_7> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_8> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_8> 
INFO:Xst:2261 - The FF/Latch <LED_CNT1_9> in Unit <U15_LED> is equivalent to the following FF/Latch, which will be removed : <LED_CNT0_9> 
INFO:Xst:3203 - The FF/Latch <LED0> in Unit <U15_LED> is the opposite to the following FF/Latch, which will be removed : <LED1> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <local_rdack> (without init value) has a constant value of 0 in block <axi_lite_ipif>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus2ip_rnw_reg> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdce_out_i_0> (without init value) has a constant value of 0 in block <I_DECODER>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block psr_ddc_150M_top, actual ratio is 4.
In hierarchy level U12/basic_pat_gen/axi_pat_gen.
Forward register balancing over carry chain Mcount_frame_count_cy<0>
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd> in Unit <BU2> is equivalent to the following FF/Latch : <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <de_disp_fifo_data> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_R_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_R_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_R_Q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_R_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_R_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_R_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_R_I> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_R_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_L_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_L_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_L_Q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_L_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_L_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_L_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_L_I> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_L_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <blk0000127d> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk0000304a> 
INFO:Xst:2260 - The FF/Latch <blk000012b7> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00003049> 
INFO:Xst:2260 - The FF/Latch <blk0000127d> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk0000304a> 
INFO:Xst:2260 - The FF/Latch <blk000012b7> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00003049> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd> in Unit <BU2> is equivalent to the following FF/Latch : <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd> in Unit <BU2> is equivalent to the following FF/Latch : <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd> in Unit <BU2> is equivalent to the following FF/Latch : <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd> in Unit <BU2> is equivalent to the following FF/Latch : <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_0_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_1_1> 
INFO:Xst:2260 - The FF/Latch <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd> in Unit <BU2> is equivalent to the following FF/Latch : <U0/G_HAS_IPIF.ipic_host_shim/mdio_wrdata_rd_1> 
INFO:Xst:2260 - The FF/Latch <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2> in Unit <BU2> is equivalent to the following FF/Latch : <U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/counter_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <de_disp_fifo_data> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <de_disp_fifo_data> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <de_disp_fifo_data> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_R_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_R_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_R_Q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_R_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_R_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_R_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_R_I> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_R_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_L_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_L_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_L_Q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_L_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_L_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_L_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_L_I> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_L_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_R_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_R_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_R_Q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_R_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_R_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_R_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_R_I> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_R_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_L_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_L_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_L_Q> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_L_Q> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <FIFO_L_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <FIFO_L_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <FIFO_L_I> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <FIFO_L_I> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <blk000012b7> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00003049> 
INFO:Xst:2260 - The FF/Latch <blk0000127d> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk0000304a> 
INFO:Xst:2260 - The FF/Latch <blk000012b7> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00003049> 
INFO:Xst:2260 - The FF/Latch <blk0000127d> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk0000304a> 
INFO:Xst:2260 - The FF/Latch <blk000012b7> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00003049> 
INFO:Xst:2260 - The FF/Latch <blk0000127d> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk0000304a> 
INFO:Xst:2260 - The FF/Latch <blk000012b7> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00003049> 
INFO:Xst:2260 - The FF/Latch <blk0000127d> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk0000304a> 
INFO:Xst:2260 - The FF/Latch <blk000012b7> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00003049> 
INFO:Xst:2260 - The FF/Latch <blk0000127d> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk0000304a> 
INFO:Xst:2260 - The FF/Latch <blk000012b7> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk00003049> 
INFO:Xst:2260 - The FF/Latch <blk0000127d> in Unit <blk00000001> is equivalent to the following FF/Latch : <blk0000304a> 

Pipelining and Register Balancing Report ...

Processing Unit <U8_de_disp> :
	Register(s) output_en has(ve) been backward balanced into : output_en_BRB0 output_en_BRB1.
Unit <U8_de_disp> processed.

Processing Unit <U12/WIDTH_SEL> :
	Register(s) cnt_sync_temp_0 has(ve) been backward balanced into : cnt_sync_temp_0_BRB0 cnt_sync_temp_0_BRB1 cnt_sync_temp_0_BRB2.
	Register(s) cnt_sync_temp_1 has(ve) been backward balanced into : cnt_sync_temp_1_BRB1 cnt_sync_temp_1_BRB2.
	Register(s) cnt_sync_temp_2 has(ve) been backward balanced into : cnt_sync_temp_2_BRB1 cnt_sync_temp_2_BRB2.
	Register(s) cnt_sync_temp_3 has(ve) been backward balanced into : cnt_sync_temp_3_BRB1 cnt_sync_temp_3_BRB2.
	Register(s) cnt_sync_temp_4 has(ve) been backward balanced into : cnt_sync_temp_4_BRB1 cnt_sync_temp_4_BRB2.
Unit <U12/WIDTH_SEL> processed.

Processing Unit <U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i> :
	Register(s) rd_col_window_pipe_0 has(ve) been backward balanced into : rd_col_window_pipe_0_BRB0 rd_col_window_pipe_0_BRB1.
Unit <U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i> processed.

Processing Unit <U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i> :
	Register(s) rd_data_pipe_0 has(ve) been backward balanced into : rd_data_pipe_0_BRB0 rd_data_pipe_0_BRB1 rd_data_pipe_0_BRB2.
	Register(s) rd_data_pipe_1 has(ve) been backward balanced into : rd_data_pipe_1_BRB1 rd_data_pipe_1_BRB2.
	Register(s) rd_data_pipe_2 has(ve) been backward balanced into : rd_data_pipe_2_BRB1 rd_data_pipe_2_BRB2.
	Register(s) rd_data_pipe_3 has(ve) been backward balanced into : rd_data_pipe_3_BRB1 rd_data_pipe_3_BRB2.
	Register(s) rd_data_pipe_4 has(ve) been backward balanced into : rd_data_pipe_4_BRB1 rd_data_pipe_4_BRB2.
	Register(s) rd_data_pipe_5 has(ve) been backward balanced into : rd_data_pipe_5_BRB1 rd_data_pipe_5_BRB2.
	Register(s) rd_data_pipe_6 has(ve) been backward balanced into : rd_data_pipe_6_BRB1 rd_data_pipe_6_BRB2.
	Register(s) rd_data_pipe_7 has(ve) been backward balanced into : rd_data_pipe_7_BRB1 rd_data_pipe_7_BRB2.
Unit <U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i> processed.

Final Macro Processing ...

Processing Unit <Cal_R_POWER> :
	Found 4-bit shift register for signal <en_sync_out>.
	Found 4-bit shift register for signal <cnt_sync_out_0>.
	Found 4-bit shift register for signal <cnt_sync_out_1>.
	Found 4-bit shift register for signal <cnt_sync_out_2>.
	Found 4-bit shift register for signal <cnt_sync_out_3>.
	Found 4-bit shift register for signal <cnt_sync_out_4>.
	Found 4-bit shift register for signal <cnt_sync_out_5>.
	Found 4-bit shift register for signal <cnt_sync_out_6>.
	Found 4-bit shift register for signal <cnt_sync_out_7>.
	Found 4-bit shift register for signal <cnt_sync_out_8>.
Unit <Cal_R_POWER> processed.

Processing Unit <U1_adc_if_check_snap> :
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_0>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_1>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_2>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_3>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_4>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_5>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_6>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_7>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_8>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_9>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_10>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_11>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_12>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_13>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_14>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_15>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_16>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_17>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_18>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_19>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_20>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_21>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_22>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_23>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_24>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_25>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_26>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_27>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_28>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_29>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_30>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_A_31>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_0>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_1>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_2>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_3>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_4>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_5>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_6>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_7>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_8>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_9>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_10>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_11>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_12>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_13>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_14>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_15>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_16>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_17>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_18>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_19>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_20>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_21>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_22>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_23>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_24>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_25>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_26>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_27>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_28>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_29>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_30>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_B_31>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_0>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_1>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_2>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_3>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_4>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_5>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_6>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_7>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_8>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_9>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_10>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_11>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_12>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_13>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_14>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_15>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_16>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_17>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_18>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_19>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_20>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_21>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_22>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_23>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_24>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_25>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_26>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_27>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_28>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_29>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_30>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_C_31>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_0>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_1>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_2>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_3>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_4>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_5>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_6>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_7>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_8>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_9>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_10>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_11>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_12>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_13>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_14>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_15>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_16>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_17>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_18>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_19>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_20>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_21>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_22>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_23>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_24>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_25>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_26>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_27>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_28>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_29>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_30>.
	Found 2-bit shift register for signal <adc_sync_all_bit_unsigned_D_31>.
Unit <U1_adc_if_check_snap> processed.

Processing Unit <U8_de_disp> :
	Found 5-bit shift register for signal <power_com_reg_0>.
	Found 5-bit shift register for signal <power_com_reg_1>.
	Found 5-bit shift register for signal <power_com_reg_2>.
	Found 5-bit shift register for signal <power_com_reg_3>.
	Found 5-bit shift register for signal <power_com_reg_4>.
	Found 5-bit shift register for signal <power_com_reg_5>.
	Found 5-bit shift register for signal <power_com_reg_6>.
	Found 5-bit shift register for signal <power_com_reg_7>.
Unit <U8_de_disp> processed.

Processing Unit <U_delay_line_A> :
	Found 2-bit shift register for signal <din_reg_0>.
	Found 2-bit shift register for signal <din_reg_1>.
	Found 2-bit shift register for signal <din_reg_2>.
	Found 2-bit shift register for signal <din_reg_3>.
	Found 2-bit shift register for signal <din_reg_4>.
	Found 2-bit shift register for signal <din_reg_5>.
	Found 2-bit shift register for signal <din_reg_6>.
	Found 2-bit shift register for signal <din_reg_7>.
	Found 2-bit shift register for signal <din_reg_8>.
	Found 2-bit shift register for signal <din_reg_9>.
	Found 2-bit shift register for signal <din_reg_10>.
	Found 2-bit shift register for signal <din_reg_11>.
	Found 2-bit shift register for signal <din_reg_12>.
	Found 2-bit shift register for signal <din_reg_13>.
	Found 2-bit shift register for signal <din_reg_14>.
	Found 2-bit shift register for signal <din_reg_15>.
	Found 2-bit shift register for signal <din_reg_16>.
	Found 2-bit shift register for signal <din_reg_17>.
	Found 2-bit shift register for signal <din_reg_18>.
	Found 2-bit shift register for signal <din_reg_19>.
	Found 2-bit shift register for signal <din_reg_20>.
	Found 2-bit shift register for signal <din_reg_21>.
	Found 2-bit shift register for signal <din_reg_22>.
	Found 2-bit shift register for signal <din_reg_23>.
	Found 2-bit shift register for signal <din_reg_24>.
	Found 2-bit shift register for signal <din_reg_25>.
	Found 2-bit shift register for signal <din_reg_26>.
	Found 2-bit shift register for signal <din_reg_27>.
	Found 2-bit shift register for signal <din_reg_28>.
	Found 2-bit shift register for signal <din_reg_29>.
	Found 2-bit shift register for signal <din_reg_30>.
	Found 2-bit shift register for signal <din_reg_31>.
Unit <U_delay_line_A> processed.

Processing Unit <U_delay_line_B> :
	Found 2-bit shift register for signal <din_reg_0>.
	Found 2-bit shift register for signal <din_reg_1>.
	Found 2-bit shift register for signal <din_reg_2>.
	Found 2-bit shift register for signal <din_reg_3>.
	Found 2-bit shift register for signal <din_reg_4>.
	Found 2-bit shift register for signal <din_reg_5>.
	Found 2-bit shift register for signal <din_reg_6>.
	Found 2-bit shift register for signal <din_reg_7>.
	Found 2-bit shift register for signal <din_reg_8>.
	Found 2-bit shift register for signal <din_reg_9>.
	Found 2-bit shift register for signal <din_reg_10>.
	Found 2-bit shift register for signal <din_reg_11>.
	Found 2-bit shift register for signal <din_reg_12>.
	Found 2-bit shift register for signal <din_reg_13>.
	Found 2-bit shift register for signal <din_reg_14>.
	Found 2-bit shift register for signal <din_reg_15>.
	Found 2-bit shift register for signal <din_reg_16>.
	Found 2-bit shift register for signal <din_reg_17>.
	Found 2-bit shift register for signal <din_reg_18>.
	Found 2-bit shift register for signal <din_reg_19>.
	Found 2-bit shift register for signal <din_reg_20>.
	Found 2-bit shift register for signal <din_reg_21>.
	Found 2-bit shift register for signal <din_reg_22>.
	Found 2-bit shift register for signal <din_reg_23>.
	Found 2-bit shift register for signal <din_reg_24>.
	Found 2-bit shift register for signal <din_reg_25>.
	Found 2-bit shift register for signal <din_reg_26>.
	Found 2-bit shift register for signal <din_reg_27>.
	Found 2-bit shift register for signal <din_reg_28>.
	Found 2-bit shift register for signal <din_reg_29>.
	Found 2-bit shift register for signal <din_reg_30>.
	Found 2-bit shift register for signal <din_reg_31>.
Unit <U_delay_line_B> processed.

Processing Unit <U_delay_line_C> :
	Found 2-bit shift register for signal <din_reg_0>.
	Found 2-bit shift register for signal <din_reg_1>.
	Found 2-bit shift register for signal <din_reg_2>.
	Found 2-bit shift register for signal <din_reg_3>.
	Found 2-bit shift register for signal <din_reg_4>.
	Found 2-bit shift register for signal <din_reg_5>.
	Found 2-bit shift register for signal <din_reg_6>.
	Found 2-bit shift register for signal <din_reg_7>.
	Found 2-bit shift register for signal <din_reg_8>.
	Found 2-bit shift register for signal <din_reg_9>.
	Found 2-bit shift register for signal <din_reg_10>.
	Found 2-bit shift register for signal <din_reg_11>.
	Found 2-bit shift register for signal <din_reg_12>.
	Found 2-bit shift register for signal <din_reg_13>.
	Found 2-bit shift register for signal <din_reg_14>.
	Found 2-bit shift register for signal <din_reg_15>.
	Found 2-bit shift register for signal <din_reg_16>.
	Found 2-bit shift register for signal <din_reg_17>.
	Found 2-bit shift register for signal <din_reg_18>.
	Found 2-bit shift register for signal <din_reg_19>.
	Found 2-bit shift register for signal <din_reg_20>.
	Found 2-bit shift register for signal <din_reg_21>.
	Found 2-bit shift register for signal <din_reg_22>.
	Found 2-bit shift register for signal <din_reg_23>.
	Found 2-bit shift register for signal <din_reg_24>.
	Found 2-bit shift register for signal <din_reg_25>.
	Found 2-bit shift register for signal <din_reg_26>.
	Found 2-bit shift register for signal <din_reg_27>.
	Found 2-bit shift register for signal <din_reg_28>.
	Found 2-bit shift register for signal <din_reg_29>.
	Found 2-bit shift register for signal <din_reg_30>.
	Found 2-bit shift register for signal <din_reg_31>.
Unit <U_delay_line_C> processed.

Processing Unit <U_delay_line_D> :
	Found 2-bit shift register for signal <din_reg_0>.
	Found 2-bit shift register for signal <din_reg_1>.
	Found 2-bit shift register for signal <din_reg_2>.
	Found 2-bit shift register for signal <din_reg_3>.
	Found 2-bit shift register for signal <din_reg_4>.
	Found 2-bit shift register for signal <din_reg_5>.
	Found 2-bit shift register for signal <din_reg_6>.
	Found 2-bit shift register for signal <din_reg_7>.
	Found 2-bit shift register for signal <din_reg_8>.
	Found 2-bit shift register for signal <din_reg_9>.
	Found 2-bit shift register for signal <din_reg_10>.
	Found 2-bit shift register for signal <din_reg_11>.
	Found 2-bit shift register for signal <din_reg_12>.
	Found 2-bit shift register for signal <din_reg_13>.
	Found 2-bit shift register for signal <din_reg_14>.
	Found 2-bit shift register for signal <din_reg_15>.
	Found 2-bit shift register for signal <din_reg_16>.
	Found 2-bit shift register for signal <din_reg_17>.
	Found 2-bit shift register for signal <din_reg_18>.
	Found 2-bit shift register for signal <din_reg_19>.
	Found 2-bit shift register for signal <din_reg_20>.
	Found 2-bit shift register for signal <din_reg_21>.
	Found 2-bit shift register for signal <din_reg_22>.
	Found 2-bit shift register for signal <din_reg_23>.
	Found 2-bit shift register for signal <din_reg_24>.
	Found 2-bit shift register for signal <din_reg_25>.
	Found 2-bit shift register for signal <din_reg_26>.
	Found 2-bit shift register for signal <din_reg_27>.
	Found 2-bit shift register for signal <din_reg_28>.
	Found 2-bit shift register for signal <din_reg_29>.
	Found 2-bit shift register for signal <din_reg_30>.
	Found 2-bit shift register for signal <din_reg_31>.
Unit <U_delay_line_D> processed.

Processing Unit <U_delay_line_rdy> :
	Found 3-bit shift register for signal <din_reg<2>_0>.
	Found 3-bit shift register for signal <din_reg<2>_0>.
Unit <U_delay_line_rdy> processed.

Processing Unit <axi_lite_controller> :
	Found 21-bit shift register for signal <count_shift_20>.
Unit <axi_lite_controller> processed.

Processing Unit <rx_fifo_i> :
	Found 2-bit shift register for signal <wr_dv_pipe_1>.
	Found 2-bit shift register for signal <wr_eof_bram_pipe_1>.
	Found 2-bit shift register for signal <wr_gfbf_pipe_1>.
	Found 2-bit shift register for signal <rd_valid_pipe_1>.
	Found 3-bit shift register for signal <wr_data_bram_0>.
	Found 3-bit shift register for signal <wr_data_bram_1>.
	Found 3-bit shift register for signal <wr_data_bram_2>.
	Found 3-bit shift register for signal <wr_data_bram_3>.
	Found 3-bit shift register for signal <wr_data_bram_4>.
	Found 3-bit shift register for signal <wr_data_bram_5>.
	Found 3-bit shift register for signal <wr_data_bram_6>.
	Found 3-bit shift register for signal <wr_data_bram_7>.
	Found 2-bit shift register for signal <rd_data_pipe_0_BRB1>.
	Found 2-bit shift register for signal <rd_data_pipe_0_BRB2>.
	Found 2-bit shift register for signal <rd_data_pipe_1_BRB1>.
	Found 2-bit shift register for signal <rd_data_pipe_1_BRB2>.
	Found 2-bit shift register for signal <rd_data_pipe_2_BRB1>.
	Found 2-bit shift register for signal <rd_data_pipe_2_BRB2>.
	Found 2-bit shift register for signal <rd_data_pipe_3_BRB1>.
	Found 2-bit shift register for signal <rd_data_pipe_3_BRB2>.
	Found 2-bit shift register for signal <rd_data_pipe_4_BRB1>.
	Found 2-bit shift register for signal <rd_data_pipe_4_BRB2>.
	Found 2-bit shift register for signal <rd_data_pipe_5_BRB1>.
	Found 2-bit shift register for signal <rd_data_pipe_5_BRB2>.
	Found 2-bit shift register for signal <rd_data_pipe_6_BRB1>.
	Found 2-bit shift register for signal <rd_data_pipe_6_BRB2>.
	Found 2-bit shift register for signal <rd_data_pipe_7_BRB1>.
	Found 2-bit shift register for signal <rd_data_pipe_7_BRB2>.
Unit <rx_fifo_i> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8126
 Flip-Flops                                            : 8126
# Shift Registers                                      : 305
 2-bit shift register                                  : 276
 21-bit shift register                                 : 1
 3-bit shift register                                  : 10
 4-bit shift register                                  : 10
 5-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : psr_ddc_150M_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 30648
#      GND                         : 597
#      INV                         : 630
#      LUT1                        : 1841
#      LUT2                        : 3287
#      LUT3                        : 5222
#      LUT4                        : 2012
#      LUT5                        : 1276
#      LUT6                        : 3369
#      MULT_AND                    : 272
#      MUXCY                       : 5898
#      MUXCY_D                     : 96
#      MUXCY_L                     : 32
#      MUXF7                       : 65
#      MUXF8                       : 18
#      VCC                         : 526
#      XORCY                       : 5507
# FlipFlops/Latches                : 24239
#      FD                          : 4435
#      FDC                         : 239
#      FDC_1                       : 10
#      FDCE                        : 223
#      FDE                         : 7093
#      FDP                         : 130
#      FDPE                        : 24
#      FDR                         : 3397
#      FDR_1                       : 5
#      FDRE                        : 8344
#      FDS                         : 27
#      FDSE                        : 237
#      IDDR_2CLK                   : 69
#      ODDR                        : 6
# RAMS                             : 692
#      RAM32M                      : 16
#      RAM64M                      : 320
#      RAM64X1D                    : 210
#      RAMB18E1                    : 61
#      RAMB36E1                    : 85
# Shift Registers                  : 4068
#      SRL16E                      : 2395
#      SRLC16E                     : 1306
#      SRLC32E                     : 367
# Clock Buffers                    : 15
#      BUFG                        : 14
#      BUFGP                       : 1
# IO Buffers                       : 155
#      IBUF                        : 31
#      IBUFDS                      : 64
#      IBUFG                       : 1
#      IBUFGDS                     : 5
#      IOBUF                       : 16
#      OBUF                        : 37
#      OBUFDS                      : 1
# DSPs                             : 266
#      DSP48E1                     : 266
# Others                           : 99
#      BUFIODQS                    : 4
#      BUFR                        : 6
#      IDELAYCTRL                  : 5
#      IODELAYE1                   : 79
#      MMCM_ADV                    : 3
#      SYSMON                      : 1
#      TEMAC_SINGLE                : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:           24223  out of  301440     8%  
 Number of Slice LUTs:                23469  out of  150720    15%  
    Number used as Logic:             17637  out of  150720    11%  
    Number used as Memory:             5832  out of  58400     9%  
       Number used as RAM:             1764
       Number used as SRL:             4068

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  35937
   Number with an unused Flip Flop:   11714  out of  35937    32%  
   Number with an unused LUT:         12468  out of  35937    34%  
   Number of fully used LUT-FF pairs: 11755  out of  35937    32%  
   Number of unique control sets:       875

IO Utilization: 
 Number of IOs:                         229
 Number of bonded IOBs:                  87  out of    600    14%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of Block RAM/FIFO:              116  out of    416    27%  
    Number using Block RAM only:        116
 Number of BUFG/BUFGCTRLs:               15  out of     32    46%  
 Number of DSP48E1s:                    266  out of    768    34%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------+----------------------------------+-------+
Clock Signal                                                                                          | Clock buffer(FF name)            | Load  |
------------------------------------------------------------------------------------------------------+----------------------------------+-------+
BUS_CLK                                                                                               | BUFGP                            | 721   |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o| BUFR                             | 7     |
clk_p                                                                                                 | MMCM_ADV:CLKOUT2+MMCM_ADV:CLKOUT0| 12    |
clk_p                                                                                                 | MMCM_ADV:CLKOUT2                 | 7292  |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o| BUFR                             | 7     |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o| BUFR                             | 7     |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o| BUFR                             | 7     |
clk_p                                                                                                 | MMCM_ADV:CLKOUT3                 | 18003 |
clk_in                                                                                                | MMCM_ADV:CLKOUT0                 | 1135  |
clk_in                                                                                                | MMCM_ADV:CLKOUT1                 | 646   |
rgmii_rxc                                                                                             | IBUF+BUFR                        | 414   |
U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/tx_axi_clk_out                                     | BUFG                             | 376   |
clk_in                                                                                                | MMCM_ADV:CLKOUT2                 | 7     |
U14_BTC/ARM_ACK                                                                                       | BUFG                             | 99    |
U8_de_disp_fifo/fifo_clk                                                                              | BUFG                             | 477   |
------------------------------------------------------------------------------------------------------+----------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                  | Buffer(FF name)                                                                                                                                                                                             | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
U8_de_disp/mydispram/N1(U8_de_disp/mydispram/XST_GND:G)                                                                                                                                                                                                                                                         | NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                                               | 76    |
U12/RAM_BUFFER/RAM_ethernet/N1(U12/RAM_BUFFER/RAM_ethernet/XST_GND:G)                                                                                                                                                                                                                                           | NONE(U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                                        | 16    |
U8_Precision_adj/en_sync_out(U8_Precision_adj/en_sync_out:Q)                                                                                                                                                                                                                                                    | NONE(U9_Data_Combine/ram_para3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram)                                            | 16    |
U2_fft_150M/FFT_150M_L/blk00000001/sig00000af9(U2_fft_150M/FFT_150M_L/blk00000001/blk00000003:G)                                                                                                                                                                                                                | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00003066)                                                                                                                                                        | 10    |
U2_fft_150M/FFT_150M_R/blk00000001/sig00000af9(U2_fft_150M/FFT_150M_R/blk00000001/blk00000003:G)                                                                                                                                                                                                                | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00003066)                                                                                                                                                        | 10    |
U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<0>(U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/XST_GND:G)                                                                                                                                                                                          | NONE(U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl)                                                                                                                   | 8     |
U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/GND(U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/XST_GND:G)                                                                                                                                                                                                    | NONE(U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl)                                                                                                                   | 8     |
U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/N1(U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/XST_GND:G)                                                                                                                                                                               | NONE(U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)          | 8     |
U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/sig00002a3c(U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000442:P)                                                                                                                                                                                        | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000474/blk00000474)                                                                                                                                | 8     |
U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/sig00002d97(U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000830:P)                                                                                                                                                                                        | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000865/blk00000865)                                                                                                                                | 8     |
U2_fft_150M/FFT_150M_L/blk00000001/blk000015ad/blk000015ae/q<0>(U2_fft_150M/FFT_150M_L/blk00000001/blk000015ad/blk000015ae/blk000015b1:Q)                                                                                                                                                                       | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/blk00002e53)                                                                                                                                | 8     |
U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/sig00002a3c(U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000442:P)                                                                                                                                                                                        | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000474/blk00000474)                                                                                                                                | 8     |
U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/sig00002d97(U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000830:P)                                                                                                                                                                                        | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000864/blk00000864)                                                                                                                                | 8     |
U2_fft_150M/FFT_150M_R/blk00000001/blk000015ad/blk000015ae/q<0>(U2_fft_150M/FFT_150M_R/blk00000001/blk000015ad/blk000015ae/blk000015b1:Q)                                                                                                                                                                       | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e53/blk00002e53)                                                                                                                                | 8     |
U2_2400to150_L/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[0].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[1].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[2].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[3].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[4].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[5].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[6].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_cos2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_cos2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_cos2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 6     |
U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_sin2400/N1(U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_sin2400/XST_GND:G)                                                                                                                                                     | NONE(U2_2400to150_R/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/U_ROM_sin2400/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram)| 6     |
U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000474/N0(U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000474/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000474/blk00000474)                                                                                                                                | 6     |
U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000475/N0(U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000475/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000475/blk00000475)                                                                                                                                | 6     |
U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000864/N0(U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000864/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000864/blk00000864)                                                                                                                                | 6     |
U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000865/N0(U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000865/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000865/blk00000865)                                                                                                                                | 6     |
U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/N0(U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/blk00002e53)                                                                                                                                | 6     |
U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e54/N0(U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e54/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e54/blk00002e54)                                                                                                                                | 6     |
U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000474/N0(U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000474/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000474/blk00000474)                                                                                                                                | 6     |
U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000475/N0(U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000475/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000475/blk00000475)                                                                                                                                | 6     |
U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000864/N0(U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000864/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000864/blk00000864)                                                                                                                                | 6     |
U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000865/N0(U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000865/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000865/blk00000865)                                                                                                                                | 6     |
U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e53/N0(U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e53/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e53/blk00002e53)                                                                                                                                | 6     |
U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e54/N0(U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e54/XST_GND:G)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e54/blk00002e54)                                                                                                                                | 6     |
U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/RSTREGA_PATTERN(U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/XST_GND:G)                                                                                                                                                                      | NONE(U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl)                                                                                                                   | 4     |
U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/RSTREGA_PATTERN(U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/XST_GND:G)                                                                                                                                                                      | NONE(U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl)                                                                                                                   | 4     |
U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/RSTREGA_PATTERN(U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/XST_GND:G)                                                                                                                                                                      | NONE(U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl)                                                                                                                   | 4     |
U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/RSTREGA_PATTERN(U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/XST_GND:G)                                                                                                                                                                      | NONE(U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl)                                                                                                                   | 4     |
U14_BTC/FREQEQUA_EN_0(U14_BTC/FREQEQUA_EN_0:Q)                                                                                                                                                                                                                                                                  | NONE(U2_FREQEQUA_L/Freq_Equa_Para0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram)                                        | 4     |
U14_BTC/FREQEQUA_EN_8(U14_BTC/FREQEQUA_EN_8:Q)                                                                                                                                                                                                                                                                  | NONE(U2_FREQEQUA_R/Freq_Equa_Para0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram)                                        | 4     |
U14_BTC/adc_if_reset_8(U14_BTC/adc_if_reset_8:Q)                                                                                                                                                                                                                                                                | NONE(U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV)                                                                                                       | 4     |
U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000474/N1(U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000474/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000474/blk00000474)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000475/N1(U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000475/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00000441/blk00000475/blk00000475)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000864/N1(U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000864/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000864/blk00000864)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000865/N1(U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000865/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk0000082f/blk00000865/blk00000865)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/N1(U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e53/blk00002e53)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e54/N1(U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e54/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00002e50/blk00002e54/blk00002e54)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_L/blk00000001/sig000002fa(U2_fft_150M/FFT_150M_L/blk00000001/blk00000002:P)                                                                                                                                                                                                                | NONE(U2_fft_150M/FFT_150M_L/blk00000001/blk00003066)                                                                                                                                                        | 4     |
U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000474/N1(U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000474/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000474/blk00000474)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000475/N1(U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000475/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00000441/blk00000475/blk00000475)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000864/N1(U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000864/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000864/blk00000864)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000865/N1(U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000865/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk0000082f/blk00000865/blk00000865)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e53/N1(U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e53/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e53/blk00002e53)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e54/N1(U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e54/XST_VCC:P)                                                                                                                                                                             | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00002e50/blk00002e54/blk00002e54)                                                                                                                                | 4     |
U2_fft_150M/FFT_150M_R/blk00000001/sig000002fa(U2_fft_150M/FFT_150M_R/blk00000001/blk00000002:P)                                                                                                                                                                                                                | NONE(U2_fft_150M/FFT_150M_R/blk00000001/blk00003066)                                                                                                                                                        | 4     |
U5_Acc_IQUV/Acc_I0/en_sync_in_reg3(U5_Acc_IQUV/Acc_I0/en_sync_in_reg3:Q)                                                                                                                                                                                                                                        | NONE(U5_Acc_IQUV/Acc_I0/U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram)                                                | 4     |
U5_Acc_IQUV/Acc_Q0/en_sync_in_reg3(U5_Acc_IQUV/Acc_Q0/en_sync_in_reg3:Q)                                                                                                                                                                                                                                        | NONE(U5_Acc_IQUV/Acc_Q0/U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram)                                                | 4     |
U5_Acc_IQUV/Acc_U0/en_sync_in_reg3(U5_Acc_IQUV/Acc_U0/en_sync_in_reg3:Q)                                                                                                                                                                                                                                        | NONE(U5_Acc_IQUV/Acc_U0/U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram)                                                | 4     |
U5_Acc_IQUV/Acc_V0/en_sync_in_reg3(U5_Acc_IQUV/Acc_V0/en_sync_in_reg3:Q)                                                                                                                                                                                                                                        | NONE(U5_Acc_IQUV/Acc_V0/U2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram)                                                | 4     |
U8_de_disp/para_ena(U8_de_disp/para_ena:Q)                                                                                                                                                                                                                                                                      | NONE(U8_de_disp/mypararam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram)                                                 | 4     |
U11_data_for_arm/U10_arm_data/N1(U11_data_for_arm/U10_arm_data/XST_GND:G)                                                                                                                                                                                                                                       | NONE(U11_data_for_arm/U10_arm_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)                                      | 2     |
U12/v6emac_fifo_block/v6emac_block/rgmii_interface/N0(U12/v6emac_fifo_block/v6emac_block/rgmii_interface/XST_VCC:P)                                                                                                                                                                                             | NONE(U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk)                                                                                                                                  | 1     |
U12/v6emac_fifo_block/v6emac_block/rgmii_interface/N1(U12/v6emac_fifo_block/v6emac_block/rgmii_interface/XST_GND:G)                                                                                                                                                                                             | NONE(U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk)                                                                                                                                  | 1     |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/bufr_ce(U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/XST_VCC:P)                                                                                                                | NONE(U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV)                                                                                                       | 1     |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/bufr_ce(U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/XST_VCC:P)                                                                                                                | NONE(U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV)                                                                                                       | 1     |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/bufr_ce(U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/XST_VCC:P)                                                                                                                | NONE(U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV)                                                                                                       | 1     |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/bufr_ce(U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/XST_VCC:P)                                                                                                                | NONE(U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV)                                                                                                       | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/cascadelata_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/cascadelatb_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/cascadelata_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/cascadelatb_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/cascadelata_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/cascadelatb_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/cascadelata_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/cascadelatb_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/cascadelata_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/cascadelatb_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/cascadelata_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/cascadelatb_tmp(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)                                          | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 56.425ns (Maximum Frequency: 17.723MHz)
   Minimum input arrival time before clock: 6.591ns
   Maximum output required time after clock: 1.831ns
   Maximum combinational path delay: 1.304ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'BUS_CLK'
  Clock period: 4.108ns (frequency: 243.427MHz)
  Total number of paths / destination ports: 832 / 180
-------------------------------------------------------------------------
Delay:               4.108ns (Levels of Logic = 5)
  Source:            U14_BTC/NUM_FRAME_8 (FF)
  Destination:       U14_BTC/lad_out_8 (FF)
  Source Clock:      BUS_CLK rising
  Destination Clock: BUS_CLK rising

  Data Path: U14_BTC/NUM_FRAME_8 to U14_BTC/lad_out_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.375   0.828  NUM_FRAME_8 (NUM_FRAME_8)
     LUT6:I1->O            1   0.068   0.581  Mmux_GND_192_o_lad_out[15]_mux_225_OUT154 (Mmux_GND_192_o_lad_out[15]_mux_225_OUT154)
     LUT5:I2->O            1   0.068   0.778  Mmux_GND_192_o_lad_out[15]_mux_225_OUT156 (Mmux_GND_192_o_lad_out[15]_mux_225_OUT156)
     LUT6:I0->O            1   0.068   0.778  Mmux_GND_192_o_lad_out[15]_mux_225_OUT157 (Mmux_GND_192_o_lad_out[15]_mux_225_OUT157)
     LUT6:I0->O            1   0.068   0.417  Mmux_GND_192_o_lad_out[15]_mux_225_OUT1514 (Mmux_GND_192_o_lad_out[15]_mux_225_OUT1514)
     LUT4:I3->O            1   0.068   0.000  Mmux_GND_192_o_lad_out[15]_mux_225_OUT1532 (GND_192_o_lad_out[15]_mux_225_OUT<8>)
     FDRE:D                    0.011          lad_out_8
    ----------------------------------------
    Total                      4.108ns (0.726ns logic, 3.382ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o'
  Clock period: 0.785ns (frequency: 1273.885MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.785ns (Levels of Logic = 0)
  Source:            U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (FF)
  Source Clock:      U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o rising
  Destination Clock: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o rising

  Data Path: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.375   0.399  rff_0 (rff_0)
     FDP:D                     0.011          rff_1
    ----------------------------------------
    Total                      0.785ns (0.386ns logic, 0.399ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_p'
  Clock period: 3.739ns (frequency: 267.451MHz)
  Total number of paths / destination ports: 364692 / 55072
-------------------------------------------------------------------------
Delay:               3.739ns (Levels of Logic = 6)
  Source:            U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i/din_reg_0_7 (FF)
  Destination:       U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_33 (FF)
  Source Clock:      clk_p rising
  Destination Clock: clk_p rising

  Data Path: U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i/din_reg_0_7 to U_DDC_Digital_gain_R/U3_ddc_adj/din_reg_i_shift_33
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.375   0.644  din_reg_0_7 (din_reg_0_7)
     end scope: 'U_DDC_Digital_gain_R/U3_ddc_adj/U_delay_line_data_i:q<7>'
     LUT6:I2->O            3   0.068   0.505  _n0041<10>19 (_n0041<10>_bdd36)
     LUT3:I1->O            4   0.068   0.437  _n0041<13>41 (_n0041<13>_bdd6)
     LUT5:I4->O            3   0.068   0.652  _n0041<17>41 (_n0041<17>_bdd6)
     LUT6:I2->O            1   0.068   0.775  _n0041<33>5 (_n0041<33>5)
     LUT6:I1->O            1   0.068   0.000  _n0041<33>6 (_n0041<33>)
     FD:D                      0.011          din_reg_i_shift_33
    ----------------------------------------
    Total                      3.739ns (0.726ns logic, 3.013ns route)
                                       (19.4% logic, 80.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o'
  Clock period: 0.785ns (frequency: 1273.885MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.785ns (Levels of Logic = 0)
  Source:            U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (FF)
  Source Clock:      U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o rising
  Destination Clock: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o rising

  Data Path: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.375   0.399  rff_0 (rff_0)
     FDP:D                     0.011          rff_1
    ----------------------------------------
    Total                      0.785ns (0.386ns logic, 0.399ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o'
  Clock period: 0.785ns (frequency: 1273.885MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.785ns (Levels of Logic = 0)
  Source:            U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (FF)
  Source Clock:      U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o rising
  Destination Clock: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o rising

  Data Path: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.375   0.399  rff_0 (rff_0)
     FDP:D                     0.011          rff_1
    ----------------------------------------
    Total                      0.785ns (0.386ns logic, 0.399ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o'
  Clock period: 0.785ns (frequency: 1273.885MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.785ns (Levels of Logic = 0)
  Source:            U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (FF)
  Source Clock:      U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o rising
  Destination Clock: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o rising

  Data Path: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.375   0.399  rff_0 (rff_0)
     FDP:D                     0.011          rff_1
    ----------------------------------------
    Total                      0.785ns (0.386ns logic, 0.399ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 56.425ns (frequency: 17.723MHz)
  Total number of paths / destination ports: 1647198 / 4705
-------------------------------------------------------------------------
Delay:               2.257ns (Levels of Logic = 4)
  Source:            U12/glbl_reset_gen/reset_sync2 (FF)
  Destination:       U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync1 (FF)
  Source Clock:      clk_in rising 6.2X
  Destination Clock: clk_in rising 10.0X

  Data Path: U12/glbl_reset_gen/reset_sync2 to U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             8   0.375   0.445  reset_sync2 (reset_out)
     end scope: 'U12/glbl_reset_gen:reset_out'
     INV:I->O              5   0.086   0.426  glbl_rst_intn1_INV_0 (glbl_rst_intn)
     begin scope: 'U12/v6emac_fifo_block:glbl_rstn'
     begin scope: 'U12/v6emac_fifo_block/v6emac_block:glbl_rstn'
     INV:I->O              2   0.086   0.405  glbl_rstn_INV_236_o1_INV_0 (glbl_rstn_INV_236_o)
     begin scope: 'U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen:reset_in'
     FDPE:PRE                  0.434          reset_sync1
    ----------------------------------------
    Total                      2.257ns (0.981ns logic, 1.276ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rgmii_rxc'
  Clock period: 2.603ns (frequency: 384.172MHz)
  Total number of paths / destination ports: 2754 / 858
-------------------------------------------------------------------------
Delay:               2.603ns (Levels of Logic = 2)
  Source:            U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/rx_axi_shim/rx_frame_complete (FF)
  Destination:       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/rx_axi_shim/rx_filter_tuser_0 (FF)
  Source Clock:      rgmii_rxc rising
  Destination Clock: rgmii_rxc rising

  Data Path: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/rx_axi_shim/rx_frame_complete to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/rx_axi_shim/rx_filter_tuser_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.375   0.808  U0/rx_axi_shim/rx_frame_complete (U0/rx_axi_shim/rx_frame_complete)
     LUT6:I1->O            3   0.068   0.431  U0/rx_axi_shim/next_rx_state[1]_rx_enable_AND_20_o_inv1_021 (U0/rx_axi_shim/next_rx_state[1]_rx_enable_AND_20_o_inv1_02)
     LUT3:I2->O            4   0.068   0.419  U0/rx_axi_shim/next_rx_state[1]_rx_enable_AND_20_o_inv1_01 (U0/rx_axi_shim/next_rx_state[1]_rx_enable_AND_20_o_inv1_0)
     FDR:R                     0.434          U0/rx_axi_shim/rx_filter_tuser_0
    ----------------------------------------
    Total                      2.603ns (0.945ns logic, 1.658ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/tx_axi_clk_out'
  Clock period: 5.325ns (frequency: 187.784MHz)
  Total number of paths / destination ports: 6680 / 781
-------------------------------------------------------------------------
Delay:               5.325ns (Levels of Logic = 9)
  Source:            U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Source Clock:      U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/tx_axi_clk_out rising
  Destination Clock: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/tx_axi_clk_out rising

  Data Path: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/tx_axi_shim/tx_mac_tready_reg to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.375   0.524  U0/tx_axi_shim/tx_mac_tready_reg (U0/tx_axi_shim/tx_mac_tready_reg)
     LUT2:I0->O           31   0.068   0.643  U0/tx_axi_shim/tx_mac_tready_int1 (tx_axis_mac_tready)
     end scope: 'U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2:tx_axis_mac_tready'
     end scope: 'U12/v6emac_fifo_block/v6emac_block/v6emac_core:tx_axis_mac_tready'
     end scope: 'U12/v6emac_fifo_block/v6emac_block:tx_axis_mac_tready'
     begin scope: 'U12/v6emac_fifo_block/user_side_FIFO:tx_axis_mac_tready'
     begin scope: 'U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i:tx_axis_mac_tready'
     LUT2:I0->O            1   0.068   0.638  _n0595_inv24 (_n0595_inv24)
     LUT6:I2->O            1   0.068   0.417  _n0595_inv25 (_n0595_inv25)
     LUT4:I3->O            1   0.068   0.581  _n0595_inv28_SW0 (N38)
     LUT6:I3->O            2   0.068   0.784  _n0595_inv28 (_n0595_inv2)
     LUT6:I0->O           43   0.068   0.554  Mmux_rd_en1 (rd_en)
     begin scope: 'U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u:ENB'
     RAMB18E1:ENBWREN          0.401          bram18_tdp_bl.bram18_tdp_bl
    ----------------------------------------
    Total                      5.325ns (1.184ns logic, 4.141ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U14_BTC/ARM_ACK'
  Clock period: 3.132ns (frequency: 319.322MHz)
  Total number of paths / destination ports: 1506 / 223
-------------------------------------------------------------------------
Delay:               3.132ns (Levels of Logic = 4)
  Source:            U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:       U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15 (FF)
  Source Clock:      U14_BTC/ARM_ACK rising
  Destination Clock: U14_BTC/ARM_ACK rising

  Data Path: U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            69   0.375   0.560  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<0>)
     RAM64X1D:DPRA0->DPO    1   0.068   0.638  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM347 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N2039)
     LUT6:I2->O            1   0.068   0.638  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_122 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_122)
     LUT6:I2->O            1   0.068   0.638  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_7 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_7)
     LUT6:I2->O            1   0.068   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RD_PNTR<11>151 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<15>)
     FDCE:D                    0.011          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15
    ----------------------------------------
    Total                      3.132ns (0.658ns logic, 2.474ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8_de_disp_fifo/fifo_clk'
  Clock period: 2.788ns (frequency: 358.683MHz)
  Total number of paths / destination ports: 5434 / 2886
-------------------------------------------------------------------------
Delay:               2.788ns (Levels of Logic = 2)
  Source:            U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 (FF)
  Destination:       U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM320 (RAM)
  Source Clock:      U8_de_disp_fifo/fifo_clk rising
  Destination Clock: U8_de_disp_fifo/fifo_clk rising

  Data Path: U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 to U8_de_disp_fifo/de_disp_fifo_data/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM320
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            66   0.375   0.938  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>)
     LUT6:I0->O            1   0.068   0.417  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_DECODE631 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N65)
     LUT3:I2->O            6   0.068   0.432  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl63 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl63)
     RAM64M:WE                 0.490          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64
    ----------------------------------------
    Total                      2.788ns (1.001ns logic, 1.787ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BUS_CLK'
  Total number of paths / destination ports: 182810 / 913
-------------------------------------------------------------------------
Offset:              6.591ns (Levels of Logic = 11)
  Source:            BUS_ADDR<15> (PAD)
  Destination:       U14_BTC/lad_out_8 (FF)
  Destination Clock: BUS_CLK rising

  Data Path: BUS_ADDR<15> to U14_BTC/lad_out_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.003   0.638  BUS_ADDR_15_IBUF (BUS_ADDR_15_IBUF)
     begin scope: 'U14_BTC:addr<15>'
     LUT4:I0->O            1   0.068   0.417  addr[18]_GND_192_o_equal_137_o<18>11_SW0 (N0)
     LUT6:I5->O            5   0.068   0.802  addr[18]_GND_192_o_equal_137_o<18>11 (addr[18]_GND_192_o_equal_137_o<18>11)
     LUT5:I0->O           34   0.068   0.791  addr[18]_GND_192_o_equal_108_o<18>11 (addr[18]_GND_192_o_equal_108_o<18>1)
     LUT6:I2->O           20   0.068   0.763  addr[18]_GND_192_o_equal_94_o<18>1 (addr[18]_GND_192_o_equal_94_o)
     LUT6:I2->O            1   0.068   0.581  Mmux_GND_192_o_lad_out[15]_mux_225_OUT164 (Mmux_GND_192_o_lad_out[15]_mux_225_OUT164)
     LUT5:I2->O            1   0.068   0.778  Mmux_GND_192_o_lad_out[15]_mux_225_OUT166 (Mmux_GND_192_o_lad_out[15]_mux_225_OUT166)
     LUT6:I0->O            1   0.068   0.778  Mmux_GND_192_o_lad_out[15]_mux_225_OUT167 (Mmux_GND_192_o_lad_out[15]_mux_225_OUT167)
     LUT6:I0->O            1   0.068   0.417  Mmux_GND_192_o_lad_out[15]_mux_225_OUT1614 (Mmux_GND_192_o_lad_out[15]_mux_225_OUT1614)
     LUT4:I3->O            1   0.068   0.000  Mmux_GND_192_o_lad_out[15]_mux_225_OUT1632 (GND_192_o_lad_out[15]_mux_225_OUT<9>)
     FDRE:D                    0.011          lad_out_9
    ----------------------------------------
    Total                      6.591ns (0.626ns logic, 5.965ns route)
                                       (9.5% logic, 90.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_p'
  Total number of paths / destination ports: 165 / 165
-------------------------------------------------------------------------
Offset:              0.874ns (Levels of Logic = 3)
  Source:            pps_in (PAD)
  Destination:       U0_CLK_RESET_INTERFACE/pps_rst_out (FF)
  Destination Clock: clk_p rising

  Data Path: pps_in to U0_CLK_RESET_INTERFACE/pps_rst_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   0.003   0.792  pps_in_IBUF (pps_in_IBUF)
     begin scope: 'U0_CLK_RESET_INTERFACE:PPS_IN'
     LUT5:I1->O            1   0.068   0.000  pps_rst_out_rstpot (pps_rst_out_rstpot)
     FD:D                      0.011          pps_rst_out
    ----------------------------------------
    Total                      0.874ns (0.082ns logic, 0.792ns route)
                                       (9.4% logic, 90.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/tx_axi_clk_out'
  Total number of paths / destination ports: 221 / 167
-------------------------------------------------------------------------
Offset:              1.987ns (Levels of Logic = 3)
  Source:            U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac:EMACSPEEDIS10100 (PAD)
  Destination:       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/tx_axi_shim/tx_data_7 (FF)
  Destination Clock: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/tx_axi_clk_out rising

  Data Path: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac:EMACSPEEDIS10100 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/tx_axi_shim/tx_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC_SINGLE:EMACSPEEDIS10100    8   0.000   0.627  U0/v6_emac (speed_is_10_100)
     LUT3:I0->O            5   0.068   0.518  U0/tx_axi_shim/tx_state_FSM_FFd4-In11 (U0/tx_axi_shim/tx_state_FSM_FFd4-In1)
     LUT6:I4->O            8   0.068   0.627  U0/tx_axi_shim/tx_state[3]_tx_enable_reg_AND_83_o1 (U0/tx_axi_shim/tx_state[3]_tx_enable_reg_AND_83_o)
     LUT3:I0->O            1   0.068   0.000  U0/tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_64_OUT11 (U0/tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_64_OUT<0>)
     FDRE:D                    0.011          U0/tx_axi_shim/tx_data_0
    ----------------------------------------
    Total                      1.987ns (0.215ns logic, 1.772ns route)
                                       (10.8% logic, 89.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rgmii_rxc'
  Total number of paths / destination ports: 366 / 295
-------------------------------------------------------------------------
Offset:              1.901ns (Levels of Logic = 3)
  Source:            U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac:EMACCLIENTRXCLIENTCLKOUT (PAD)
  Destination:       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/rx_byte_counter/accumulator_7 (FF)
  Destination Clock: rgmii_rxc rising

  Data Path: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac:EMACCLIENTRXCLIENTCLKOUT to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/rx_byte_counter/accumulator_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC_SINGLE:EMACCLIENTRXCLIENTCLKOUT  157   0.000   0.818  U0/v6_emac (U0/RX_CLIENT_CE)
     LUT4:I0->O            4   0.068   0.437  U0/STATGEN.statistics_counters/rx_byte_counter/Maccum_accumulator_lut<0>1 (U0/STATGEN.statistics_counters/rx_byte_counter/Maccum_accumulator_lut<0>)
     LUT6:I5->O            3   0.068   0.431  U0/STATGEN.statistics_counters/rx_byte_counter/Maccum_accumulator_xor<5>111 (U0/STATGEN.statistics_counters/rx_byte_counter/Maccum_accumulator_xor<5>11)
     LUT2:I1->O            1   0.068   0.000  U0/STATGEN.statistics_counters/rx_byte_counter/Maccum_accumulator_xor<5>11 (U0/STATGEN.statistics_counters/rx_byte_counter/Result<5>)
     FDR:D                     0.011          U0/STATGEN.statistics_counters/rx_byte_counter/accumulator_5
    ----------------------------------------
    Total                      1.901ns (0.215ns logic, 1.686ns route)
                                       (11.3% logic, 88.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 38 / 35
-------------------------------------------------------------------------
Offset:              1.907ns (Levels of Logic = 3)
  Source:            U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac:HOSTRDDATA0 (PAD)
  Destination:       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_rd_data_result_0 (FF)
  Destination Clock: clk_in rising 5.0X

  Data Path: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac:HOSTRDDATA0 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/host_rd_data_result_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    TEMAC_SINGLE:HOSTRDDATA0    2   0.000   0.784  U0/v6_emac (U0/HOSTRDDATA<0>)
     LUT6:I0->O            1   0.068   0.491  U0/G_HAS_IPIF.ipic_host_shim/Mmux_host_rd_data_int22 (U0/G_HAS_IPIF.ipic_host_shim/Mmux_host_rd_data_int21)
     LUT6:I4->O            1   0.068   0.417  U0/G_HAS_IPIF.ipic_host_shim/Mmux_host_rd_data_int23 (U0/G_HAS_IPIF.ipic_host_shim/host_rd_data_int<0>)
     LUT5:I4->O            1   0.068   0.000  U0/G_HAS_IPIF.ipic_host_shim/host_rd_data_result_0_rstpot (U0/G_HAS_IPIF.ipic_host_shim/host_rd_data_result_0_rstpot)
     FD:D                      0.011          U0/G_HAS_IPIF.ipic_host_shim/host_rd_data_result_0
    ----------------------------------------
    Total                      1.907ns (0.215ns logic, 1.692ns route)
                                       (11.3% logic, 88.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BUS_CLK'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              0.783ns (Levels of Logic = 2)
  Source:            U14_BTC/lad_out_15 (FF)
  Destination:       BUS_DATA<15> (PAD)
  Source Clock:      BUS_CLK rising

  Data Path: U14_BTC/lad_out_15 to BUS_DATA<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.375   0.405  lad_out_15 (lad_out_15)
     end scope: 'U14_BTC:lad_out<15>'
     OBUF:I->O                 0.003          LAD_OUT_15_OBUF (LAD_OUT<15>)
    ----------------------------------------
    Total                      0.783ns (0.378ns logic, 0.405ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 53 / 53
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 5)
  Source:            U12/glbl_reset_gen/reset_sync2 (FF)
  Destination:       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac:RESET (PAD)
  Source Clock:      clk_in rising 6.2X

  Data Path: U12/glbl_reset_gen/reset_sync2 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac:RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             8   0.375   0.445  reset_sync2 (reset_out)
     end scope: 'U12/glbl_reset_gen:reset_out'
     INV:I->O              5   0.086   0.426  glbl_rst_intn1_INV_0 (glbl_rst_intn)
     begin scope: 'U12/v6emac_fifo_block:glbl_rstn'
     begin scope: 'U12/v6emac_fifo_block/v6emac_block:glbl_rstn'
     begin scope: 'U12/v6emac_fifo_block/v6emac_block/v6emac_core:glbl_rstn'
     begin scope: 'U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2:glbl_rstn'
     INV:I->O              3   0.086   0.413  U0/INT_GLBL_RST1_INV_0 (U0/INT_GLBL_RST)
    TEMAC_SINGLE:RESET         0.000          U0/v6_emac
    ----------------------------------------
    Total                      1.831ns (0.547ns logic, 1.284ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_p'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.274ns (Levels of Logic = 3)
  Source:            U15_LED/LED0 (FF)
  Destination:       led1 (PAD)
  Source Clock:      clk_p rising 0.5X

  Data Path: U15_LED/LED0 to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.375   0.405  LED0 (LED0)
     INV:I->O              2   0.086   0.405  LED0_INV_459_o1_INV_0 (LED1)
     end scope: 'U15_LED:LED1'
     OBUF:I->O                 0.003          led1_OBUF (led1)
    ----------------------------------------
    Total                      1.274ns (0.464ns logic, 0.810ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.872ns (Levels of Logic = 2)
  Source:            U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (FF)
  Destination:       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data:R (PAD)
  Source Clock:      U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o rising

  Data Path: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data:R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.375   0.497  rst_out (rst_out)
     end scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes:rst_out'
     begin scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H:rst_iserdes_sync'
     begin scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes:rst_iserdes_sync'
    IDDR_2CLK:R                0.000          adc_data_iddr[0].IDDR_adc_data
    ----------------------------------------
    Total                      0.872ns (0.375ns logic, 0.497ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.872ns (Levels of Logic = 2)
  Source:            U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (FF)
  Destination:       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data:R (PAD)
  Source Clock:      U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o rising

  Data Path: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data:R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.375   0.497  rst_out (rst_out)
     end scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes:rst_out'
     begin scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H:rst_iserdes_sync'
     begin scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes:rst_iserdes_sync'
    IDDR_2CLK:R                0.000          adc_data_iddr[0].IDDR_adc_data
    ----------------------------------------
    Total                      0.872ns (0.375ns logic, 0.497ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.872ns (Levels of Logic = 2)
  Source:            U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (FF)
  Destination:       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data:R (PAD)
  Source Clock:      U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o rising

  Data Path: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data:R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.375   0.497  rst_out (rst_out)
     end scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes:rst_out'
     begin scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H:rst_iserdes_sync'
     begin scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes:rst_iserdes_sync'
    IDDR_2CLK:R                0.000          adc_data_iddr[0].IDDR_adc_data
    ----------------------------------------
    Total                      0.872ns (0.375ns logic, 0.497ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.872ns (Levels of Logic = 2)
  Source:            U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (FF)
  Destination:       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data:R (PAD)
  Source Clock:      U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o rising

  Data Path: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data:R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.375   0.497  rst_out (rst_out)
     end scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes:rst_out'
     begin scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H:rst_iserdes_sync'
     begin scope: 'U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes:rst_iserdes_sync'
    IDDR_2CLK:R                0.000          adc_data_iddr[0].IDDR_adc_data
    ----------------------------------------
    Total                      0.872ns (0.375ns logic, 0.497ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/tx_axi_clk_out'
  Total number of paths / destination ports: 51 / 33
-------------------------------------------------------------------------
Offset:              1.592ns (Levels of Logic = 1)
  Source:            U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1 (FF)
  Destination:       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac:CLIENTEMACPAUSEREQ (PAD)
  Source Clock:      U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/tx_axi_clk_out rising

  Data Path: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac:CLIENTEMACPAUSEREQ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.375   0.750  U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1 (U0/PAUSESHIM_8_GEN.pausereq_shim_inst/pausereq_mux_slt_FSM_FFd1)
     LUT4:I0->O            1   0.068   0.399  U0/PAUSESHIM_8_GEN.pausereq_shim_inst/PAUSE_REQ_out1 (U0/PAUSE_REQ_INT)
    TEMAC_SINGLE:CLIENTEMACPAUSEREQ        0.000          U0/v6_emac
    ----------------------------------------
    Total                      1.592ns (0.443ns logic, 1.149ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 278 / 178
-------------------------------------------------------------------------
Delay:               1.304ns (Levels of Logic = 4)
  Source:            BUS_OEN (PAD)
  Destination:       BUS_DATA<15> (PAD)

  Data Path: BUS_OEN to BUS_DATA<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   0.003   0.733  BUS_OEN_IBUF (BUS_OEN_IBUF)
     begin scope: 'U14_BTC:oen'
     LUT3:I0->O           16   0.068   0.497  csn_addr[19]_AND_394_o_inv1 (csn_addr[19]_AND_394_o_inv)
     IOBUF:T->IO               0.003          data_15_IOBUF (data<15>)
     end scope: 'U14_BTC:data<15>'
    ----------------------------------------
    Total                      1.304ns (0.074ns logic, 1.230ns route)
                                       (5.7% logic, 94.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BUS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BUS_CLK        |    4.108|         |         |         |
U14_BTC/ARM_ACK|    3.480|         |         |         |
clk_p          |    4.831|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/tx_axi_clk_out
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/tx_axi_clk_out|    5.325|    1.201|    1.392|         |
clk_in                                                           |    2.257|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U14_BTC/ARM_ACK
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
U14_BTC/ARM_ACK         |    3.132|         |         |         |
U8_de_disp_fifo/fifo_clk|    3.937|         |         |         |
clk_p                   |    1.421|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
BUS_CLK                                                                                               |    1.261|         |         |         |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o|    0.785|         |         |         |
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
BUS_CLK                                                                                               |    1.261|         |         |         |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o|    0.785|         |         |         |
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
BUS_CLK                                                                                               |    1.261|         |         |         |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o|    0.785|         |         |         |
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
BUS_CLK                                                                                               |    1.261|         |         |         |
U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o|    0.785|         |         |         |
------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8_de_disp_fifo/fifo_clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
U14_BTC/ARM_ACK         |    1.009|         |         |         |
U8_de_disp_fifo/fifo_clk|    2.788|         |         |         |
clk_p                   |    1.421|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_in
-----------------------------------------------------------------+---------+---------+---------+---------+
                                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------------+---------+---------+---------+---------+
BUS_CLK                                                          |    5.682|         |         |         |
U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/tx_axi_clk_out|    1.883|         |         |         |
clk_in                                                           |    5.750|         |         |         |
clk_p                                                            |    2.781|         |         |         |
rgmii_rxc                                                        |    1.955|         |         |         |
-----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BUS_CLK        |   20.906|         |         |         |
clk_p          |    5.579|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    2.257|         |         |         |
rgmii_rxc      |    2.603|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 86.00 secs
Total CPU time to Xst completion: 84.89 secs
 
--> 


Total memory usage is 747500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1140 (   0 filtered)
Number of infos    :  300 (   0 filtered)

