From e9f30641cceaa4a357d5ff90bcdc0b9b4aea08b3 Mon Sep 17 00:00:00 2001
From: Xie Xiaobo <r63061@freescale.com>
Date: Thu, 28 Mar 2013 18:10:33 +0800
Subject: [PATCH 032/987] powerpc/85xx: Adds IEEE1588 node in dts

[Original patch taken from QorIQ-SDK-V1.6-SOURCE-20140619-yocto.iso]

The new property "fsl,ts-to-buffer" is introduced for
platforms which can get tx time stamp from skb buffer.
Some platforms, like mpc8572ds, can only get tx time stamp from
register, so these platforms have no this property.

Signed-off-by: Tang Yuantian <b29983@freescale.com>
Signed-off-by: Xie Xiaobo <X.Xie@freescale.com>
Change-Id: I4b2c9a7ad0c3a47c2c791ac7193f4ba5dc0c7627
Reviewed-on: http://git.am.freescale.net:8181/867
Reviewed-by: Manoil Claudiu-B08782 <claudiu.manoil@freescale.com>
Reviewed-by: Fleming Andrew-AFLEMING <AFLEMING@freescale.com>
Tested-by: Fleming Andrew-AFLEMING <AFLEMING@freescale.com>
---
 Documentation/devicetree/bindings/net/fsl-tsec-phy.txt | 12 ++++++++++++
 arch/powerpc/boot/dts/fsl/p1020si-post.dtsi            | 11 +++++++++++
 arch/powerpc/boot/dts/fsl/p1021si-post.dtsi            | 11 +++++++++++
 arch/powerpc/boot/dts/mpc8536ds.dtsi                   | 10 ++++++++++
 arch/powerpc/boot/dts/mpc8572ds.dtsi                   | 10 ++++++++++
 arch/powerpc/boot/dts/p1010rdb.dtsi                    | 11 +++++++++++
 arch/powerpc/boot/dts/p1022ds.dtsi                     | 10 ++++++++++
 arch/powerpc/boot/dts/p2020rdb-pc.dtsi                 | 11 +++++++++++
 8 files changed, 86 insertions(+)

diff --git a/Documentation/devicetree/bindings/net/fsl-tsec-phy.txt b/Documentation/devicetree/bindings/net/fsl-tsec-phy.txt
index 1e97532..95ff0b6 100644
--- a/Documentation/devicetree/bindings/net/fsl-tsec-phy.txt
+++ b/Documentation/devicetree/bindings/net/fsl-tsec-phy.txt
@@ -94,6 +94,16 @@ Clock Properties:
   - fsl,tmr-fiper1   Fixed interval period pulse generator.
   - fsl,tmr-fiper2   Fixed interval period pulse generator.
   - fsl,max-adj      Maximum frequency adjustment in parts per billion.
+  - fsl,clock-source-select	 Value type: <u32>,
+                     select 1588 Timer reference clock source.
+                     0. External high precision timer reference
+                       clock (TSEC_1588_CLK_IN)
+                     1. eTSEC system clock
+                     2. eTSEC1 transmit clock
+                     3. RTC clock input.
+  - fsl,ts-to-buffer Value type <none>, if present, indicates that TSEC
+                     has ability to write time stamp of the transmitted
+					 frame to memory in the padding.
 
   These properties set the operational parameters for the PTP
   clock. You must choose these carefully for the clock to work right.
@@ -144,4 +154,6 @@ Example:
 		fsl,tmr-fiper1  = <0x3B9AC9F6>;
 		fsl,tmr-fiper2  = <0x00018696>;
 		fsl,max-adj     = <659999998>;
+		fsl,clock-source-select = <1>;
+		fsl,ts-to-buffer;
 	};
diff --git a/arch/powerpc/boot/dts/fsl/p1020si-post.dtsi b/arch/powerpc/boot/dts/fsl/p1020si-post.dtsi
index 20d1a17..b288e5a 100644
--- a/arch/powerpc/boot/dts/fsl/p1020si-post.dtsi
+++ b/arch/powerpc/boot/dts/fsl/p1020si-post.dtsi
@@ -162,16 +162,27 @@
 /include/ "pq3-mpic.dtsi"
 /include/ "pq3-mpic-timer-B.dtsi"
 
+	ptp_timer: ptimer@b0e00 {
+		compatible = "fsl,gianfar-ptp-timer";
+		reg = <0xb0e00 0xb0>;
+		fsl,ts-to-buffer;
+		fsl,tmr-prsc = <0x2>;
+		fsl,clock-source-select = <1>;
+	};
+
 /include/ "pq3-etsec2-0.dtsi"
 	enet0: enet0_grp2: ethernet@b0000 {
+		ptimer-handle = <&ptp_timer>;
 	};
 
 /include/ "pq3-etsec2-1.dtsi"
 	enet1: enet1_grp2: ethernet@b1000 {
+		ptimer-handle = <&ptp_timer>;
 	};
 
 /include/ "pq3-etsec2-2.dtsi"
 	enet2: enet2_grp2: ethernet@b2000 {
+		ptimer-handle = <&ptp_timer>;
 	};
 
 	global-utilities@e0000 {
diff --git a/arch/powerpc/boot/dts/fsl/p1021si-post.dtsi b/arch/powerpc/boot/dts/fsl/p1021si-post.dtsi
index 407cb5f..9a46751 100644
--- a/arch/powerpc/boot/dts/fsl/p1021si-post.dtsi
+++ b/arch/powerpc/boot/dts/fsl/p1021si-post.dtsi
@@ -157,16 +157,27 @@
 /include/ "pq3-mpic.dtsi"
 /include/ "pq3-mpic-timer-B.dtsi"
 
+	ptp_timer: ptimer@b0e00 {
+		compatible = "fsl,gianfar-ptp-timer";
+		reg = <0xb0e00 0xb0>;
+		fsl,ts-to-buffer;
+		fsl,tmr-prsc = <0x2>;
+		fsl,clock-source-select = <1>;
+	};
+
 /include/ "pq3-etsec2-0.dtsi"
 	enet0: enet0_grp2: ethernet@b0000 {
+		ptimer-handle = <&ptp_timer>;
 	};
 
 /include/ "pq3-etsec2-1.dtsi"
 	enet1: enet1_grp2: ethernet@b1000 {
+		ptimer-handle = <&ptp_timer>;
 	};
 
 /include/ "pq3-etsec2-2.dtsi"
 	enet2: enet2_grp2: ethernet@b2000 {
+		ptimer-handle = <&ptp_timer>;
 	};
 
 	global-utilities@e0000 {
diff --git a/arch/powerpc/boot/dts/mpc8536ds.dtsi b/arch/powerpc/boot/dts/mpc8536ds.dtsi
index 937ad7e..1528e94 100644
--- a/arch/powerpc/boot/dts/mpc8536ds.dtsi
+++ b/arch/powerpc/boot/dts/mpc8536ds.dtsi
@@ -190,10 +190,19 @@
 		phy_type = "ulpi";
 	};
 
+	ptp_timer: ptimer@24e00 {
+		compatible = "fsl,gianfar-ptp-timer";
+		reg = <0x24e00 0xb0>;
+		fsl,ts-to-buffer;
+		fsl,tmr-prsc = <0x2>;
+		fsl,clock-source-select = <1>;
+	};
+
 	enet0: ethernet@24000 {
 		tbi-handle = <&tbi0>;
 		phy-handle = <&phy1>;
 		phy-connection-type = "rgmii-id";
+		ptimer-handle = <&ptp_timer>;
 	};
 
 	mdio@24520 {
@@ -223,6 +232,7 @@
 		tbi-handle = <&tbi1>;
 		phy-handle = <&phy0>;
 		phy-connection-type = "rgmii-id";
+		ptimer-handle = <&ptp_timer>;
 	};
 
 	mdio@26520 {
diff --git a/arch/powerpc/boot/dts/mpc8572ds.dtsi b/arch/powerpc/boot/dts/mpc8572ds.dtsi
index 357490b..d877f42d 100644
--- a/arch/powerpc/boot/dts/mpc8572ds.dtsi
+++ b/arch/powerpc/boot/dts/mpc8572ds.dtsi
@@ -149,6 +149,7 @@
 		tbi-handle = <&tbi0>;
 		phy-handle = <&phy0>;
 		phy-connection-type = "rgmii-id";
+		ptimer-handle = <&ptp_timer>;
 	};
 
 	mdio@24520 {
@@ -201,10 +202,18 @@
 		fsl,max-adj = <499999999>;
 	};
 
+	ptp_timer: ptimer@24e00 {
+		compatible = "fsl,gianfar-ptp-timer";
+		reg = <0x24e00 0xb0>;
+		fsl,tmr-prsc = <0x2>;
+		fsl,clock-source-select = <1>;
+	};
+
 	enet1: ethernet@25000 {
 		tbi-handle = <&tbi1>;
 		phy-handle = <&phy1>;
 		phy-connection-type = "rgmii-id";
+		ptimer-handle = <&ptp_timer>;
 
 	};
 
@@ -219,6 +228,7 @@
 		tbi-handle = <&tbi2>;
 		phy-handle = <&phy2>;
 		phy-connection-type = "rgmii-id";
+		ptimer-handle = <&ptp_timer>;
 
 	};
 	mdio@26520 {
diff --git a/arch/powerpc/boot/dts/p1010rdb.dtsi b/arch/powerpc/boot/dts/p1010rdb.dtsi
index ea534ef..91f9a3f 100644
--- a/arch/powerpc/boot/dts/p1010rdb.dtsi
+++ b/arch/powerpc/boot/dts/p1010rdb.dtsi
@@ -186,20 +186,31 @@
 		};
 	};
 
+	ptp_timer: ptimer@b0e00 {
+		compatible = "fsl,gianfar-ptp-timer";
+		reg = <0xb0e00 0xb0>;
+		fsl,ts-to-buffer;
+		fsl,tmr-prsc = <0x2>;
+		fsl,clock-source-select = <1>;
+	};
+
 	enet0: ethernet@b0000 {
 		phy-handle = <&phy0>;
 		phy-connection-type = "rgmii-id";
+		ptimer-handle = <&ptp_timer>;
 	};
 
 	enet1: ethernet@b1000 {
 		phy-handle = <&phy1>;
 		tbi-handle = <&tbi0>;
 		phy-connection-type = "sgmii";
+		ptimer-handle = <&ptp_timer>;
 	};
 
 	enet2: ethernet@b2000 {
 		phy-handle = <&phy2>;
 		tbi-handle = <&tbi1>;
 		phy-connection-type = "sgmii";
+		ptimer-handle = <&ptp_timer>;
 	};
 };
diff --git a/arch/powerpc/boot/dts/p1022ds.dtsi b/arch/powerpc/boot/dts/p1022ds.dtsi
index 957e0dc..d88251f 100644
--- a/arch/powerpc/boot/dts/p1022ds.dtsi
+++ b/arch/powerpc/boot/dts/p1022ds.dtsi
@@ -215,13 +215,23 @@
 		};
 	};
 
+	ptp_timer: ptimer@b0e00 {
+		compatible = "fsl,gianfar-ptp-timer";
+		reg = <0xb0e00 0xb0>;
+		fsl,ts-to-buffer;
+		fsl,tmr-prsc = <0x2>;
+		fsl,clock-source-select = <1>;
+	};
+
 	ethernet@b0000 {
 		phy-handle = <&phy0>;
 		phy-connection-type = "rgmii-id";
+		ptimer-handle = <&ptp_timer>;
 	};
 
 	ethernet@b1000 {
 		phy-handle = <&phy1>;
 		phy-connection-type = "rgmii-id";
+		ptimer-handle = <&ptp_timer>;
 	};
 };
diff --git a/arch/powerpc/boot/dts/p2020rdb-pc.dtsi b/arch/powerpc/boot/dts/p2020rdb-pc.dtsi
index c21d1c7..154fba4 100644
--- a/arch/powerpc/boot/dts/p2020rdb-pc.dtsi
+++ b/arch/powerpc/boot/dts/p2020rdb-pc.dtsi
@@ -223,19 +223,30 @@
 		fsl,max-adj = <249999999>;
 	};
 
+	ptp_timer: ptimer@24e00 {
+		compatible = "fsl,gianfar-ptp-timer";
+		reg = <0x24e00 0xb0>;
+		fsl,ts-to-buffer;
+		fsl,tmr-prsc = <0x2>;
+		fsl,clock-source-select = <1>;
+	};
+
 	enet0: ethernet@24000 {
 		fixed-link = <1 1 1000 0 0>;
 		phy-connection-type = "rgmii-id";
+		ptimer-handle = <&ptp_timer>;
 	};
 
 	enet1: ethernet@25000 {
 		tbi-handle = <&tbi0>;
 		phy-handle = <&phy0>;
 		phy-connection-type = "sgmii";
+		ptimer-handle = <&ptp_timer>;
 	};
 
 	enet2: ethernet@26000 {
 		phy-handle = <&phy1>;
 		phy-connection-type = "rgmii-id";
+		ptimer-handle = <&ptp_timer>;
 	};
 };
-- 
1.9.1

