C:/Xilinx/verilog/src/glbl.v
J:/I.31/rtf/verilog/src/unisims/OR2.v
J:/I.31/rtf/verilog/src/unisims/INV.v
J:/I.31/rtf/verilog/src/unisims/AND2.v
C:/Users/Familia/Dropbox/Escuela Ram/Ingenieria/6to semestre/Diseno Digital Moderno/Laboratorio/practica2/pr2.vf
C:/Users/Familia/Dropbox/Escuela Ram/Ingenieria/6to semestre/Diseno Digital Moderno/Laboratorio/practica2/pac2.tfw
