.*
.*/
bin/
obj/
build/
*.txt
*.bin
RV32S.sln
cst/
sim/yosys/*
wave.vcd
!sim/yosys/script.ys
!.gitignore