`timescale 1ns / 1ps

module registers_between_modules(

    );
endmodule
