![Cover image for Computer System Designs: System-on-Chip](https://imgdetail.ebookreading.net/cover/cover/software_development/EB9780470643365.jpg)

[Computer System Designs: System-on-Chip](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_1.html "Computer System Designs: System-on-Chip")
====================================================================================================================

Author : [Wayne Luk](https://ebookreading.net/search/author/Wayne+Luk),[ Michael J. Flynn](https://ebookreading.net/search/author/+Michael+J.+Flynn)

Release Date : 2011/10/01

ISBN : 9780470643365

Topic : [Software Development](https://ebookreading.net/search/category/software-development)

Book Description
-----------------

The next generation of computer system designers will be less concerned about details of processors and memories, and more concerned about the elements of a system tailored to particular applications. These designers will have a fundamental knowledge of processors and other elements in the system, but the success of their design will depend on the skills in making system-level tradeoffs that optimize the cost, performance and other attributes to meet application requirements. This book provides a new treatment of computer system design, particularly for System-on-Chip (SOC), which addresses the issues mentioned above. It begins with a global introduction, from the high-level view to the lowest common denominator (the chip itself), then moves on to the three main building blocks of an SOC (processor, memory, and interconnect). Next is an overview of what makes SOC unique (its customization ability and the applications that drive it). The final chapter presents future challenges for system design and SOC possibilities.
              
Table of Contents
-----------------

1. [Cover](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_1.html)
1. [Title page](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_3.html)
1. [Copyright page](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_4.html)
1. [PREFACE](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_5.html#f01)
1. [LIST OF ABBREVIATIONS AND ACRONYMS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_6.html#f04)
1. [1 Introduction to the Systems Approach](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01)
    1. [1.1 SYSTEM ARCHITECTURE: AN OVERVIEW](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01-sec1-0001)
    1. [1.2 COMPONENTS OF THE SYSTEM: PROCESSORS, MEMORIES, AND INTERCONNECTS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01-sec1-0002)
    1. [1.3 HARDWARE AND SOFTWARE: PROGRAMMABILITY VERSUS PERFORMANCE](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01-sec1-0003)
    1. [1.4 PROCESSOR ARCHITECTURES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01-sec1-0004)
    1. [1.5 MEMORY AND ADDRESSING](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01-sec1-0005)
    1. [1.6 SYSTEM-LEVEL INTERCONNECTION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01-sec1-0006)
    1. [1.7 AN APPROACH FOR SOC DESIGN](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01-sec1-0007)
    1. [1.8 SYSTEM ARCHITECTURE AND COMPLEXITY](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01-sec1-0008)
    1. [1.9 PRODUCT ECONOMICS AND IMPLICATIONS FOR SOC](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01-sec1-0009)
    1. [1.10 DEALING WITH DESIGN COMPLEXITY](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01-sec1-0010)
    1. [1.11 CONCLUSIONS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_7.html#c01-sec1-0011)
1. [2 Chip Basics: Time, Area, Power, Reliability, and Configurability](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_8.html#c02)
    1. [2.1 INTRODUCTION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_8.html#c02-sec1-0001)
    1. [2.2 CYCLE TIME](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_8.html#c02-sec1-0002)
    1. [2.3 DIE AREA AND COST](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_8.html#c02-sec1-0003)
    1. [2.4 IDEAL AND PRACTICAL SCALING](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_8.html#c02-sec1-0004)
    1. [2.5 POWER](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_8.html#c02-sec1-0005)
    1. [2.6 AREA–TIME–POWER TRADE-OFFS IN PROCESSOR DESIGN](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_8.html#c02-sec1-0006)
    1. [2.7 RELIABILITY](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_8.html#c02-sec1-0007)
    1. [2.8 CONFIGURABILITY](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_8.html#c02-sec1-0008)
    1. [2.9 CONCLUSION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_8.html#c02-sec1-0009)
1. [3 Processors](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03)
    1. [3.1 INTRODUCTION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0001)
    1. [3.2 PROCESSOR SELECTION FOR SOC](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0002)
    1. [3.3 BASIC CONCEPTS IN PROCESSOR ARCHITECTURE](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0003)
    1. [3.4 BASIC CONCEPTS IN PROCESSOR MICROARCHITECTURE](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0004)
    1. [3.5 BASIC ELEMENTS IN INSTRUCTION HANDLING](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0005)
    1. [3.6 BUFFERS: MINIMIZING PIPELINE DELAYS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0006)
    1. [3.7 BRANCHES: REDUCING THE COST OF BRANCHES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0007)
    1. [3.8 MORE ROBUST PROCESSORS: VECTOR, VERY LONG INSTRUCTION WORD (VLIW), AND SUPERSCALAR](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0008)
    1. [3.9 VECTOR PROCESSORS AND VECTOR INSTRUCTION EXTENSIONS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0009)
    1. [3.10 VLIW PROCESSORS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0010)
    1. [3.11 SUPERSCALAR PROCESSORS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0011)
    1. [3.12 PROCESSOR EVOLUTION AND TWO EXAMPLES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0012)
    1. [3.13 CONCLUSIONS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_9.html#c03-sec1-0013)
1. [4 Memory Design: System-on-Chip and Board-Based Systems](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04)
    1. [4.1 INTRODUCTION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0001)
    1. [4.2 OVERVIEW](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0002)
    1. [4.3 SCRATCHPADS AND CACHE MEMORY](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0003)
    1. [4.4 BASIC NOTIONS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0004)
    1. [4.5 CACHE ORGANIZATION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0005)
    1. [4.6 CACHE DATA](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0006)
    1. [4.7 WRITE POLICIES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0007)
    1. [4.8 STRATEGIES FOR LINE REPLACEMENT AT MISS TIME](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0008)
    1. [4.9 OTHER TYPES OF CACHE](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0009)
    1. [4.10 SPLIT I- AND D-CACHES AND THE EFFECT OF CODE DENSITY](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0010)
    1. [4.11 MULTILEVEL CACHES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0011)
    1. [4.12 VIRTUAL-TO-REAL TRANSLATION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0012)
    1. [4.13 SOC (ON-DIE) MEMORY SYSTEMS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0013)
    1. [4.14 BOARD-BASED (OFF-DIE) MEMORY SYSTEMS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0014)
    1. [4.15 SIMPLE DRAM AND THE MEMORY ARRAY](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0015)
    1. [4.16 MODELS OF SIMPLE PROCESSOR–MEMORY INTERACTION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0016)
    1. [4.17 CONCLUSIONS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_10.html#c04-sec1-0017)
1. [5 Interconnect](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_11.html#c05)
    1. [5.1 INTRODUCTION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_11.html#c05-sec1-0001)
    1. [5.2 OVERVIEW: INTERCONNECT ARCHITECTURES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_11.html#c05-sec1-0002)
    1. [5.3 BUS: BASIC ARCHITECTURE](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_11.html#c05-sec1-0003)
    1. [5.4 SOC STANDARD BUSES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_11.html#c05-sec1-0004)
    1. [5.5 ANALYTIC BUS MODELS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_11.html#c05-sec1-0005)
    1. [5.6 BEYOND THE BUS: NOC WITH SWITCH INTERCONNECTS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_11.html#c05-sec1-0006)
    1. [5.7 SOME NOC SWITCH EXAMPLES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_11.html#c05-sec1-0007)
    1. [5.8 LAYERED ARCHITECTURE AND NETWORK INTERFACE UNIT](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_11.html#c05-sec1-0008)
    1. [5.9 EVALUATING INTERCONNECT NETWORKS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_11.html#c05-sec1-0009)
    1. [5.10 CONCLUSIONS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_11.html#c05-sec1-0010)
1. [6 Customization and Configurability](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_12.html#c06)
    1. [6.1 INTRODUCTION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_12.html#c06-sec1-0001)
    1. [6.2 ESTIMATING EFFECTIVENESS OF CUSTOMIZATION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_12.html#c06-sec1-0002)
    1. [6.3 SOC CUSTOMIZATION: AN OVERVIEW](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_12.html#c06-sec1-0003)
    1. [6.4 CUSTOMIZING INSTRUCTION PROCESSORS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_12.html#c06-sec1-0004)
    1. [6.5 RECONFIGURABLE TECHNOLOGIES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_12.html#c06-sec1-0005)
    1. [6.6 MAPPING DESIGNS ONTO RECONFIGURABLE DEVICES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_12.html#c06-sec1-0006)
    1. [6.7 INSTANCE-SPECIFIC DESIGN](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_12.html#c06-sec1-0007)
    1. [6.8 CUSTOMIZABLE SOFT PROCESSOR: AN EXAMPLE](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_12.html#c06-sec1-0008)
    1. [6.9 RECONFIGURATION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_12.html#c06-sec1-0009)
    1. [6.10 CONCLUSIONS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_12.html#c06-sec1-0010)
1. [7 Application Studies](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_13.html#c07)
    1. [7.1 INTRODUCTION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_13.html#c07-sec1-0001)
    1. [7.2 SOC DESIGN APPROACH](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_13.html#c07-sec1-0002)
    1. [7.3 APPLICATION STUDY: AES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_13.html#c07-sec1-0003)
    1. [7.4 APPLICATION STUDY: 3-D GRAPHICS PROCESSORS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_13.html#c07-sec1-0004)
    1. [7.5 APPLICATION STUDY: IMAGE COMPRESSION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_13.html#c07-sec1-0005)
    1. [7.6 APPLICATION STUDY: VIDEO COMPRESSION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_13.html#c07-sec1-0006)
    1. [7.7 FURTHER APPLICATION STUDIES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_13.html#c07-sec1-0007)
    1. [7.8 CONCLUSIONS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_13.html#c07-sec1-0008)
1. [8 What’s Next: Challenges Ahead](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08)
    1. [8.1 INTRODUCTION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0001)
    1. [I. THE FUTURE SYSTEM: AUTONOMOUS SYSTEM-ON-CHIP](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-upt-0001)
    1. [8.2 OVERVIEW](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0002)
    1. [8.3 TECHNOLOGY](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0003)
    1. [8.4 POWERING THE ASOC](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0004)
    1. [8.5 THE SHAPE OF THE ASOC](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0005)
    1. [8.6 COMPUTER MODULE AND MEMORY](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0006)
    1. [8.7 RF OR LIGHT COMMUNICATIONS](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0007)
    1. [8.8 SENSING](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0008)
    1. [8.9 MOTION, FLIGHT, AND THE FRUIT FLY](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0009)
    1. [II. THE FUTURE DESIGN PROCESS: SELF-OPTIMIZATION AND SELF-VERIFICATION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-upt-0002)
    1. [8.10 MOTIVATION](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0010)
    1. [8.11 OVERVIEW](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0011)
    1. [8.12 PRE-DEPLOYMENT](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0012)
    1. [8.13 POST-DEPLOYMENT](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0013)
    1. [8.14 ROADMAP AND CHALLENGES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0014)
    1. [8.15 SUMMARY](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_14.html#c08-sec1-0015)
1. [APPENDIX: Tools for Processor Evaluation](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_15.html#a01)
1. [REFERENCES](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_16.html#b01)
1. [Index](https://ebookreading.net/view/book/Computer+System+Designs%3A+System-on-Chip-EB9780470643365_17.html)
