// Seed: 4277756202
module module_0;
  logic id_1;
  wire  id_2;
  logic id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  uwire id_3,
    output wor   id_4,
    input  wire  id_5,
    input  wire  id_6,
    input  wand  id_7,
    input  wire  id_8
);
  logic id_10;
  integer ["" ==  1 : -1 'b0] id_11;
  ;
  wire id_12;
  ;
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    inout tri0 id_0,
    output tri id_1,
    input wand id_2,
    output supply1 id_3
);
  logic id_5;
  module_0 modCall_1 ();
endmodule
