<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="learner.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="FSM_String.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FSM_String.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PS2_RX.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PS2_RX_SCH.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PS2_RX_SCH.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="PS2_RX_SCH.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PS2_RX_SCH.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PS2_RX_SCH.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PS2_RX_SCH.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PS2_RX_SCH.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PS2_RX_SCH.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PS2_RX_SCH.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PS2_RX_SCH.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PS2_RX_SCH.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PS2_RX_SCH.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PS2_RX_SCH.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PS2_RX_SCH.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PS2_RX_SCH.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PS2_RX_SCH.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PS2_RX_SCH.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PS2_RX_SCH.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PS2_RX_SCH.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="PS2_RX_SCH.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PS2_RX_SCH.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PS2_RX_SCH.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PS2_RX_SCH_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PS2_RX_SCH_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PS2_RX_SCH_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PS2_RX_SCH_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PS2_RX_SCH_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PS2_RX_SCH_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PS2_RX_SCH_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PS2_RX_SCH_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PS2_RX_SCH_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PS2_RX_SCH_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PS2_RX_SCH_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PS2_RX_SCH_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PS2_RX_SCH_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PS2_RX_SCH_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PS2_RX_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TYPE_LEARNER_SCH.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TYPE_LEARNER_SCH.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="TYPE_LEARNER_SCH.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TYPE_LEARNER_SCH.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TYPE_LEARNER_SCH.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TYPE_LEARNER_SCH.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TYPE_LEARNER_SCH.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TYPE_LEARNER_SCH.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TYPE_LEARNER_SCH.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TYPE_LEARNER_SCH.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TYPE_LEARNER_SCH.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TYPE_LEARNER_SCH.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TYPE_LEARNER_SCH.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TYPE_LEARNER_SCH.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="TYPE_LEARNER_SCH.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TYPE_LEARNER_SCH.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TYPE_LEARNER_SCH.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TYPE_LEARNER_SCH.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TYPE_LEARNER_SCH.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TYPE_LEARNER_SCH.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="TYPE_LEARNER_SCH.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TYPE_LEARNER_SCH.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TYPE_LEARNER_SCH.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TYPE_LEARNER_SCH_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TYPE_LEARNER_SCH_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TYPE_LEARNER_SCH_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TYPE_LEARNER_SCH_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TYPE_LEARNER_SCH_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TYPE_LEARNER_SCH_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TYPE_LEARNER_SCH_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TYPE_LEARNER_SCH_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TYPE_LEARNER_SCH_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TYPE_LEARNER_SCH_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TYPE_LEARNER_SCH_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TYPE_LEARNER_SCH_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TYPE_LEARNER_SCH_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TYPE_LEARNER_SCH_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TYPE_LEARNER_SCH_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TYPE_LEARNER_SCH_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/PS2_RX_SCH_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/translate/PS2_RX_SCH_translate.vhd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ps2_rx_sch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ps2_rx_sch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ps2_rx_sch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="type_learner_sch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="type_learner_sch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="type_learner_sch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1523615191" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1523615191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524825731" xil_pn:in_ck="6162653904479774778" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7365349868339077681" xil_pn:start_ts="1524825728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1523619661" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3017429353447609724" xil_pn:start_ts="1523619661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523619661" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1523619661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523619661" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2903875702930844723" xil_pn:start_ts="1523619661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523619661" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1523619661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523619661" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5177172880173344966" xil_pn:start_ts="1523619661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526040400" xil_pn:in_ck="7596734070286600640" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4479377837901042066" xil_pn:start_ts="1526040389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.jhd"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.lso"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.ngc"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.ngr"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.prj"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.stx"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.syr"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.xst"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_vhdl.prj"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1524825741" xil_pn:in_ck="104304488467710" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6002721899501737335" xil_pn:start_ts="1524825741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526040405" xil_pn:in_ck="5158355330727050284" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2419191172430567881" xil_pn:start_ts="1526040400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.bld"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.ngd"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1526040410" xil_pn:in_ck="1035502098785466030" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1526040405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.pcf"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_map.map"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_map.mrp"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_map.ncd"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_map.ngm"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_map.xrpt"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_summary.xml"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1526040427" xil_pn:in_ck="3144429053470664416" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1526040410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.ncd"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.pad"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.par"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.ptwx"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.unroutes"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.xpi"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_pad.csv"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_pad.txt"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1526040432" xil_pn:in_ck="3455632975938506536" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1526040427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="type_learner_sch.bgn"/>
      <outfile xil_pn:name="type_learner_sch.bit"/>
      <outfile xil_pn:name="type_learner_sch.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1526040427" xil_pn:in_ck="-8150193496211960922" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1526040423">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.twr"/>
      <outfile xil_pn:name="TYPE_LEARNER_SCH.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
