$date
	Tue Sep 17 17:11:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var reg 3 $ a [2:0] $end
$scope module tm $end
$var wire 3 % a [2:0] $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 %
b101 $
1#
0"
1!
$end
#100
0#
1"
0!
b10 $
b10 %
#200
