from lex import VerilogLexerPlex as VerilogLexer
from par import VerilogParser


if __name__ == '__main__':
    pass
