Classic Timing Analyzer report for lab2
Wed Oct 05 15:03:01 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 1.622 ns                                       ; clk                                                                                                ; Block1:inst|inst11                                                                                 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 14.945 ns                                      ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[3]                                                                                             ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -1.126 ns                                      ; clk                                                                                                ; Block1:inst|inst11                                                                                 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; 18.018 ns ; 50.00 MHz ( period = 20.000 ns ) ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; -0.085 ns ; 50.00 MHz ( period = 20.000 ns ) ; N/A                                            ; block2:inst6|inst25                                                                                ; block2:inst6|inst25                                                                                ; clk        ; clk      ; 1            ;
; Total number of failed paths ;           ;                                  ;                                                ;                                                                                                    ;                                                                                                    ;            ;          ; 1            ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+
; Option                                                                                               ; Setting            ; From ; To  ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;     ;             ;
; Timing Models                                                                                        ; Final              ;      ;     ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;     ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;     ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;     ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;     ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;     ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;     ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;     ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;     ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;     ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;     ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;     ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;     ;             ;
; Number of paths to report                                                                            ; 200                ;      ;     ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;     ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;     ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;     ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;     ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;     ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;     ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;     ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;     ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;     ;             ;
; Clock Settings                                                                                       ; clk_clock          ;      ; clk ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+-----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ; clk_clock          ; User Pin ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+---------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                        ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+---------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 18.018 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 1.541 ns                ;
; 18.090 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 1.469 ns                ;
; 18.165 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 1.394 ns                ;
; 18.245 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 1.314 ns                ;
; 18.250 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 1.309 ns                ;
; 18.305 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 1.254 ns                ;
; 18.342 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 1.217 ns                ;
; 18.405 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 1.154 ns                ;
; 18.452 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 1.107 ns                ;
; 18.517 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 1.042 ns                ;
; 18.548 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 20.000 ns                   ; 19.298 ns                 ; 0.750 ns                ;
; 18.583 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 20.000 ns                   ; 19.298 ns                 ; 0.715 ns                ;
; 18.583 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 20.000 ns                   ; 19.298 ns                 ; 0.715 ns                ;
; 18.618 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; clk        ; clk      ; 20.000 ns                   ; 19.298 ns                 ; 0.680 ns                ;
; 18.618 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 20.000 ns                   ; 19.298 ns                 ; 0.680 ns                ;
; 18.618 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 20.000 ns                   ; 19.298 ns                 ; 0.680 ns                ;
; 18.689 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; clk        ; clk      ; 20.000 ns                   ; 19.298 ns                 ; 0.609 ns                ;
; 18.689 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; clk        ; clk      ; 20.000 ns                   ; 19.298 ns                 ; 0.609 ns                ;
; 18.689 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 20.000 ns                   ; 19.298 ns                 ; 0.609 ns                ;
; 18.689 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 20.000 ns                   ; 19.298 ns                 ; 0.609 ns                ;
; 18.809 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 0.750 ns                ;
; 18.810 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|inst25                                                                                  ; block2:inst6|inst25                                                                                  ; clk        ; clk      ; 20.000 ns                   ; 19.298 ns                 ; 0.488 ns                ;
; 18.844 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 0.715 ns                ;
; 18.844 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 0.715 ns                ;
; 18.879 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 0.680 ns                ;
; 18.879 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 0.680 ns                ;
; 18.879 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 0.680 ns                ;
; 18.895 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; Block1:inst|74163:inst|f74163:sub|111                                                                ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.921 ns                ;
; 18.940 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|122                                                                ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.876 ns                ;
; 18.950 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 0.609 ns                ;
; 18.950 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 0.609 ns                ;
; 18.950 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 0.609 ns                ;
; 18.950 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 0.609 ns                ;
; 19.027 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; Block1:inst|74163:inst|f74163:sub|134                                                                ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.789 ns                ;
; 19.029 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; Block1:inst|74163:inst|f74163:sub|122                                                                ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.787 ns                ;
; 19.036 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|122                                                                ; Block1:inst|74163:inst|f74163:sub|134                                                                ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.780 ns                ;
; 19.042 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|134                                                                ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.774 ns                ;
; 19.163 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|inst11                                                                                   ; Block1:inst|inst11                                                                                   ; clk        ; clk      ; 20.000 ns                   ; 19.559 ns                 ; 0.396 ns                ;
; 19.218 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|111                                                                ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.598 ns                ;
; 19.219 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|111                                                                ; Block1:inst|74163:inst|f74163:sub|122                                                                ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.597 ns                ;
; 19.221 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|111                                                                ; Block1:inst|74163:inst|f74163:sub|134                                                                ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.595 ns                ;
; 19.420 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.396 ns                ;
; 19.420 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|111                                                                ; Block1:inst|74163:inst|f74163:sub|111                                                                ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.396 ns                ;
; 19.420 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|134                                                                ; Block1:inst|74163:inst|f74163:sub|134                                                                ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.396 ns                ;
; 19.420 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|74163:inst|f74163:sub|122                                                                ; Block1:inst|74163:inst|f74163:sub|122                                                                ; clk        ; clk      ; 20.000 ns                   ; 19.816 ns                 ; 0.396 ns                ;
+-----------+---------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+---------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -0.085 ns     ; block2:inst6|inst25                                                                                  ; block2:inst6|inst25                                                                                  ; clk        ; clk      ; 0.000 ns                   ; 0.573 ns                   ; 0.488 ns                 ;
; 0.036 ns      ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; clk        ; clk      ; 0.000 ns                   ; 0.573 ns                   ; 0.609 ns                 ;
; 0.036 ns      ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; clk        ; clk      ; 0.000 ns                   ; 0.573 ns                   ; 0.609 ns                 ;
; 0.036 ns      ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 0.000 ns                   ; 0.573 ns                   ; 0.609 ns                 ;
; 0.036 ns      ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 0.000 ns                   ; 0.573 ns                   ; 0.609 ns                 ;
; 0.084 ns      ; Block1:inst|inst11                                                                                   ; Block1:inst|inst11                                                                                   ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 0.396 ns                 ;
; 0.107 ns      ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; clk        ; clk      ; 0.000 ns                   ; 0.573 ns                   ; 0.680 ns                 ;
; 0.107 ns      ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 0.000 ns                   ; 0.573 ns                   ; 0.680 ns                 ;
; 0.107 ns      ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 0.000 ns                   ; 0.573 ns                   ; 0.680 ns                 ;
; 0.142 ns      ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 0.000 ns                   ; 0.573 ns                   ; 0.715 ns                 ;
; 0.142 ns      ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 0.000 ns                   ; 0.573 ns                   ; 0.715 ns                 ;
; 0.177 ns      ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 0.000 ns                   ; 0.573 ns                   ; 0.750 ns                 ;
; 0.297 ns      ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 0.609 ns                 ;
; 0.297 ns      ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 0.609 ns                 ;
; 0.297 ns      ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 0.609 ns                 ;
; 0.297 ns      ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 0.609 ns                 ;
; 0.341 ns      ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.396 ns                 ;
; 0.341 ns      ; Block1:inst|74163:inst|f74163:sub|111                                                                ; Block1:inst|74163:inst|f74163:sub|111                                                                ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.396 ns                 ;
; 0.341 ns      ; Block1:inst|74163:inst|f74163:sub|134                                                                ; Block1:inst|74163:inst|f74163:sub|134                                                                ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.396 ns                 ;
; 0.341 ns      ; Block1:inst|74163:inst|f74163:sub|122                                                                ; Block1:inst|74163:inst|f74163:sub|122                                                                ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.396 ns                 ;
; 0.368 ns      ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 0.680 ns                 ;
; 0.368 ns      ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 0.680 ns                 ;
; 0.368 ns      ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 0.680 ns                 ;
; 0.403 ns      ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 0.715 ns                 ;
; 0.403 ns      ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 0.715 ns                 ;
; 0.438 ns      ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; block2:inst6|lpm_counter2:inst22|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 0.750 ns                 ;
; 0.540 ns      ; Block1:inst|74163:inst|f74163:sub|111                                                                ; Block1:inst|74163:inst|f74163:sub|134                                                                ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.595 ns                 ;
; 0.542 ns      ; Block1:inst|74163:inst|f74163:sub|111                                                                ; Block1:inst|74163:inst|f74163:sub|122                                                                ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.597 ns                 ;
; 0.543 ns      ; Block1:inst|74163:inst|f74163:sub|111                                                                ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.598 ns                 ;
; 0.719 ns      ; Block1:inst|74163:inst|f74163:sub|134                                                                ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.774 ns                 ;
; 0.725 ns      ; Block1:inst|74163:inst|f74163:sub|122                                                                ; Block1:inst|74163:inst|f74163:sub|134                                                                ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.780 ns                 ;
; 0.730 ns      ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 1.042 ns                 ;
; 0.732 ns      ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; Block1:inst|74163:inst|f74163:sub|122                                                                ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.787 ns                 ;
; 0.734 ns      ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; Block1:inst|74163:inst|f74163:sub|134                                                                ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.789 ns                 ;
; 0.795 ns      ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 1.107 ns                 ;
; 0.821 ns      ; Block1:inst|74163:inst|f74163:sub|122                                                                ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.876 ns                 ;
; 0.842 ns      ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 1.154 ns                 ;
; 0.866 ns      ; Block1:inst|74163:inst|f74163:sub|34                                                                 ; Block1:inst|74163:inst|f74163:sub|111                                                                ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 0.921 ns                 ;
; 0.905 ns      ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 1.217 ns                 ;
; 0.942 ns      ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 1.254 ns                 ;
; 0.997 ns      ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 1.309 ns                 ;
; 1.002 ns      ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 1.314 ns                 ;
; 1.082 ns      ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]   ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 1.394 ns                 ;
; 1.157 ns      ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]   ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 1.469 ns                 ;
; 1.229 ns      ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]   ; block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]   ; clk        ; clk      ; 0.000 ns                   ; 0.312 ns                   ; 1.541 ns                 ;
+---------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                 ; To Clock ;
+-------+--------------+------------+------+--------------------+----------+
; N/A   ; None         ; 1.622 ns   ; clk  ; Block1:inst|inst11 ; clk      ;
+-------+--------------+------------+------+--------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                           ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                               ; To      ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 14.945 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[3]  ; clk        ;
; N/A   ; None         ; 14.928 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[3]  ; clk        ;
; N/A   ; None         ; 14.904 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[11] ; clk        ;
; N/A   ; None         ; 14.883 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[11] ; clk        ;
; N/A   ; None         ; 14.870 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[11] ; clk        ;
; N/A   ; None         ; 14.791 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[3]  ; clk        ;
; N/A   ; None         ; 14.748 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[8]  ; clk        ;
; N/A   ; None         ; 14.714 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[8]  ; clk        ;
; N/A   ; None         ; 14.609 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[8]  ; clk        ;
; N/A   ; None         ; 14.593 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[3]  ; clk        ;
; N/A   ; None         ; 14.584 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[5]  ; clk        ;
; N/A   ; None         ; 14.570 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[11] ; clk        ;
; N/A   ; None         ; 14.567 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[5]  ; clk        ;
; N/A   ; None         ; 14.532 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[1]  ; clk        ;
; N/A   ; None         ; 14.526 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[9]  ; clk        ;
; N/A   ; None         ; 14.516 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[1]  ; clk        ;
; N/A   ; None         ; 14.492 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[9]  ; clk        ;
; N/A   ; None         ; 14.432 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[5]  ; clk        ;
; N/A   ; None         ; 14.413 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[8]  ; clk        ;
; N/A   ; None         ; 14.382 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[9]  ; clk        ;
; N/A   ; None         ; 14.380 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[1]  ; clk        ;
; N/A   ; None         ; 14.281 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[6]  ; clk        ;
; N/A   ; None         ; 14.264 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[6]  ; clk        ;
; N/A   ; None         ; 14.233 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[5]  ; clk        ;
; N/A   ; None         ; 14.188 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[9]  ; clk        ;
; N/A   ; None         ; 14.178 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[1]  ; clk        ;
; N/A   ; None         ; 14.147 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[4]  ; clk        ;
; N/A   ; None         ; 14.130 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[4]  ; clk        ;
; N/A   ; None         ; 14.130 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[6]  ; clk        ;
; N/A   ; None         ; 13.994 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[4]  ; clk        ;
; N/A   ; None         ; 13.959 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[2]  ; clk        ;
; N/A   ; None         ; 13.943 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[2]  ; clk        ;
; N/A   ; None         ; 13.929 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[6]  ; clk        ;
; N/A   ; None         ; 13.919 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[0]  ; clk        ;
; N/A   ; None         ; 13.905 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[0]  ; clk        ;
; N/A   ; None         ; 13.904 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[15] ; clk        ;
; N/A   ; None         ; 13.870 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[15] ; clk        ;
; N/A   ; None         ; 13.806 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[2]  ; clk        ;
; N/A   ; None         ; 13.801 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[15] ; clk        ;
; N/A   ; None         ; 13.794 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[4]  ; clk        ;
; N/A   ; None         ; 13.712 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[0]  ; clk        ;
; N/A   ; None         ; 13.659 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[10] ; clk        ;
; N/A   ; None         ; 13.641 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[0]  ; clk        ;
; N/A   ; None         ; 13.641 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[10] ; clk        ;
; N/A   ; None         ; 13.625 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[10] ; clk        ;
; N/A   ; None         ; 13.606 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[2]  ; clk        ;
; N/A   ; None         ; 13.568 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[15] ; clk        ;
; N/A   ; None         ; 13.320 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[10] ; clk        ;
; N/A   ; None         ; 13.316 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[13] ; clk        ;
; N/A   ; None         ; 13.298 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[14] ; clk        ;
; N/A   ; None         ; 13.282 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[13] ; clk        ;
; N/A   ; None         ; 13.281 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[12] ; clk        ;
; N/A   ; None         ; 13.278 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[14] ; clk        ;
; N/A   ; None         ; 13.264 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[14] ; clk        ;
; N/A   ; None         ; 13.247 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[12] ; clk        ;
; N/A   ; None         ; 13.235 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; DCa[7]  ; clk        ;
; N/A   ; None         ; 13.215 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[7]  ; clk        ;
; N/A   ; None         ; 13.201 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; DCa[7]  ; clk        ;
; N/A   ; None         ; 13.178 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[13] ; clk        ;
; N/A   ; None         ; 13.142 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; DCa[12] ; clk        ;
; N/A   ; None         ; 12.984 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[13] ; clk        ;
; N/A   ; None         ; 12.964 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[14] ; clk        ;
; N/A   ; None         ; 12.948 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[12] ; clk        ;
; N/A   ; None         ; 12.899 ns  ; block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; DCa[7]  ; clk        ;
; N/A   ; None         ; 11.972 ns  ; block2:inst6|inst25                                                                                ; DCa[11] ; clk        ;
; N/A   ; None         ; 11.901 ns  ; block2:inst6|inst25                                                                                ; DCa[3]  ; clk        ;
; N/A   ; None         ; 11.850 ns  ; block2:inst6|inst25                                                                                ; DCa[8]  ; clk        ;
; N/A   ; None         ; 11.628 ns  ; block2:inst6|inst25                                                                                ; DCa[9]  ; clk        ;
; N/A   ; None         ; 11.550 ns  ; block2:inst6|inst25                                                                                ; DCa[5]  ; clk        ;
; N/A   ; None         ; 11.524 ns  ; block2:inst6|inst25                                                                                ; DCa[1]  ; clk        ;
; N/A   ; None         ; 11.279 ns  ; block2:inst6|inst25                                                                                ; DCa[6]  ; clk        ;
; N/A   ; None         ; 11.135 ns  ; block2:inst6|inst25                                                                                ; DCa[4]  ; clk        ;
; N/A   ; None         ; 11.124 ns  ; block2:inst6|inst25                                                                                ; DCa[0]  ; clk        ;
; N/A   ; None         ; 10.966 ns  ; block2:inst6|inst25                                                                                ; DCa[15] ; clk        ;
; N/A   ; None         ; 10.920 ns  ; block2:inst6|inst25                                                                                ; DCa[2]  ; clk        ;
; N/A   ; None         ; 10.725 ns  ; block2:inst6|inst25                                                                                ; DCa[10] ; clk        ;
; N/A   ; None         ; 10.421 ns  ; block2:inst6|inst25                                                                                ; DCa[13] ; clk        ;
; N/A   ; None         ; 10.385 ns  ; block2:inst6|inst25                                                                                ; DCa[12] ; clk        ;
; N/A   ; None         ; 10.367 ns  ; block2:inst6|inst25                                                                                ; DCa[14] ; clk        ;
; N/A   ; None         ; 10.301 ns  ; block2:inst6|inst25                                                                                ; DCa[7]  ; clk        ;
; N/A   ; None         ; 9.758 ns   ; block2:inst6|inst25                                                                                ; clk_D   ; clk        ;
; N/A   ; None         ; 8.364 ns   ; Block1:inst|inst11                                                                                 ; clk_in  ; clk        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+---------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                 ; To Clock ;
+---------------+-------------+-----------+------+--------------------+----------+
; N/A           ; None        ; -1.126 ns ; clk  ; Block1:inst|inst11 ; clk      ;
+---------------+-------------+-----------+------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Oct 05 15:03:01 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Block1:inst|74163:inst|f74163:sub|34" as buffer
    Info: Detected ripple clock "Block1:inst|74163:inst|f74163:sub|111" as buffer
    Info: Detected ripple clock "Block1:inst|74163:inst|f74163:sub|134" as buffer
    Info: Detected ripple clock "Block1:inst|74163:inst|f74163:sub|122" as buffer
    Info: Detected gated clock "Block1:inst|inst8" as buffer
    Info: Detected ripple clock "Block1:inst|inst11" as buffer
    Info: Detected ripple clock "block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "block2:inst6|lpm_compare0:inst21|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected ripple clock "block2:inst6|inst25" as buffer
Info: Slack time is 18.018 ns for clock "clk" between source register "block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" and destination register "block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]"
    Info: Fmax is restricted to 500.0 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 19.559 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.257 ns
            Info: + Shortest clock path from clock "clk" to destination register is 5.314 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A7; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(1.613 ns) + CELL(0.712 ns) = 3.182 ns; Loc. = LCFF_X29_Y3_N1; Fanout = 5; REG Node = 'Block1:inst|74163:inst|f74163:sub|34'
                Info: 3: + IC(0.214 ns) + CELL(0.053 ns) = 3.449 ns; Loc. = LCCOMB_X29_Y3_N24; Fanout = 1; COMB Node = 'Block1:inst|inst8'
                Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 4.373 ns; Loc. = LCFF_X29_Y3_N31; Fanout = 7; REG Node = 'Block1:inst|inst11'
                Info: 5: + IC(0.323 ns) + CELL(0.618 ns) = 5.314 ns; Loc. = LCFF_X30_Y3_N19; Fanout = 2; REG Node = 'block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]'
                Info: Total cell delay = 2.952 ns ( 55.55 % )
                Info: Total interconnect delay = 2.362 ns ( 44.45 % )
            Info: - Longest clock path from clock "clk" to source register is 5.571 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A7; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(1.613 ns) + CELL(0.712 ns) = 3.182 ns; Loc. = LCFF_X29_Y3_N9; Fanout = 4; REG Node = 'Block1:inst|74163:inst|f74163:sub|122'
                Info: 3: + IC(0.252 ns) + CELL(0.272 ns) = 3.706 ns; Loc. = LCCOMB_X29_Y3_N24; Fanout = 1; COMB Node = 'Block1:inst|inst8'
                Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 4.630 ns; Loc. = LCFF_X29_Y3_N31; Fanout = 7; REG Node = 'Block1:inst|inst11'
                Info: 5: + IC(0.323 ns) + CELL(0.618 ns) = 5.571 ns; Loc. = LCFF_X30_Y3_N25; Fanout = 3; REG Node = 'block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]'
                Info: Total cell delay = 3.171 ns ( 56.92 % )
                Info: Total interconnect delay = 2.400 ns ( 43.08 % )
        Info: - Micro clock to output delay of source is 0.094 ns
        Info: - Micro setup delay of destination is 0.090 ns
    Info: - Longest register to register delay is 1.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y3_N25; Fanout = 3; REG Node = 'block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.262 ns) + CELL(0.516 ns) = 0.778 ns; Loc. = LCCOMB_X30_Y3_N0; Fanout = 2; COMB Node = 'block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.813 ns; Loc. = LCCOMB_X30_Y3_N2; Fanout = 2; COMB Node = 'block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.848 ns; Loc. = LCCOMB_X30_Y3_N4; Fanout = 1; COMB Node = 'block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.973 ns; Loc. = LCCOMB_X30_Y3_N6; Fanout = 1; COMB Node = 'block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3'
        Info: 6: + IC(0.259 ns) + CELL(0.309 ns) = 1.541 ns; Loc. = LCFF_X30_Y3_N19; Fanout = 2; REG Node = 'block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.020 ns ( 66.19 % )
        Info: Total interconnect delay = 0.521 ns ( 33.81 % )
Info: Minimum slack time is -85 ps for clock "clk" between source register "block2:inst6|inst25" and destination register "block2:inst6|inst25"
    Info: + Shortest register to register delay is 0.488 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y3_N15; Fanout = 19; REG Node = 'block2:inst6|inst25'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X31_Y3_N14; Fanout = 1; COMB Node = 'block2:inst6|inst25~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X31_Y3_N15; Fanout = 19; REG Node = 'block2:inst6|inst25'
        Info: Total cell delay = 0.488 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.573 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.518 ns
            Info: + Longest clock path from clock "clk" to destination register is 7.108 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A7; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(1.613 ns) + CELL(0.712 ns) = 3.182 ns; Loc. = LCFF_X29_Y3_N9; Fanout = 4; REG Node = 'Block1:inst|74163:inst|f74163:sub|122'
                Info: 3: + IC(0.252 ns) + CELL(0.272 ns) = 3.706 ns; Loc. = LCCOMB_X29_Y3_N24; Fanout = 1; COMB Node = 'Block1:inst|inst8'
                Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 4.630 ns; Loc. = LCFF_X29_Y3_N31; Fanout = 7; REG Node = 'Block1:inst|inst11'
                Info: 5: + IC(0.323 ns) + CELL(0.712 ns) = 5.665 ns; Loc. = LCFF_X30_Y3_N21; Fanout = 3; REG Node = 'block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 6: + IC(0.341 ns) + CELL(0.272 ns) = 6.278 ns; Loc. = LCCOMB_X31_Y3_N24; Fanout = 1; COMB Node = 'block2:inst6|lpm_compare0:inst21|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
                Info: 7: + IC(0.212 ns) + CELL(0.618 ns) = 7.108 ns; Loc. = LCFF_X31_Y3_N15; Fanout = 19; REG Node = 'block2:inst6|inst25'
                Info: Total cell delay = 4.155 ns ( 58.46 % )
                Info: Total interconnect delay = 2.953 ns ( 41.54 % )
            Info: - Shortest clock path from clock "clk" to source register is 6.590 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A7; Fanout = 5; CLK Node = 'clk'
                Info: 2: + IC(1.613 ns) + CELL(0.712 ns) = 3.182 ns; Loc. = LCFF_X29_Y3_N1; Fanout = 5; REG Node = 'Block1:inst|74163:inst|f74163:sub|34'
                Info: 3: + IC(0.214 ns) + CELL(0.053 ns) = 3.449 ns; Loc. = LCCOMB_X29_Y3_N24; Fanout = 1; COMB Node = 'Block1:inst|inst8'
                Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 4.373 ns; Loc. = LCFF_X29_Y3_N31; Fanout = 7; REG Node = 'Block1:inst|inst11'
                Info: 5: + IC(0.323 ns) + CELL(0.712 ns) = 5.408 ns; Loc. = LCFF_X30_Y3_N31; Fanout = 3; REG Node = 'block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
                Info: 6: + IC(0.299 ns) + CELL(0.053 ns) = 5.760 ns; Loc. = LCCOMB_X31_Y3_N24; Fanout = 1; COMB Node = 'block2:inst6|lpm_compare0:inst21|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
                Info: 7: + IC(0.212 ns) + CELL(0.618 ns) = 6.590 ns; Loc. = LCFF_X31_Y3_N15; Fanout = 19; REG Node = 'block2:inst6|inst25'
                Info: Total cell delay = 3.717 ns ( 56.40 % )
                Info: Total interconnect delay = 2.873 ns ( 43.60 % )
        Info: - Micro clock to output delay of source is 0.094 ns
        Info: + Micro hold delay of destination is 0.149 ns
Warning: Can't achieve minimum setup and hold requirement clk along 1 path(s). See Report window for details.
Info: tsu for register "Block1:inst|inst11" (data pin = "clk", clock pin = "clk") is 1.622 ns
    Info: + Longest pin to register delay is 5.811 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A7; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(4.746 ns) + CELL(0.053 ns) = 5.656 ns; Loc. = LCCOMB_X29_Y3_N30; Fanout = 1; COMB Node = 'Block1:inst|inst11~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.811 ns; Loc. = LCFF_X29_Y3_N31; Fanout = 7; REG Node = 'Block1:inst|inst11'
        Info: Total cell delay = 1.065 ns ( 18.33 % )
        Info: Total interconnect delay = 4.746 ns ( 81.67 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 4.279 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A7; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.613 ns) + CELL(0.712 ns) = 3.182 ns; Loc. = LCFF_X29_Y3_N1; Fanout = 5; REG Node = 'Block1:inst|74163:inst|f74163:sub|34'
        Info: 3: + IC(0.214 ns) + CELL(0.053 ns) = 3.449 ns; Loc. = LCCOMB_X29_Y3_N24; Fanout = 1; COMB Node = 'Block1:inst|inst8'
        Info: 4: + IC(0.212 ns) + CELL(0.618 ns) = 4.279 ns; Loc. = LCFF_X29_Y3_N31; Fanout = 7; REG Node = 'Block1:inst|inst11'
        Info: Total cell delay = 2.240 ns ( 52.35 % )
        Info: Total interconnect delay = 2.039 ns ( 47.65 % )
Info: tco from clock "clk" to destination pin "DCa[3]" through register "block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" is 14.945 ns
    Info: + Longest clock path from clock "clk" to source register is 9.979 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A7; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.613 ns) + CELL(0.712 ns) = 3.182 ns; Loc. = LCFF_X29_Y3_N9; Fanout = 4; REG Node = 'Block1:inst|74163:inst|f74163:sub|122'
        Info: 3: + IC(0.252 ns) + CELL(0.272 ns) = 3.706 ns; Loc. = LCCOMB_X29_Y3_N24; Fanout = 1; COMB Node = 'Block1:inst|inst8'
        Info: 4: + IC(0.212 ns) + CELL(0.712 ns) = 4.630 ns; Loc. = LCFF_X29_Y3_N31; Fanout = 7; REG Node = 'Block1:inst|inst11'
        Info: 5: + IC(0.323 ns) + CELL(0.712 ns) = 5.665 ns; Loc. = LCFF_X30_Y3_N21; Fanout = 3; REG Node = 'block2:inst6|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
        Info: 6: + IC(0.341 ns) + CELL(0.272 ns) = 6.278 ns; Loc. = LCCOMB_X31_Y3_N24; Fanout = 1; COMB Node = 'block2:inst6|lpm_compare0:inst21|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]'
        Info: 7: + IC(0.212 ns) + CELL(0.712 ns) = 7.202 ns; Loc. = LCFF_X31_Y3_N15; Fanout = 19; REG Node = 'block2:inst6|inst25'
        Info: 8: + IC(1.503 ns) + CELL(0.000 ns) = 8.705 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'block2:inst6|inst25~clkctrl'
        Info: 9: + IC(0.656 ns) + CELL(0.618 ns) = 9.979 ns; Loc. = LCFF_X31_Y3_N5; Fanout = 18; REG Node = 'block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
        Info: Total cell delay = 4.867 ns ( 48.77 % )
        Info: Total interconnect delay = 5.112 ns ( 51.23 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.872 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y3_N5; Fanout = 18; REG Node = 'block3:inst9|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]'
        Info: 2: + IC(0.711 ns) + CELL(0.346 ns) = 1.057 ns; Loc. = LCCOMB_X31_Y7_N20; Fanout = 1; COMB Node = 'block3:inst9|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode49w[3]'
        Info: 3: + IC(1.833 ns) + CELL(1.982 ns) = 4.872 ns; Loc. = PIN_B6; Fanout = 0; PIN Node = 'DCa[3]'
        Info: Total cell delay = 2.328 ns ( 47.78 % )
        Info: Total interconnect delay = 2.544 ns ( 52.22 % )
Info: th for register "Block1:inst|inst11" (data pin = "clk", clock pin = "clk") is -1.126 ns
    Info: + Longest clock path from clock "clk" to destination register is 4.536 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A7; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(1.613 ns) + CELL(0.712 ns) = 3.182 ns; Loc. = LCFF_X29_Y3_N9; Fanout = 4; REG Node = 'Block1:inst|74163:inst|f74163:sub|122'
        Info: 3: + IC(0.252 ns) + CELL(0.272 ns) = 3.706 ns; Loc. = LCCOMB_X29_Y3_N24; Fanout = 1; COMB Node = 'Block1:inst|inst8'
        Info: 4: + IC(0.212 ns) + CELL(0.618 ns) = 4.536 ns; Loc. = LCFF_X29_Y3_N31; Fanout = 7; REG Node = 'Block1:inst|inst11'
        Info: Total cell delay = 2.459 ns ( 54.21 % )
        Info: Total interconnect delay = 2.077 ns ( 45.79 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.811 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A7; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(4.746 ns) + CELL(0.053 ns) = 5.656 ns; Loc. = LCCOMB_X29_Y3_N30; Fanout = 1; COMB Node = 'Block1:inst|inst11~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.811 ns; Loc. = LCFF_X29_Y3_N31; Fanout = 7; REG Node = 'Block1:inst|inst11'
        Info: Total cell delay = 1.065 ns ( 18.33 % )
        Info: Total interconnect delay = 4.746 ns ( 81.67 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Wed Oct 05 15:03:01 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


