module ALU (input [2:0] op_sel, input [3:0] A, input [3:0] B, output [3:0] F, output v, output c, output n, output z);
wire [3:0] AU1;
wire [3:0] LU1;

AU4 au (op_sel[0],A,B,AU1,v,c,n,z);
LU4 lu (op_sel[1:0],A,B,LU1);

multiplex2 choose_mod (op_sel[2],AU1,LU1,F);

endmodule
	