
*** Running vivado
    with args -log Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processor.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Processor.tcl -notrace
Command: synth_design -top Processor -part xc7k480tffv1156-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k480t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k480t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25492
WARNING: [Synth 8-2507] parameter declaration becomes local in dgn_MBMmul8bit with formal parameter declaration list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:13]
WARNING: [Synth 8-2507] parameter declaration becomes local in SteeringLogicREM8 with formal parameter declaration list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in ArithmeticBlockREM8 with formal parameter declaration list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in dgn_REALM8x8mul8bit with formal parameter declaration list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:13]
WARNING: [Synth 8-2507] parameter declaration becomes local in dgn_REALM8x8mul8bit with formal parameter declaration list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:14]
WARNING: [Synth 8-2507] parameter declaration becomes local in SteeringLogic_SMBM_8x8_8_ConfigurableARD_08 with formal parameter declaration list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in ArithmeticBlock_SMBM_8x8_8_ConfigurableARD_08 with formal parameter declaration list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in ArithmeticBlock_SMBM_8x8_8_ConfigurableARD_08 with formal parameter declaration list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in dgn_mitchellmul8bit with formal parameter declaration list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v:13]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1302.344 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processor' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:19]
INFO: [Synth 8-3491] module 'chars_to_ascii_array' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd:7' bound to instance 'chars_to_asciis' of component 'chars_to_ascii_array' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:258]
INFO: [Synth 8-638] synthesizing module 'chars_to_ascii_array' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'chars_to_ascii_array' (1#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd:17]
INFO: [Synth 8-3491] module 'generate_A' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd:7' bound to instance 'generate_Matrix_A_LFSR' of component 'generate_A' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:270]
INFO: [Synth 8-638] synthesizing module 'generate_A' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd:19]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'random_generator' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:5' bound to instance 'random_number' of component 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd:34]
INFO: [Synth 8-638] synthesizing module 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:15]
	Parameter data_width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'run' is read in the process but is not in the sensitivity list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:22]
WARNING: [Synth 8-614] signal 'seed' is read in the process but is not in the sensitivity list [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'random_generator' (2#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'generate_A' (3#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd:19]
INFO: [Synth 8-3491] module 'generate_A_by_file' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A_by_file.vhd:9' bound to instance 'generate_Matrix_A_FILE' of component 'generate_A_by_file' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:315]
INFO: [Synth 8-638] synthesizing module 'generate_A_by_file' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A_by_file.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'generate_A_by_file' (4#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A_by_file.vhd:20]
INFO: [Synth 8-3491] module 'generate_s' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd:7' bound to instance 'generate_Matrix_S_LFSR' of component 'generate_s' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:329]
INFO: [Synth 8-638] synthesizing module 'generate_s' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd:18]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'random_generator' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:5' bound to instance 'random_number' of component 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'generate_s' (5#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd:18]
INFO: [Synth 8-3491] module 'generate_S_by_file' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_S_by_file.vhd:9' bound to instance 'generate_Matrix_S_FILE' of component 'generate_S_by_file' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:363]
INFO: [Synth 8-638] synthesizing module 'generate_S_by_file' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_S_by_file.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'generate_S_by_file' (6#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_S_by_file.vhd:20]
INFO: [Synth 8-3491] module 'generate_e' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd:7' bound to instance 'generate_Matrix_E_LFSR' of component 'generate_e' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:375]
INFO: [Synth 8-638] synthesizing module 'generate_e' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd:18]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'random_generator' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:5' bound to instance 'random_number' of component 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'generate_e' (7#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd:18]
INFO: [Synth 8-3491] module 'generate_E_by_file' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_E_by_file.vhd:9' bound to instance 'generate_Matrix_E_FILE' of component 'generate_E_by_file' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:409]
INFO: [Synth 8-638] synthesizing module 'generate_E_by_file' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_E_by_file.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'generate_E_by_file' (8#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_E_by_file.vhd:20]
INFO: [Synth 8-3491] module 'generate_B' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:7' bound to instance 'generate_Matrix_B' of component 'generate_B' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:421]
INFO: [Synth 8-638] synthesizing module 'generate_B' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:26]
	Parameter sz bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_MBMmul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:1' bound to instance 'approxim_multi00' of component 'dgn_MBMmul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:73]
INFO: [Synth 8-6157] synthesizing module 'dgn_MBMmul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:1]
	Parameter sz bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SteeringLogicREM8' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:29]
	Parameter sz bound to: 8 - type: integer 
	Parameter lgsz bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SteeringLogicREM8' (9#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'ArithmeticBlockREM8' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:110]
	Parameter sz bound to: 8 - type: integer 
	Parameter lgsz bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ArithmeticBlockREM8' (10#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:110]
INFO: [Synth 8-6155] done synthesizing module 'dgn_MBMmul8bit' (11#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:1]
	Parameter sz bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_MBMmul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:1' bound to instance 'approxim_multi01' of component 'dgn_MBMmul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:81]
	Parameter sz bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_MBMmul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:1' bound to instance 'approxim_multi02' of component 'dgn_MBMmul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:89]
	Parameter sz bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_MBMmul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_MBMmul8bit.v:1' bound to instance 'approxim_multi03' of component 'dgn_MBMmul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:97]
	Parameter sz bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_mitchellmul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v:1' bound to instance 'approxim_multi04' of component 'dgn_mitchellmul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:107]
INFO: [Synth 8-6157] synthesizing module 'dgn_mitchellmul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v:1]
	Parameter sz bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SteeringLogicM8' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v:28]
	Parameter sz bound to: 8 - type: integer 
	Parameter lgsz bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SteeringLogicM8' (12#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v:28]
INFO: [Synth 8-6157] synthesizing module 'ArithmeticBlockM8' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v:105]
	Parameter sz bound to: 8 - type: integer 
	Parameter lgsz bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ArithmeticBlockM8' (13#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v:105]
INFO: [Synth 8-6155] done synthesizing module 'dgn_mitchellmul8bit' (14#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v:1]
	Parameter sz bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_mitchellmul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v:1' bound to instance 'approxim_multi05' of component 'dgn_mitchellmul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:115]
	Parameter sz bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_mitchellmul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v:1' bound to instance 'approxim_multi06' of component 'dgn_mitchellmul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:123]
	Parameter sz bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_mitchellmul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_mitchellmul8bit.v:1' bound to instance 'approxim_multi07' of component 'dgn_mitchellmul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:131]
	Parameter sz bound to: 8 - type: integer 
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_REALM8x8mul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:1' bound to instance 'approxim_multi08' of component 'dgn_REALM8x8mul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:141]
INFO: [Synth 8-6157] synthesizing module 'dgn_REALM8x8mul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:1]
	Parameter sz bound to: 8 - type: integer 
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SteeringLogic_SMBM_8x8_8_ConfigurableARD_08' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:29]
	Parameter sz bound to: 8 - type: integer 
	Parameter lgsz bound to: 3 - type: integer 
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SteeringLogic_SMBM_8x8_8_ConfigurableARD_08' (15#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'ArithmeticBlock_SMBM_8x8_8_ConfigurableARD_08' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:162]
	Parameter sz bound to: 8 - type: integer 
	Parameter lgsz bound to: 3 - type: integer 
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:186]
INFO: [Synth 8-6155] done synthesizing module 'ArithmeticBlock_SMBM_8x8_8_ConfigurableARD_08' (16#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:162]
INFO: [Synth 8-6155] done synthesizing module 'dgn_REALM8x8mul8bit' (17#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:1]
	Parameter sz bound to: 8 - type: integer 
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_REALM8x8mul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:1' bound to instance 'approxim_multi09' of component 'dgn_REALM8x8mul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:149]
	Parameter sz bound to: 8 - type: integer 
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_REALM8x8mul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:1' bound to instance 'approxim_multi10' of component 'dgn_REALM8x8mul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:157]
	Parameter sz bound to: 8 - type: integer 
	Parameter m bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dgn_REALM8x8mul8bit' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/dgn_REALM8x8mul8bit.v:1' bound to instance 'approxim_multi11' of component 'dgn_REALM8x8mul8bit' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'generate_B' (18#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:26]
INFO: [Synth 8-3491] module 'generate_UV' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:7' bound to instance 'generate_Cells_UV' of component 'generate_UV' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:537]
INFO: [Synth 8-638] synthesizing module 'generate_UV' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:25]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'random_generator' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:5' bound to instance 'random_number' of component 'random_generator' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'generate_UV' (19#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:25]
INFO: [Synth 8-3491] module 'ascii_array_to_chars' declared at 'E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/ascii_array_to_chars.vhd:6' bound to instance 'ascii_to_chars' of component 'ascii_array_to_chars' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:619]
INFO: [Synth 8-638] synthesizing module 'ascii_array_to_chars' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/ascii_array_to_chars.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_array_to_chars' (20#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/ascii_array_to_chars.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Processor' (21#1) [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:19]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k480tffv1156-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'is_chars_loaded_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'run_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd:25]
WARNING: [Synth 8-327] inferring latch for variable 'random_matrix_A.row_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'is_file_end_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A_by_file.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'is_file_end_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_S_by_file.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'is_file_end_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_E_by_file.vhd:29]
WARNING: [Synth 8-327] inferring latch for variable 'sig_uv_row_num_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:44]
WARNING: [Synth 8-327] inferring latch for variable 'generate_random_rows.i_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'generate_random_rows.row_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'output_U_reg[0]' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'output_U_reg[1]' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'output_U_reg[2]' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'output_U_reg[3]' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:46]
WARNING: [Synth 8-327] inferring latch for variable 'output_V_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'generate_random_rows.skip_2_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'generate_random_rows.skip_1_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'generate_random_rows.encoding_ascii_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'sig_is_B_generated_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:443]
WARNING: [Synth 8-327] inferring latch for variable 'UV_output.i_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:472]
WARNING: [Synth 8-327] inferring latch for variable 'sig_is_S_generated_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:348]
WARNING: [Synth 8-327] inferring latch for variable 'sig_is_E_generated_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:394]
WARNING: [Synth 8-327] inferring latch for variable 'sig_is_A_generated_reg' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:296]
WARNING: [Synth 8-327] inferring latch for variable 'sig_RowA_in_B_reg[0]' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:431]
WARNING: [Synth 8-327] inferring latch for variable 'sig_RowA_in_B_reg[1]' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:431]
WARNING: [Synth 8-327] inferring latch for variable 'sig_RowA_in_B_reg[2]' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:431]
WARNING: [Synth 8-327] inferring latch for variable 'sig_RowA_in_B_reg[3]' [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:431]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 537   
	   3 Input   32 Bit       Adders := 12    
	   4 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 17    
	   4 Input   18 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 5     
	   3 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 2248  
	                8 Bit    Registers := 40    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	              32x32  Multipliers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 137   
	   4 Input   32 Bit        Muxes := 41    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 21    
	   2 Input    8 Bit        Muxes := 25    
	   4 Input    8 Bit        Muxes := 3     
	   9 Input    3 Bit        Muxes := 24    
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 42    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 114   
	   3 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:160)
BRAMs: 1910 (col length: RAMB18 160 RAMB36 80)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][0]' (FDSE_1) to 'sig_A_out_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][1]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][2]' (FDSE_1) to 'sig_A_out_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][3]' (FDSE_1) to 'sig_A_out_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][4]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][5]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][6]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][7]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][8]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][9]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][10]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][11]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][12]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][13]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][14]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][15]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][16]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][17]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][18]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][19]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][20]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][21]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][22]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][23]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][24]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][25]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][26]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][27]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][28]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][29]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][30]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[0][31]' (FDRE_1) to 'sig_A_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][0]' (FDSE_1) to 'sig_A_out_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][1]' (FDSE_1) to 'sig_A_out_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][2]' (FDRE_1) to 'sig_A_out_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][3]' (FDRE_1) to 'sig_A_out_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][4]' (FDSE_1) to 'sig_A_out_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][5]' (FDRE_1) to 'sig_A_out_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][6]' (FDRE_1) to 'sig_A_out_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][7]' (FDRE_1) to 'sig_A_out_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][8]' (FDRE_1) to 'sig_A_out_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][9]' (FDRE_1) to 'sig_A_out_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][10]' (FDRE_1) to 'sig_A_out_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][11]' (FDRE_1) to 'sig_A_out_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][12]' (FDRE_1) to 'sig_A_out_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][13]' (FDRE_1) to 'sig_A_out_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][14]' (FDRE_1) to 'sig_A_out_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][15]' (FDRE_1) to 'sig_A_out_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][16]' (FDRE_1) to 'sig_A_out_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][17]' (FDRE_1) to 'sig_A_out_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][18]' (FDRE_1) to 'sig_A_out_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][19]' (FDRE_1) to 'sig_A_out_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][20]' (FDRE_1) to 'sig_A_out_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][21]' (FDRE_1) to 'sig_A_out_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][22]' (FDRE_1) to 'sig_A_out_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][23]' (FDRE_1) to 'sig_A_out_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][24]' (FDRE_1) to 'sig_A_out_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][25]' (FDRE_1) to 'sig_A_out_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][26]' (FDRE_1) to 'sig_A_out_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][27]' (FDRE_1) to 'sig_A_out_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][28]' (FDRE_1) to 'sig_A_out_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][29]' (FDRE_1) to 'sig_A_out_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][30]' (FDRE_1) to 'sig_A_out_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[1][31]' (FDRE_1) to 'sig_A_out_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[2][0]' (FDSE_1) to 'sig_A_out_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[2][1]' (FDRE_1) to 'sig_A_out_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[2][2]' (FDSE_1) to 'sig_A_out_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[2][3]' (FDSE_1) to 'sig_A_out_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[2][4]' (FDRE_1) to 'sig_A_out_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'sig_A_out_reg[2][5]' (FDSE_1) to 'sig_A_out_reg[3][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_A_out_reg[3][31] )
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[1]' (FDRE_1) to 'sig_E_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[2]' (FDRE_1) to 'sig_E_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[3]' (FDRE_1) to 'sig_E_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[4]' (FDRE_1) to 'sig_E_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[5]' (FDRE_1) to 'sig_E_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[6]' (FDRE_1) to 'sig_E_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[7]' (FDRE_1) to 'sig_E_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[8]' (FDRE_1) to 'sig_E_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[9]' (FDRE_1) to 'sig_E_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[10]' (FDRE_1) to 'sig_E_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[11]' (FDRE_1) to 'sig_E_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[12]' (FDRE_1) to 'sig_E_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[13]' (FDRE_1) to 'sig_E_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[14]' (FDRE_1) to 'sig_E_out_reg[15]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[15]' (FDRE_1) to 'sig_E_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[16]' (FDRE_1) to 'sig_E_out_reg[17]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[17]' (FDRE_1) to 'sig_E_out_reg[18]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[18]' (FDRE_1) to 'sig_E_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[19]' (FDRE_1) to 'sig_E_out_reg[20]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[20]' (FDRE_1) to 'sig_E_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[21]' (FDRE_1) to 'sig_E_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[22]' (FDRE_1) to 'sig_E_out_reg[23]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[23]' (FDRE_1) to 'sig_E_out_reg[24]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[24]' (FDRE_1) to 'sig_E_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[25]' (FDRE_1) to 'sig_E_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[26]' (FDRE_1) to 'sig_E_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[27]' (FDRE_1) to 'sig_E_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[28]' (FDRE_1) to 'sig_E_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[29]' (FDRE_1) to 'sig_E_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'sig_E_out_reg[30]' (FDRE_1) to 'sig_E_out_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_E_out_reg[31] )
WARNING: [Synth 8-7129] Port seed[31] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[30] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[29] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[28] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[27] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[26] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[25] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[24] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[23] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[22] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[21] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[20] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[19] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[18] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[17] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[16] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[15] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[14] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[13] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[12] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[11] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[10] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[9] in module random_generator__1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[8] in module random_generator__1 is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (is_output_generated_reg_C)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:588]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:588]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:588]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd:588]
DSP Report: Generating DSP sig_dec_ascii_array[1]10, operation Mode is: A*B.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: Generating DSP sig_dec_ascii_array[1]10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: Generating DSP sig_dec_ascii_array[1]10, operation Mode is: A*B.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: Generating DSP sig_dec_ascii_array[1]10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: Generating DSP sig_dec_ascii_array[1]9, operation Mode is: A*B.
DSP Report: operator sig_dec_ascii_array[1]9 is absorbed into DSP sig_dec_ascii_array[1]9.
DSP Report: operator sig_dec_ascii_array[1]9 is absorbed into DSP sig_dec_ascii_array[1]9.
DSP Report: Generating DSP sig_dec_ascii_array[1]9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sig_dec_ascii_array[1]9 is absorbed into DSP sig_dec_ascii_array[1]9.
DSP Report: operator sig_dec_ascii_array[1]9 is absorbed into DSP sig_dec_ascii_array[1]9.
DSP Report: Generating DSP sig_dec_ascii_array[1]9, operation Mode is: A*B.
DSP Report: operator sig_dec_ascii_array[1]9 is absorbed into DSP sig_dec_ascii_array[1]9.
DSP Report: operator sig_dec_ascii_array[1]9 is absorbed into DSP sig_dec_ascii_array[1]9.
DSP Report: Generating DSP sig_dec_ascii_array[1]9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sig_dec_ascii_array[1]9 is absorbed into DSP sig_dec_ascii_array[1]9.
DSP Report: operator sig_dec_ascii_array[1]9 is absorbed into DSP sig_dec_ascii_array[1]9.
DSP Report: Generating DSP sig_dec_ascii_array[1]8, operation Mode is: A*B.
DSP Report: operator sig_dec_ascii_array[1]8 is absorbed into DSP sig_dec_ascii_array[1]8.
DSP Report: operator sig_dec_ascii_array[1]8 is absorbed into DSP sig_dec_ascii_array[1]8.
DSP Report: Generating DSP sig_dec_ascii_array[1]8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sig_dec_ascii_array[1]8 is absorbed into DSP sig_dec_ascii_array[1]8.
DSP Report: operator sig_dec_ascii_array[1]8 is absorbed into DSP sig_dec_ascii_array[1]8.
DSP Report: Generating DSP sig_dec_ascii_array[1]8, operation Mode is: A*B.
DSP Report: operator sig_dec_ascii_array[1]8 is absorbed into DSP sig_dec_ascii_array[1]8.
DSP Report: operator sig_dec_ascii_array[1]8 is absorbed into DSP sig_dec_ascii_array[1]8.
DSP Report: Generating DSP sig_dec_ascii_array[1]8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sig_dec_ascii_array[1]8 is absorbed into DSP sig_dec_ascii_array[1]8.
DSP Report: operator sig_dec_ascii_array[1]8 is absorbed into DSP sig_dec_ascii_array[1]8.
DSP Report: Generating DSP sig_dec_ascii_array[1]10, operation Mode is: A*B.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: Generating DSP sig_dec_ascii_array[1]10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: Generating DSP sig_dec_ascii_array[1]10, operation Mode is: A*B.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: Generating DSP sig_dec_ascii_array[1]10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
DSP Report: operator sig_dec_ascii_array[1]10 is absorbed into DSP sig_dec_ascii_array[1]10.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ascii_to_chars/\final_string_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ascii_to_chars/\final_string_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ascii_to_chars/\final_string_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ascii_to_chars/\final_string_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[28]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[29]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[26]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[27]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[24]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[25]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[22]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[23]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[20]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[21]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[18]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[19]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[16]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[17]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[14]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[15]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[12]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[13]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[10]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[11]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[9]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\decryption.i_reg[0]_P )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[1]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[30]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decryption.i_reg[31]_C )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:183]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd:183]
DSP Report: Generating DSP row_sum_accurate3, operation Mode is: A*B.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: Generating DSP row_sum_accurate3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: Generating DSP row_sum_accurate3, operation Mode is: A*B.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: Generating DSP row_sum_accurate3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: Generating DSP row_sum_accurate2, operation Mode is: A*B.
DSP Report: operator row_sum_accurate2 is absorbed into DSP row_sum_accurate2.
DSP Report: operator row_sum_accurate2 is absorbed into DSP row_sum_accurate2.
DSP Report: Generating DSP row_sum_accurate2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator row_sum_accurate2 is absorbed into DSP row_sum_accurate2.
DSP Report: operator row_sum_accurate2 is absorbed into DSP row_sum_accurate2.
DSP Report: Generating DSP row_sum_accurate2, operation Mode is: A*B.
DSP Report: operator row_sum_accurate2 is absorbed into DSP row_sum_accurate2.
DSP Report: operator row_sum_accurate2 is absorbed into DSP row_sum_accurate2.
DSP Report: Generating DSP row_sum_accurate2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator row_sum_accurate2 is absorbed into DSP row_sum_accurate2.
DSP Report: operator row_sum_accurate2 is absorbed into DSP row_sum_accurate2.
DSP Report: Generating DSP row_sum_accurate1, operation Mode is: A*B.
DSP Report: operator row_sum_accurate1 is absorbed into DSP row_sum_accurate1.
DSP Report: operator row_sum_accurate1 is absorbed into DSP row_sum_accurate1.
DSP Report: Generating DSP row_sum_accurate1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator row_sum_accurate1 is absorbed into DSP row_sum_accurate1.
DSP Report: operator row_sum_accurate1 is absorbed into DSP row_sum_accurate1.
DSP Report: Generating DSP row_sum_accurate1, operation Mode is: A*B.
DSP Report: operator row_sum_accurate1 is absorbed into DSP row_sum_accurate1.
DSP Report: operator row_sum_accurate1 is absorbed into DSP row_sum_accurate1.
DSP Report: Generating DSP row_sum_accurate1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator row_sum_accurate1 is absorbed into DSP row_sum_accurate1.
DSP Report: operator row_sum_accurate1 is absorbed into DSP row_sum_accurate1.
DSP Report: Generating DSP row_sum_accurate3, operation Mode is: A*B.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: Generating DSP row_sum_accurate3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: Generating DSP row_sum_accurate3, operation Mode is: A*B.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: Generating DSP row_sum_accurate3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
DSP Report: operator row_sum_accurate3 is absorbed into DSP row_sum_accurate3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\generate_Matrix_S_FILE/sig_S_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[28]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[29]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[26]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[27]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[24]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[25]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[22]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[23]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[20]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[21]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[18]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[19]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[16]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[17]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[14]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[15]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[12]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[13]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[10]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[11]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[8]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[9]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[6]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[7]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[4]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[5]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[2]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[3]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[30]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[31]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[0]_C )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_B.j_reg[1]_C )
WARNING: [Synth 8-7129] Port seed[31] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[30] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[29] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[28] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[27] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[26] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[25] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[24] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[23] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[22] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[21] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[20] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[19] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[18] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[17] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[16] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[15] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[14] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[13] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[12] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[11] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[10] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[9] in module random_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port seed[8] in module random_generator is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (generate_Matrix_S_LFSR/\ele_stored_reg[31] )
WARNING: [Synth 8-3332] Sequential element (is_chars_loaded_reg) is unused and will be removed from module chars_to_ascii_array.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------------------------------------+----------------+---------------+----------------+
|Module Name                                   | RTL Object     | Depth x Width | Implemented As | 
+----------------------------------------------+----------------+---------------+----------------+
|ArithmeticBlock_SMBM_8x8_8_ConfigurableARD_08 | corr_table_out | 64x3          | LUT            | 
|ascii_array_to_chars                          | p_0_out        | 128x8         | LUT            | 
+----------------------------------------------+----------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Processor__GCB5 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Processor__GCB5 | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|generate_B      | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:27 ; elapsed = 00:02:30 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:02:38 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:46 ; elapsed = 00:02:50 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:02:50 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:02:54 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:53 ; elapsed = 00:02:56 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:53 ; elapsed = 00:02:57 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |    12|
|2     |CARRY4  |  2727|
|3     |DSP48E1 |    24|
|4     |LUT1    |   175|
|5     |LUT2    |  8466|
|6     |LUT3    |  5093|
|7     |LUT4    |  4112|
|8     |LUT5    |  3938|
|9     |LUT6    | 25731|
|10    |MUXF7   | 11692|
|11    |MUXF8   |  5284|
|12    |FDCE    | 16659|
|13    |FDPE    |  4532|
|14    |FDRE    | 14729|
|15    |FDSE    |     2|
|16    |LD      |   402|
|17    |LDC     |   403|
|18    |LDP     |     1|
|19    |IBUF    |    67|
|20    |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+-------+
|      |Instance                 |Module               |Cells  |
+------+-------------------------+---------------------+-------+
|1     |top                      |                     | 104081|
|2     |  ascii_to_chars         |ascii_array_to_chars |    138|
|3     |  chars_to_asciis        |chars_to_ascii_array |    115|
|4     |  generate_Cells_UV      |generate_UV          |  24743|
|5     |    random_number        |random_generator_2   |  19692|
|6     |  generate_Matrix_A_FILE |generate_A_by_file   |      6|
|7     |  generate_Matrix_A_LFSR |generate_A           |   5795|
|8     |    random_number        |random_generator_1   |    345|
|9     |  generate_Matrix_B      |generate_B           |   4267|
|10    |  generate_Matrix_E_FILE |generate_E_by_file   |      6|
|11    |  generate_Matrix_E_LFSR |generate_e           |   1600|
|12    |    random_number        |random_generator_0   |    116|
|13    |  generate_Matrix_S_FILE |generate_S_by_file   |      4|
|14    |  generate_Matrix_S_LFSR |generate_s           |    181|
|15    |    random_number        |random_generator     |     78|
+------+-------------------------+---------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:53 ; elapsed = 00:02:57 . Memory (MB): peak = 1627.973 ; gain = 325.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:53 ; elapsed = 00:02:58 . Memory (MB): peak = 1627.973 ; gain = 325.629
Synthesis Optimization Complete : Time (s): cpu = 00:02:53 ; elapsed = 00:02:58 . Memory (MB): peak = 1627.973 ; gain = 325.629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1627.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 7 inverter(s) to 7 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1738.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 806 instances were transformed.
  LD => LDCE: 395 instances
  LD => LDCE (inverted pins: G): 7 instances
  LDC => LDCE: 403 instances
  LDP => LDPE: 1 instance 

Synth Design complete, checksum: 98f410f4
INFO: [Common 17-83] Releasing license: Synthesis
264 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:18 ; elapsed = 00:03:23 . Memory (MB): peak = 1738.098 ; gain = 435.754
INFO: [Common 17-1381] The checkpoint 'E:/Github_repository/COMP3601/VHDL Work/project_1/project_1.runs/synth_1/Processor.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1738.098 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Processor_utilization_synth.rpt -pb Processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  2 15:40:25 2021...
