Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 21 17:33:33 2021
| Host         : DESKTOP-2OOS4AI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file memory_top_control_sets_placed.rpt
| Design       : memory_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             108 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------+---------------------------------------+------------------+----------------+
|              Clock Signal              |          Enable Signal          |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------------+---------------------------------+---------------------------------------+------------------+----------------+
|  u_memory_w_r/state_reg[0]_LDC_i_1_n_0 |                                 | u_memory_w_r/state_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  u_clk_div/inst/clk_out1               |                                 | u_memory_w_r/state_reg[0]_LDC_i_2_n_0 |                1 |              2 |
|  u_clk_div/inst/clk_out1               |                                 | u_memory_w_r/state_reg[0]_LDC_i_1_n_0 |                1 |              2 |
|  u_clk_div/inst/clk_out1               |                                 | rst_IBUF                              |                1 |              2 |
|  u_clk_div/inst/clk_out1               | u_memory_w_r/addra_r[3]_i_1_n_0 | rst_IBUF                              |                1 |              8 |
|  u_clk_div/inst/clk_out1               | u_memory_w_r/dina_r[15]_i_1_n_0 | rst_IBUF                              |                3 |             32 |
|  u_clk_div/inst/clk_out1               | u_memory_w_r/led_r0             | rst_IBUF                              |                9 |             68 |
+----------------------------------------+---------------------------------+---------------------------------------+------------------+----------------+


