# artyLab
In this project I performed some VHDL/Assembly exercises.
