#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Apr 25 15:06:02 2023
# Process ID: 1149803
# Current directory: /home/user/Documents/VHDL_Bowling/Final_Project.runs/bowling_game_clock_div_25Mhz_0_0_synth_1
# Command line: vivado -log bowling_game_clock_div_25Mhz_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bowling_game_clock_div_25Mhz_0_0.tcl
# Log file: /home/user/Documents/VHDL_Bowling/Final_Project.runs/bowling_game_clock_div_25Mhz_0_0_synth_1/bowling_game_clock_div_25Mhz_0_0.vds
# Journal file: /home/user/Documents/VHDL_Bowling/Final_Project.runs/bowling_game_clock_div_25Mhz_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source bowling_game_clock_div_25Mhz_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-5242] IP Cache entry (cache-ID a81ee4f50e896efc) does not have the required number of cached files and is not valid. Please delete this entry using the TCL command: 'config_ip_cache -remove [get_ips bowling_game_clock_div_25Mhz_0_0]'
Command: synth_design -top bowling_game_clock_div_25Mhz_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1150045
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2442.195 ; gain = 0.000 ; free physical = 1141 ; free virtual = 20219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bowling_game_clock_div_25Mhz_0_0' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_clock_div_25Mhz_0_0_2/synth/bowling_game_clock_div_25Mhz_0_0.vhd:63]
INFO: [Synth 8-3491] module 'clock_div_25Mhz' declared at '/home/user/Documents/VHDL_Bowling/Final_Project.srcs/sources_1/new/clock_div_25Mhz.vhd:5' bound to instance 'U0' of component 'clock_div_25Mhz' [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_clock_div_25Mhz_0_0_2/synth/bowling_game_clock_div_25Mhz_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'clock_div_25Mhz' [/home/user/Documents/VHDL_Bowling/Final_Project.srcs/sources_1/new/clock_div_25Mhz.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'clock_div_25Mhz' (1#1) [/home/user/Documents/VHDL_Bowling/Final_Project.srcs/sources_1/new/clock_div_25Mhz.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'bowling_game_clock_div_25Mhz_0_0' (2#1) [/home/user/Documents/VHDL_Bowling/Final_Project.gen/sources_1/bd/bowling_game/ip/bowling_game_clock_div_25Mhz_0_0_2/synth/bowling_game_clock_div_25Mhz_0_0.vhd:63]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.195 ; gain = 0.000 ; free physical = 170 ; free virtual = 18459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2442.195 ; gain = 0.000 ; free physical = 1014 ; free virtual = 18985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 1013 ; free virtual = 18983
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 1001 ; free virtual = 18972
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 2678 ; free virtual = 20651
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 2672 ; free virtual = 20645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 2666 ; free virtual = 20639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 2633 ; free virtual = 20607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 2633 ; free virtual = 20607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 2633 ; free virtual = 20607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 2633 ; free virtual = 20607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 2633 ; free virtual = 20607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 2633 ; free virtual = 20607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     1|
|3     |LUT4   |     1|
|4     |LUT6   |     4|
|5     |FDRE   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    40|
|2     |  U0     |clock_div_25Mhz |    40|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 2633 ; free virtual = 20607
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.070 ; gain = 7.875 ; free physical = 2635 ; free virtual = 20608
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2450.078 ; gain = 7.875 ; free physical = 2635 ; free virtual = 20608
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2450.078 ; gain = 0.000 ; free physical = 2713 ; free virtual = 20686
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2450.078 ; gain = 0.000 ; free physical = 2803 ; free virtual = 20776
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e9dbc010
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2450.078 ; gain = 8.012 ; free physical = 2970 ; free virtual = 20943
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/VHDL_Bowling/Final_Project.runs/bowling_game_clock_div_25Mhz_0_0_synth_1/bowling_game_clock_div_25Mhz_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2627.910 ; gain = 177.832 ; free physical = 2208 ; free virtual = 20181
INFO: [Common 17-1381] The checkpoint '/home/user/Documents/VHDL_Bowling/Final_Project.runs/bowling_game_clock_div_25Mhz_0_0_synth_1/bowling_game_clock_div_25Mhz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bowling_game_clock_div_25Mhz_0_0_utilization_synth.rpt -pb bowling_game_clock_div_25Mhz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 15:06:35 2023...
