/*!
******************************************************************************
\file Pipeline.c
\date 17 October 2021
\author Rony Kositsky & Ofir Guthman & Yonatan Gartenberg
\brief
\details
\par Copyright
(c) Copyright 2021 Ofir & Rony & Yonatan
\par
ALL RIGHTS RESERVED
*****************************************************************************/

/************************************
*      include                      *
************************************/
#include "pipline.h"
#include <string.h>
#include "cache.h"

/************************************
*      static functions             *
************************************/
static void fetch(Pipeline_s* pipeline);
static void decode(Pipeline_s* pipeline);
static void execute(Pipeline_s* pipeline);
static void mem(Pipeline_s* pipeline);
static void writeback(Pipeline_s* pipeline);
static void execute_stages(Pipeline_s* pipeline);
static void prepare_registers_params(Pipeline_s* pipeline, PipelineSM_e stage);
static bool pipeline_needs_data_hazard_stall(Pipeline_s* pipeline);
static bool compare_register(Pipeline_s* pipeline, uint16_t reg, uint16_t stage);
static bool check_registers_hazrads(Pipeline_s* pipeline, PipelineSM_e stage);
static void (*pipe_functions[PIPELINE_SIZE])(Pipeline_s* pipeline) =
{
	fetch, decode, execute, mem, writeback
};
static void update_statistics(Pipeline_s* pipeline);

/************************************
*       API implementation          *
************************************/

/*!
******************************************************************************
\brief
Init the pipeline.
\param
 [in]  none
 [out] none
\return none
*****************************************************************************/
void Pipeline_Init(Pipeline_s* pipeline)
{
	pipeline->halted = false;
	pipeline->data_hazard_stall = false;
	pipeline->memory_stall = false;

	memset((uint8_t*)&pipeline->statistics, 0, sizeof(pipeline->statistics));
	memset((uint8_t*)&pipeline->opcode_params, 0, sizeof(pipeline->opcode_params));
	pipeline->opcode_params.halt = &pipeline->halted;

	memset((uint8_t*)pipeline->pipe_stages, 0, sizeof(pipeline->pipe_stages));
	for (int stage = FETCH; stage < PIPELINE_SIZE; stage++)
	{
		pipeline->pipe_stages[stage].state = stage;
		pipeline->pipe_stages[stage].pc = UINT16_MAX;
	}

	pipeline->pipe_stages[FETCH].pc = 0;
}

/*!
******************************************************************************
\brief
One iteration of the pipeline. We will bubble the values inside the pipeline
based on it's condition.
\param
 [in]  none
 [out] none
\return none
*****************************************************************************/
void Pipeline_Execute(Pipeline_s* pipeline)
{
	pipeline->data_hazard_stall = pipeline_needs_data_hazard_stall(pipeline);
	execute_stages(pipeline);
	update_statistics(pipeline);
}

/*!
******************************************************************************
\brief
The pipeline flushed all the stages.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [out] bool
\return true if flushed, false otherwise.
*****************************************************************************/
bool Pipeline_PipeFlushed(Pipeline_s* pipeline)
{
	bool flushed = pipeline->halted;
	for (int stage = FETCH; stage < PIPELINE_SIZE; stage++)
	{
		flushed &= (pipeline->pipe_stages[stage].pc == UINT16_MAX);
	}

	return flushed;
}

/*!
******************************************************************************
\brief
Writing the pipeline to the trace file.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [in]  FILE *trace_file		- Pointer to trace file.
 [out] none
\return none
*****************************************************************************/
void Pipeline_WriteToTrace(Pipeline_s* pipeline, FILE* trace_file)
{
	for (int stage = FETCH; stage < PIPELINE_SIZE; stage++)
	{
		if (pipeline->pipe_stages[stage].pc == UINT16_MAX)
			fprintf(trace_file, "--- ");
		else
			fprintf(trace_file, "%03X ", pipeline->pipe_stages[stage].pc);
	}
}

/*!
******************************************************************************
\brief
Bubble the commands through the pipeline. Entering bubble where such thing
is necessary.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [out] none
\return none
*****************************************************************************/
void Pipeline_BubbleCommands(Pipeline_s* pipeline)
{
	for (int stage = PIPELINE_SIZE - 1; stage > FETCH; stage--)
	{
		if (pipeline->memory_stall)
		{
			pipeline->pipe_stages[WRITE_BACK].pc = UINT16_MAX;
			break;
		}
		else if (pipeline->data_hazard_stall && stage == EXECUTE)
		{
			pipeline->pipe_stages[EXECUTE].pc = UINT16_MAX;
			break;
		}
		else if (pipeline->pipe_stages[stage - 1].pc == UINT16_MAX)
		{
			pipeline->pipe_stages[stage].pc = UINT16_MAX;
		}
		else
		{
			pipeline->pipe_stages[stage].pc = pipeline->pipe_stages[stage - 1].pc;
			pipeline->pipe_stages[stage].instruction.cmd =
				pipeline->pipe_stages[stage - 1].instruction.cmd;
			pipeline->pipe_stages[stage].operation = *pipeline->pipe_stages[stage - 1].operation;
			pipeline->pipe_stages[stage].execute_result = pipeline->pipe_stages[stage - 1].execute_result;
		}
	}

	if (pipeline->halted)
	{
		pipeline->pipe_stages[FETCH].pc = UINT16_MAX;
		pipeline->pipe_stages[DECODE].pc = UINT16_MAX;
	}
}

/************************************
* static implementation             *
************************************/

/*!
******************************************************************************
\brief
Fetch stage of the pipeline.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [out] none
\return none
*****************************************************************************/
static void fetch(Pipeline_s* pipeline)
{
	if (pipeline->memory_stall)
	{
		return;
	}

	pipeline->pipe_stages[FETCH].pc = *(pipeline->opcode_params.pc);
	pipeline->pipe_stages[FETCH].instruction.cmd = pipeline->insturcionts_p[*(pipeline->opcode_params.pc)];
	if (!pipeline->data_hazard_stall) // Not in stall
	{
		*(pipeline->opcode_params.pc) += 1;
	}
}

/*!
******************************************************************************
\brief
Decode stage of the pipeline.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [out] none
\return none
*****************************************************************************/
static void decode(Pipeline_s* pipeline)
{
	uint16_t opcode = pipeline->pipe_stages[DECODE].instruction.bits.opcode;
	if (opcode == HALT)
	{
		pipeline->halted = true;
		return;
	}

	pipeline->pipe_stages[DECODE].operation = OpcodeMapping[opcode];

	if (Opcode_IsBranchResulotion(pipeline->pipe_stages[DECODE].instruction.bits.opcode))
	{
		prepare_registers_params(pipeline, DECODE);
		pipeline->pipe_stages[DECODE].operation(&pipeline->opcode_params);
		//TODO: Add fetch here?
	}
}

/*!
******************************************************************************
\brief
Execute stage of the pipeline.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [out] none
\return none
*****************************************************************************/
static void execute(Pipeline_s* pipeline)
{
	uint16_t opcode = pipeline->pipe_stages[EXECUTE].instruction.bits.opcode;
	if (!Opcode_IsBranchResulotion(opcode) && !Opcode_IsMemoryCommand(opcode) && opcode != HALT)
	{
		prepare_registers_params(pipeline, EXECUTE);
		pipeline->pipe_stages[EXECUTE].operation(&pipeline->opcode_params);
	}
}

/*!
******************************************************************************
\brief
Memory stage of the pipeline.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [out] none
\return none
*****************************************************************************/
static void mem(Pipeline_s* pipeline)
{
	uint16_t opcode = pipeline->pipe_stages[MEM].instruction.bits.opcode;
	if (Opcode_IsMemoryCommand(opcode))
	{
		prepare_registers_params(pipeline, MEM);
		uint32_t address = pipeline->opcode_params.rs + pipeline->opcode_params.rt;

		uint32_t* data = pipeline->opcode_params.rd;
		bool response = opcode == LW ? Cache_ReadData(&pipeline->cache_data, address, data) :
			Cache_WriteData(&pipeline->cache_data, address, *data);

		pipeline->memory_stall = !response;
	}
}

/*!
******************************************************************************
\brief
Write back stage of the pipeline.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [out] none
\return none
*****************************************************************************/
static void writeback(Pipeline_s* pipeline)
{
	inst instuction = { .cmd = pipeline->pipe_stages[WRITE_BACK].instruction.cmd };
	int index = instuction.bits.opcode == JAL ? NEXT_INSTRUCTION_ADDRESS_REGISTER : instuction.bits.rd;
	pipeline->core_registers_p[index] = pipeline->pipe_stages[WRITE_BACK].execute_result;
}

/*!
******************************************************************************
\brief
Preparing the parans struct for the operations functions.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [in]  PipelineSM_e stage - The pipeline stage this function is called.
 [out] none
\return none
*****************************************************************************/
static void prepare_registers_params(Pipeline_s* pipeline, PipelineSM_e stage)
{
	inst instuction = { .cmd = pipeline->pipe_stages[stage].instruction.cmd };
	pipeline->core_registers_p[REG_IMM] = instuction.bits.immediate;
	pipeline->pipe_stages[stage].execute_result = pipeline->core_registers_p[instuction.bits.rd];

	pipeline->opcode_params.rs = pipeline->core_registers_p[instuction.bits.rs];
	pipeline->opcode_params.rt = pipeline->core_registers_p[instuction.bits.rt];
	pipeline->opcode_params.rd = &pipeline->pipe_stages[stage].execute_result;
}

/*!
******************************************************************************
\brief
Executing the pipeline.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [out] none
\return none
*****************************************************************************/
static void execute_stages(Pipeline_s* pipeline)
{
	uint8_t stage = pipeline->memory_stall ? MEM : pipeline->data_hazard_stall ? EXECUTE : DECODE;
	if (!pipeline->halted)
		pipe_functions[FETCH](pipeline);

	for (; stage < PIPELINE_SIZE; stage++)
	{
		if (!(pipeline->pipe_stages[stage].pc == UINT16_MAX))
		{
			pipe_functions[stage](pipeline);
		}
	}
}

/*!
******************************************************************************
\brief
Comparing between the registers of certain stage and the rd register.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [in]  uint16_t reg			- The rd register we are comparing to.
 [in]  uint16_t stage		- The pipeline stage we are comparing to.
 [out] bool
\return true if found two identical registed index, false otherwise.
*****************************************************************************/
static bool compare_register(Pipeline_s* pipeline, uint16_t reg, uint16_t stage)
{
	bool ret = false;
	inst decode_ins = pipeline->pipe_stages[DECODE].instruction;
	uint16_t op = pipeline->pipe_stages[WRITE_BACK].instruction.bits.opcode;

	if (reg == REG_IMM || reg == REG_ZERO)
	{
		ret = false;
	}
	else if (decode_ins.bits.opcode <= SRL || decode_ins.bits.opcode == LW ||
		(decode_ins.bits.opcode == SW && op == SW))
	{
		ret = (reg == decode_ins.bits.rs || reg == decode_ins.bits.rt);
	}
	else
	{
		ret = (reg == decode_ins.bits.rd || reg == decode_ins.bits.rs || reg == decode_ins.bits.rt);
	}

	return ret;
}

/*!
******************************************************************************
\brief
Checking registers data hazards.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [in]  uint16_t stage		- The pipeline stage we are comparing to.
 [out] bool
\return true if found data hazard, false otherwise.
*****************************************************************************/
static bool check_registers_hazrads(Pipeline_s* pipeline, PipelineSM_e stage)
{
	if (pipeline->pipe_stages[stage].pc == UINT16_MAX)
	{
		return false;
	}
	return compare_register(pipeline, pipeline->pipe_stages[stage].instruction.bits.rd, stage);
}

/*!
******************************************************************************
\brief
Checking if pipeline needs data hazard.
\param
 [in]  Pipeline_s *pipeline - Pointer to the relevant pipeline.
 [out] bool
\return true pipeline in data hazard, false otherwise.
*****************************************************************************/
static bool pipeline_needs_data_hazard_stall(Pipeline_s* pipeline)
{
	return check_registers_hazrads(pipeline, EXECUTE) || check_registers_hazrads(pipeline, WRITE_BACK) ||
		check_registers_hazrads(pipeline, MEM);
}

/*!
******************************************************************************
\brief
Updating staistics struct.
\param
 [in] core - the operating core.
\return none
*****************************************************************************/
static void update_statistics(Pipeline_s* pipeline)
{
	if (pipeline->data_hazard_stall && !pipeline->memory_stall)
		pipeline->statistics.decode_stalls++;

	if (pipeline->memory_stall)
		pipeline->statistics.mem_stalls++;
}