{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639595116064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639595116076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 15 19:05:15 2021 " "Processing started: Wed Dec 15 19:05:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639595116076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595116076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off F1_challenge -c F1_challenge " "Command: quartus_map --read_settings_files=on --write_settings_files=off F1_challenge -c F1_challenge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595116076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639595116755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639595116755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "time_out TIME_OUT delay.v(12) " "Verilog HDL Declaration information at delay.v(12): object \"time_out\" differs only in case from object \"TIME_OUT\" in the same scope" {  } { { "delay.v" "" { Text "C:/E2_CAS/F1_challenge/delay.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1639595129989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/E2_CAS/F1_challenge/delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595129997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595129997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/counter/clktick_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/counter/clktick_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_16 " "Found entity 1: clktick_16" {  } { { "../mylib/counter/clktick_16.v" "" { Text "C:/E2_CAS/mylib/counter/clktick_16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595129999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595129999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr14.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr14.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr14 " "Found entity 1: lfsr14" {  } { { "lfsr14.v" "" { Text "C:/E2_CAS/F1_challenge/lfsr14.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595129999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595129999 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "F1_FSM.v(43) " "Verilog HDL information at F1_FSM.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1639595130007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file f1_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F1_FSM " "Found entity 1: F1_FSM" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595130009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "../mylib/clkdiv.v" "" { Text "C:/E2_CAS/mylib/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595130009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f1_challenge.v 1 1 " "Found 1 design units, including 1 entities, in source file f1_challenge.v" { { "Info" "ISGN_ENTITY_NAME" "1 F1_challenge " "Found entity 1: F1_challenge" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595130017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/to/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/to/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../mylib/to/hex_to_7seg.v" "" { Text "C:/E2_CAS/mylib/to/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595130019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/to/bin2bcd_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/to/bin2bcd_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "../mylib/to/bin2bcd_16.v" "" { Text "C:/E2_CAS/mylib/to/bin2bcd_16.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639595130027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_lfsr F1_challenge.v(19) " "Verilog HDL Implicit Net warning at F1_challenge.v(19): created implicit net for \"en_lfsr\"" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595130027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_delay F1_challenge.v(19) " "Verilog HDL Implicit Net warning at F1_challenge.v(19): created implicit net for \"start_delay\"" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595130027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state F1_challenge.v(19) " "Verilog HDL Implicit Net warning at F1_challenge.v(19): created implicit net for \"state\"" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595130027 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state0 F1_challenge.v(25) " "Verilog HDL Implicit Net warning at F1_challenge.v(25): created implicit net for \"state0\"" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595130027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "F1_challenge " "Elaborating entity \"F1_challenge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639595130065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_16 clktick_16:clk_ms " "Elaborating entity \"clktick_16\" for hierarchy \"clktick_16:clk_ms\"" {  } { { "F1_challenge.v" "clk_ms" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595130068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F1_FSM F1_FSM:fsm " "Elaborating entity \"F1_FSM\" for hierarchy \"F1_FSM:fsm\"" {  } { { "F1_challenge.v" "fsm" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595130072 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_lfsr F1_FSM.v(43) " "Verilog HDL Always Construct warning at F1_FSM.v(43): inferring latch(es) for variable \"en_lfsr\", which holds its previous value in one or more paths through the always construct" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639595130073 "|F1_challenge|F1_FSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledr F1_FSM.v(43) " "Verilog HDL Always Construct warning at F1_FSM.v(43): inferring latch(es) for variable \"ledr\", which holds its previous value in one or more paths through the always construct" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1639595130073 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[0\] F1_FSM.v(43) " "Inferred latch for \"ledr\[0\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130076 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[1\] F1_FSM.v(43) " "Inferred latch for \"ledr\[1\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130076 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[2\] F1_FSM.v(43) " "Inferred latch for \"ledr\[2\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130076 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[3\] F1_FSM.v(43) " "Inferred latch for \"ledr\[3\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130076 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[4\] F1_FSM.v(43) " "Inferred latch for \"ledr\[4\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130076 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[5\] F1_FSM.v(43) " "Inferred latch for \"ledr\[5\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130076 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[6\] F1_FSM.v(43) " "Inferred latch for \"ledr\[6\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130076 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[7\] F1_FSM.v(43) " "Inferred latch for \"ledr\[7\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130076 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[8\] F1_FSM.v(43) " "Inferred latch for \"ledr\[8\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130076 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledr\[9\] F1_FSM.v(43) " "Inferred latch for \"ledr\[9\]\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130076 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_lfsr F1_FSM.v(43) " "Inferred latch for \"en_lfsr\" at F1_FSM.v(43)" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595130076 "|F1_challenge|F1_FSM:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr14 lfsr14:lfsr " "Elaborating entity \"lfsr14\" for hierarchy \"lfsr14:lfsr\"" {  } { { "F1_challenge.v" "lfsr" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595130085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:delay " "Elaborating entity \"delay\" for hierarchy \"delay:delay\"" {  } { { "F1_challenge.v" "delay" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595130089 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "count delay.v(26) " "Verilog HDL warning at delay.v(26): initial value for variable count should be constant" {  } { { "delay.v" "" { Text "C:/E2_CAS/F1_challenge/delay.v" 26 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1639595130091 "|F1_challenge|delay:delay"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr delay.v(7) " "Output port \"ledr\" at delay.v(7) has no driver" {  } { { "delay.v" "" { Text "C:/E2_CAS/F1_challenge/delay.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1639595130091 "|F1_challenge|delay:delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_16 bin2bcd_16:bin2 " "Elaborating entity \"bin2bcd_16\" for hierarchy \"bin2bcd_16:bin2\"" {  } { { "F1_challenge.v" "bin2" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595130092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:seg0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:seg0\"" {  } { { "F1_challenge.v" "seg0" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595130099 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1639595130704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F1_FSM:fsm\|ledr\[0\] " "Latch F1_FSM:fsm\|ledr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA F1_FSM:fsm\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal F1_FSM:fsm\|state\[1\]" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639595130714 ""}  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639595130714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F1_FSM:fsm\|ledr\[1\] " "Latch F1_FSM:fsm\|ledr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA F1_FSM:fsm\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal F1_FSM:fsm\|state\[1\]" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639595130714 ""}  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639595130714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F1_FSM:fsm\|ledr\[2\] " "Latch F1_FSM:fsm\|ledr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA F1_FSM:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal F1_FSM:fsm\|state\[2\]" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639595130714 ""}  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639595130714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F1_FSM:fsm\|ledr\[3\] " "Latch F1_FSM:fsm\|ledr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA F1_FSM:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal F1_FSM:fsm\|state\[2\]" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639595130714 ""}  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639595130714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F1_FSM:fsm\|ledr\[4\] " "Latch F1_FSM:fsm\|ledr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA F1_FSM:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal F1_FSM:fsm\|state\[2\]" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639595130714 ""}  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639595130714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "F1_FSM:fsm\|en_lfsr " "Latch F1_FSM:fsm\|en_lfsr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA F1_FSM:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal F1_FSM:fsm\|state\[0\]" {  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639595130714 ""}  } { { "F1_FSM.v" "" { Text "C:/E2_CAS/F1_challenge/F1_FSM.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639595130714 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639595132368 "|F1_challenge|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639595132368 "|F1_challenge|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639595132368 "|F1_challenge|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639595132368 "|F1_challenge|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639595132368 "|F1_challenge|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639595132368 "|F1_challenge|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639595132368 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639595132427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/E2_CAS/F1_challenge/output_files/F1_challenge.map.smsg " "Generated suppressed messages file C:/E2_CAS/F1_challenge/output_files/F1_challenge.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595133791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639595133938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639595133938 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "F1_challenge.v" "" { Text "C:/E2_CAS/F1_challenge/F1_challenge.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1639595134013 "|F1_challenge|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1639595134013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "291 " "Implemented 291 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639595134013 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639595134013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639595134013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639595134013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639595134047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 15 19:05:34 2021 " "Processing ended: Wed Dec 15 19:05:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639595134047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639595134047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639595134047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639595134047 ""}
