initSidebarItems({"enum":[["TIM2EN_A","Timer 2 clock enable"]],"struct":[["CANEN_W","Write proxy for field `CANEN`"],["CECEN_W","Write proxy for field `CECEN`"],["CRSEN_W","Write proxy for field `CRSEN`"],["DACEN_W","Write proxy for field `DACEN`"],["I2C1EN_W","Write proxy for field `I2C1EN`"],["I2C2EN_W","Write proxy for field `I2C2EN`"],["PWREN_W","Write proxy for field `PWREN`"],["SPI2EN_W","Write proxy for field `SPI2EN`"],["TIM14EN_W","Write proxy for field `TIM14EN`"],["TIM2EN_W","Write proxy for field `TIM2EN`"],["TIM3EN_W","Write proxy for field `TIM3EN`"],["TIM6EN_W","Write proxy for field `TIM6EN`"],["TIM7EN_W","Write proxy for field `TIM7EN`"],["USART2EN_W","Write proxy for field `USART2EN`"],["USART3EN_W","Write proxy for field `USART3EN`"],["USART4EN_W","Write proxy for field `USART4EN`"],["USART5EN_W","Write proxy for field `USART5EN`"],["USBEN_W","Write proxy for field `USBEN`"],["WWDGEN_W","Write proxy for field `WWDGEN`"]],"type":[["CANEN_A","CAN interface clock enable"],["CANEN_R","Reader of field `CANEN`"],["CECEN_A","HDMI CEC interface clock enable"],["CECEN_R","Reader of field `CECEN`"],["CRSEN_A","Clock Recovery System interface clock enable"],["CRSEN_R","Reader of field `CRSEN`"],["DACEN_A","DAC interface clock enable"],["DACEN_R","Reader of field `DACEN`"],["I2C1EN_A","I2C 1 clock enable"],["I2C1EN_R","Reader of field `I2C1EN`"],["I2C2EN_A","I2C 2 clock enable"],["I2C2EN_R","Reader of field `I2C2EN`"],["PWREN_A","Power interface clock enable"],["PWREN_R","Reader of field `PWREN`"],["R","Reader of register APB1ENR"],["SPI2EN_A","SPI 2 clock enable"],["SPI2EN_R","Reader of field `SPI2EN`"],["TIM14EN_A","Timer 14 clock enable"],["TIM14EN_R","Reader of field `TIM14EN`"],["TIM2EN_R","Reader of field `TIM2EN`"],["TIM3EN_A","Timer 3 clock enable"],["TIM3EN_R","Reader of field `TIM3EN`"],["TIM6EN_A","Timer 6 clock enable"],["TIM6EN_R","Reader of field `TIM6EN`"],["TIM7EN_A","TIM7 timer clock enable"],["TIM7EN_R","Reader of field `TIM7EN`"],["USART2EN_A","USART 2 clock enable"],["USART2EN_R","Reader of field `USART2EN`"],["USART3EN_A","USART3 clock enable"],["USART3EN_R","Reader of field `USART3EN`"],["USART4EN_A","USART4 clock enable"],["USART4EN_R","Reader of field `USART4EN`"],["USART5EN_A","USART5 clock enable"],["USART5EN_R","Reader of field `USART5EN`"],["USBEN_A","USB interface clock enable"],["USBEN_R","Reader of field `USBEN`"],["W","Writer for register APB1ENR"],["WWDGEN_A","Window watchdog clock enable"],["WWDGEN_R","Reader of field `WWDGEN`"]]});