================================================================================ 
Commit: a668e4f369b8f59568880dfafa0b9a2ef585eb2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:11:56 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen folder and License file for ARL-S 4341_83 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 73a4afe0251220ee56670dcedaa114d088dae567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:06:29 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4341_83

Hsd-es-id: N/A"
Original commit date: Thu Sep 5 02:08:17 2024 -0700
Original commit hash: c100cd32e437d2cd2e65ef149454fb65965edbb4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: da747206d7dd035b8292632579f7fd0002af174a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:06:24 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H]: Soc atom IPC scalar values incorrect

[Issue Description]
Soc atom IPC scalar values should be 100 rather than 140.
Code logic is wrong when update Soc atom IPC scalar.

[Resolution]
Update Soc atom IPC scalar to 100 for ARL-H rather than ARL-U

Package/Module:
ClientOneSiliconPkg/BaseCpuInfoFruLib

[Impacted Platform]
Mobile

Hsd-es-id: 22020452317
Original commit date: Thu Sep 5 13:09:28 2024 +0800
Change-Id: I528d1636860c66c15294a9a3d49635a371614844
Original commit hash: 94def2723e6fc8c28caa98c01822a2165fcc2974

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: e447dd1729b0eb1a73b7d5d1d0e58c1648dabbca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:06:20 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4341_82

Hsd-es-id: N/A"
Original commit date: Wed Sep 4 02:59:06 2024 -0700
Original commit hash: d3900bd950534dd91a7d2b815d3da118e8863817

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 234b204bf177bf82e35b0218ea1d0a70043043bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:06:16 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Increase SMBUS timeout timer.

[Issue Description]
Platform hangs during atom only boot with higher
frequency, which is caused by SMBUS transaction
timeout timer being too low.

[Resolution]
Increased SMBUS transaction timeout to 1 millisecond.

Package/Module: OneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 14022630713
Original commit date: Tue Aug 20 07:08:20 2024 -0700
Change-Id: I4a0d827474171cbff3ad43beb08a91467791b884
Original commit hash: 13759637eb17d2bf5a2469e996ca956dd803c830

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusCommon.c

================================================================================ 
Commit: 36619add7bafca9482f5896b0d8626091c6b1eee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:06:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.12.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:33:22 2024 -0700
Change-Id: I7199e194017ee8eb019a1173e6191211ffa4d6bb
Original commit hash: 7e549d8aa0c955856dc5e78d543e83183e8e6d93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98843d30ffeb8e96189c4a6882d6fd67f2728d7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:06:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:30:06 2024 -0700
Change-Id: I926ce14583d84e2f3a5b70b1c39b92e26d49f089
Original commit hash: f15cf113a9e1bbbacac86e2c9eb0975b842cd272

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f59912baef57872615ad868924389e991cb8fe9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:05:58 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 ] Only LP5 CMOS "VDDQ=750mV" for freq > 7467 and VDDQ...

[Feature Description]
1) MRC must set LP5 CMOS VDDQ as follows,
If datarate > 7467 : "VDDQ = 750mV"
If datarate > 6400 : "VDDQ = 725mV"
If datarate > 5400 : "VDDQ = 700mV"
2) MRC must keep LP5 NMOS "VDDQ = 500mV"

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 14023232775
Original commit date: Tue Aug 20 20:15:04 2024 -0700
Change-Id: I051820ac08bf4c581a58dc75be2594066914dc3b
Original commit hash: d62d612c9176a13e10cac9f42ce597d79e5709ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 9f93ea04c2080397ad651a33f11c619b836817ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:05:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:27:19 2024 -0700
Change-Id: I1c1aa99fafb1e78f82d0380fe7f5a377f8025ea4
Original commit hash: 9cf263a5928ee0e2c1c41fce00af3509261d2f1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d914cb503e550f34378a8078631487dc3ffcd96b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:05:47 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-U ARL-H | LP5] Vendor code for "+32" change not working as expected

[Issue Description]
Vendor specific for LP5 2R "WckPi+32" code change is applied even
if "WCK Offset" BIOS Menu option is disabled.

[Resolution]
MRC must check if the "WCK Offset" input option is enabled before
applying the Vendor specific for LP5 2R "WckPi+32" code change.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 14023232197
Original commit date: Tue Aug 20 19:05:22 2024 -0700
Change-Id: I167d1dd994d0ec137a369cc3bb180c93c75bb9b1
Original commit hash: 4989af66ada8b938a45aba162d576abe0fdbd40a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: d15dcacf5e020dd38ccebad9c5b42fe734624dc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:05:41 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:21:05 2024 -0700
Change-Id: I80e29275b3bdc6e7a34020d194890b2e110f6153
Original commit hash: 2556594400cc67373097f8be2b10471cd33e7ea5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88642c66b8713994a6a03ad18f419bd1a0a306b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:05:35 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | DDR5] Support 6400G2 BW point on DDR5 platform

[Feature Description]
1) MRC must set the following POR ARL-H due to "PnP" better performance:
"DDR5 Case1: 6400 is max data rate for DDR5 and 3200 is the max qclk"
"ARL-H SAGV points. 3200G4, 4800G4, 6000G4 and 6400G2"

"DDR5 Case2: 5600 is the max data rate for DDR5 (MAX_F_DDR5 <= 5600)"
"ARL-H SAGV points. 3200G4, 4800G4, 5200G4 and 5600G2"

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 14023199482
Original commit date: Wed Jun 5 00:23:55 2024 -0700
Change-Id: I5bad8f1accbc068aea7d835a08d9309840bdefb9
Original commit hash: 732d24903e18a101a4dea8f6fc82f704f6dff939

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: aae55f8010016f8beb21cab47453a6eede7f1f20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:05:28 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:20:34 2024 -0700
Change-Id: I52614fca669ce505a1d4898c0ee8e7146d004189
Original commit hash: fd05d37b279fdbbf4888ed8317549cb215a320ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7283bd3482d3c210379d1a43558ca5acb67afae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:05:23 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] 1DPC split rank not enabled for DDR5

[Issue Description]
By default the 1DPC split rank feature is disable when
the expectation that it should be enabled for ARL

[Resolution]
Edit default value to be enabled and if MTL detected, disabled option

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023114394
Original commit date: Thu Aug 8 18:38:36 2024 -0700
Change-Id: I9a9b5960df9d6007e3edea92bbe9350c6201b9a5
Original commit hash: 1cd1e32f7ca4ef93e1e5de189f4f6c41451d8606

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 43bf045b8ba0301e5dbd0080d79e7826a976d9ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:05:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:19:54 2024 -0700
Change-Id: I5556c6e77dffbd20fbfb61f5ea21cea9acd962c4
Original commit hash: 5887f0e03e1993800521b6af4050d5e3f5cc8ae1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c91e88bdba49212a2cd1cc58855eede9bc47e167 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:05:09 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] IBECC EC DIS knob in MrcIbecc

[Feature Description]
IBECC_EC_DIS must be set alongside other IBECC CRs
before IBECC_ACTIVATE is set.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22020391007
Original commit date: Fri Aug 16 11:23:56 2024 -0700
Change-Id: Icf1d334d8f9dce883300a2e8173620d7729e6248
Original commit hash: 6313d63b106af9bb4b29e68cddeb8d7b734f5692

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0913fe1b98e47b36747679feed2f61efde59c99c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:05:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:19:08 2024 -0700
Change-Id: I042de68cfbb4a39e8955283e4a4a2a84f58179ea
Original commit hash: 6bce0de90de45c2d102b5f71f6c90ef91221a325

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: adc0fc8f08edcc1efcce17a3b3d39dc9ed6b98eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:04:58 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] LP5X Memory JEDEC spec violation (tINIT4) on Init...

[Feature Description]
1) MRC must save and set "MC_SCHED_SECOND_CBIT.dis_ck_tristate" before
"tINIT3" and restore at the end of "MRC LP5 Jedec Reset" function
in order to comply with "tINIT4 JEDEC spec".

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 14023199476
Original commit date: Mon Jul 22 21:12:20 2024 -0700
Change-Id: I3af00fd7510dac76bbbf3fa7425ebc7b070a55fb
Original commit hash: 05080313dc4c12669802ba050b72539f2afa5def

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 8f0dcd968a21af182756eba9a280a901d0190c3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:04:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Aug 27 10:00:45 2024 -0700
Change-Id: Ic0ebf46196e06240ed648e50b1a55b827ed66461
Original commit hash: 00dbceb0f3706081816e2f2e1e8630cd6e96d4a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7c52167deabc7fbbf5f351a4cb979413357ec7a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:04:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.10.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Aug 27 10:00:24 2024 -0700
Change-Id: I833a046147f45767706c47b2326736a143e4f506
Original commit hash: 5389ad0a9439ef2119f84d6bc92737dfa44cafcc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ab5f36187a31f3dafcac1cf34ee4bf25cf33574f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:04:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.19

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Aug 14 17:55:33 2024 -0700
Change-Id: I45854f8a14368cadaf148af7741831acdf641feb
Original commit hash: ccb63f5bd321c38e480faed6b6f85388a635c34a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d1d4404d1c224b7b952104812adb3bf06fc2cb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:04:35 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5 LP5] LP5 FAIL PC:DF38 Write Timing Centering 2D...

[Feature Description]
1) MRC must set a non-zero "VccSa Interpolated delta" value in SSKPD
before "PLL Lock" at "Qclk = 2100MHz", with a resolution of
"10mV per-bit".
2) MRC must define "VccSa Interpolated delta"
in "SSKPD[27:24]" bit fields.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023185344
Original commit date: Fri Jul 26 16:45:33 2024 -0700
Change-Id: I911149d5c926bf6adc7315805851ec4f42df7819
Original commit hash: 2c49fcacd384477fda91dd7dc6de967a25ccd559

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: be9d18da928de54fcb7d17af0cf91a2aa3197f77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:04:29 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 19:45:31 2024 -0700
Change-Id: Ib326f820101707c4f5139f7728df94554cbd974e
Original commit hash: d15052cca652990243762c6a7202927cc2dc2b0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7c38d5ede6557425f5ec318c833975ee899df2b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:04:23 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] CMOS/NMOS Voltage Changes

[Feature Description]
Voltage for nmos/cmos frequency brackets have
been adjusted as a power saving measure. Vinse
WCK high and low were also violating the JEDEC
limit for 8400 G4 and have been remedied with the
CaVref/NMOS vddq changes.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020299135
Original commit date: Fri Jul 26 09:50:32 2024 -0700
Change-Id: I4de410ec445c82e823e276e431700f49c0111bcb
Original commit hash: 01fd07a4ad72f0ec2d603b4d5122c2b79e2c95a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 3eb3885574daa2885a55da02af843aa2a545c649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:04:17 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 19:20:19 2024 -0700
Change-Id: I1921cd7cadd5f919e7f129a91c352873cf0a6a1e
Original commit hash: 4492573d09981c2e24fd936cf40b1dec2fdfdfe1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9a7f8e2f2a06fec30245e492b9ad3f6f7eb59b61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:04:11 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | LP5] Decrease VDDQ to lowest possible level in NMOS mode

[Feature Description]
1. Set LP5 NMOS mode VDDQ to 400mV for ARL only.
2. Pull down initial LP5 NMOS Tx Vref by 5 ticks and initial
CAC Vref by 10 ticks for ARL only.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
LP5

Hsd-es-id: 22020133185
Original commit date: Fri May 31 09:31:48 2024 -0700
Change-Id: I5cb93a967df979ca2a2b4c1d5a69f92856cb63d5
Original commit hash: a80d5b111481fda83f8c186482de0f2295688480

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 01db9e35533b77bded3090fa379363a3bb6a1310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:04:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:13:48 2024 -0700
Change-Id: Ie51b9e3b4ace5f8baf88e2a334760c0422d5c4a2
Original commit hash: 0fbacc79f82789eb9129e9b594b28e99d6c2da5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27b4291d61a1c9d6391401ba293d05fe31120cd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:03:59 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Implement Override for initial DDR5 TxVref value

[Feature Description]
Implement Override for initial DDR5 TxVref value. TxVrefOverride shall
be (0=AUTO) and values from 350 to 975, in increments of 5. This will
represent a percentage (35% to 97.5%), where each increment
represents a change of 0.5%. When TxVrefOverride is 0=AUTO or not
valid range, MRC shall use the default TxVref value already
implemented.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023090589
Original commit date: Thu Aug 8 12:12:31 2024 -0700
Change-Id: I4f5ccc0078fe9d47d4ed93b895b9f07e087d592d
Original commit hash: 748dfc4321bbf69d332f9d931d93439a4cf8c543

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: b8ab6d5c3b1232eb100948f84533453fe2c8b3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:03:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:12:00 2024 -0700
Change-Id: I3f372ce45a0a15e49f7fc7c084b3cc839392decc
Original commit hash: 7b4d39019eec5defbe1b5c95d3f78cfa3e887544

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85a396f7190ad2c5618b14b7b36e00a1d5b85994 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:03:46 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H ARL-H | DDR5] The system occurs 3.2 beeps while mixed DIMMs...

[Issue Description]
When a DDR5 Mixed DIMM x16 vendor configuration includes specific vendor
MRC fails during Write Leveling training.

[Resolution]
During DDR5 Write Leveling training MRC detects specific vendor in the
mixed DIMM x16 configuration and applies a common value from the
lower and upper bytes to all DIMMs as when this common value should be
only applied to the specific vendor detected and not to the others in
the mixed DIMMs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 22020353137
Original commit date: Wed Aug 7 15:04:01 2024 -0700
Change-Id: I832a77c37322d944c97fef1226a39d78a80938f3
Original commit hash: e3a613de403147c39d8da7342f3201464e8ed7aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 43e981b1770540afb757c55345310808687edf0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:03:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:11:13 2024 -0700
Change-Id: I65ed601f3243d06e60f0b77efd1dd218377f84b1
Original commit hash: ceac8a368e0998ffa79d69847ef1a736652ca7ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 00b5e443526427945a92cfeb36038eddb3a054d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:03:35 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][MTL][DDR5][LP5] "Refpi" training failing due to DLL lock loss...

[Feature Description]
MRC must perform "IoReset" before a DLL Reset to avoid an unlocked DLL.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023114459
Original commit date: Thu Aug 8 18:09:57 2024 -0700
Change-Id: I55b4babdd06856eb8194047495337c03daf5ad34
Original commit hash: 597fa2a1b0c26c8489272c3a303e95eaf3526625

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f6eaf89e04d40ac67216b8bbf578c8127bfdd337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:03:31 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:10:08 2024 -0700
Change-Id: Ia4ca6791d0b1503a762d5f3554e2529476ee3d19
Original commit hash: eac0ea082d54aad4a3558f0caecf9eebaa60fc36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e108f7784edc152905deac835720f01fc79811c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:03:25 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL H | LP5] LP5 SaGv G4 Order Change

[Feature Description]
MC design team has noted performance and power
efficiency improvements for LP5 when all SaGv
points are Gear 4 in ascending order.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020358794
Original commit date: Fri Aug 2 14:37:18 2024 -0700
Change-Id: I240124c4848b9d20d45e8b2eda2a22dfcd771e7d
Original commit hash: 904621fff00db1514b0cdc021e970f737ca68d5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9bca61eb2ca63c2d7fb247aee8683e84b6304685 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:03:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:08:51 2024 -0700
Change-Id: Ic84c6f2ce493b8b3e8575bc70b82be15e2f718e5
Original commit hash: 1e30b14ab533544e9e457507673158ef3a63943d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47718721d6c9568d8e86d0f13869ae6d78a5e35a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:03:12 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Max Frequency change in MRC for SAGV Disable

[Feature Description]
Utilize MrcBoardDesignFreqCheck to set MaxFreq to align FreqMax with
POR frequency when SAGV is disabled
1. Update UdimmSDaisy, SoDimmSDaisy, SoDimmHxTee based on POR FreqMax
2. Set BoardStackUp to Freq Limited
2. Set BoardTopology accordingly (0 - Daisy for LGA, 1 - Tee for BGA)

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl, MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15016587333
Original commit date: Wed Aug 7 15:28:16 2024 +0800
Change-Id: I189f1982900123737251ea8aab94cab5c5bd3f0b
Original commit hash: ee6f52c53490b6712c90feb1abaf55ab7a73a129

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 69408970e8d36ee9456f0c51c0e61b8802bbeea6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:03:06 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:53:26 2024 -0700
Change-Id: I6984afeaedf6cacfdae5c2d69e750fadd1c0a919
Original commit hash: cf89747a2f84f61dd9814b72ea1d27904a2e95bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b1a386cd16772b4d0a8e86969c041b8bbe3ed043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:03:01 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] MRC_SAFE_VCC_CLK_IOG Removal

[Feature Description]
Set MrcSafeMode[2] MRC_SAFE_VCC_CLK_IOG to 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016583698
Original commit date: Wed Aug 7 10:51:56 2024 +0800
Change-Id: Ia08727a3b7ef957ac8ef03242f64d7644b627334
Original commit hash: 95f199e1076368ea37ebc7d6519c31d6be5723b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c4b6bb57a1a6caa2eaa5e19d331270bab65981c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:02:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:52:41 2024 -0700
Change-Id: I82b6c22450f0851c2e62e9fa441a77c94c5a9bc0
Original commit hash: 18a68b6f8174532bb4586e0fac71f862da68cf06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bcbe067562c0508c3248d511458542a54362e021 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:02:51 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | LP5] MRC Cap Lp5 Freq for 7500+ frequencies

[Feature Description]
For T3 boards, when a LP5 has a frequency over 7500, then
cap the frequency to 7467 for WP2.

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 22020335882
Original commit date: Fri Aug 2 06:38:54 2024 -0700
Change-Id: I093dccfc20d6325d5096c46092e28bdec0430410
Original commit hash: 23d9e0860ffe388be61a64281740344ca02cca08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 16e9b9537b96e0f029108078a403c32ea3f2c2a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:02:47 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:51:44 2024 -0700
Change-Id: I93cc5cd51fcac2b2777a5675a749282a8ecf913e
Original commit hash: b3f509a8cfd04a5e22dc540d6bef6e2f03e1ac57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e01311fdab656f620bfe972534d471bc2d0eabcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:02:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:50:33 2024 -0700
Change-Id: I6edc56b6d0609611fecb21fb84084d4539657550
Original commit hash: dcb228d4fc1bf6ddd790c318d4657751a3909bb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72cc028d0500b5d22d97a456431bdd48fe34735c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:02:31 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Boot Time Optimizations

[Feature Description]
Don't run VA traffic in Read MPR to reduce boot time

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016566559
Original commit date: Fri Aug 2 11:32:20 2024 +0800
Change-Id: I8bdc8d3a326e575e0e0408d4752a4835ca493c5b
Original commit hash: 6cf04445028a4c23fee8fbdfc86c2246e9ceb6d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f9437684ed03f00a06ee53b52e49b414d6773dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:02:25 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:14:03 2024 -0700
Change-Id: I6535c1251b8e97aca3f1ab7083427b18a398ac38
Original commit hash: 3dd38bd118a3f6e17535a1575c9107ea24dea48b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f28ab1de92541eb9a9c78369f588b408e1b364b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:02:19 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL_H][LPCAMM] Unit shows low RecEnDelay with 2R vendor at 7467-G4

[Feature Description]
MRC must retrain when SAGV is disabled and LP5 vendor is detected
in order to apply the correct DqsOdtCompOffset and ReadODT settings
at Frequency > 5400.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M/P LP5

Hsd-es-id: 22020335735
Original commit date: Tue Jul 23 18:20:36 2024 -0700
Change-Id: Iaa62956eb0f6fb3fa4a7190cdcbca0c35f9b59c0
Original commit hash: b67a918a27c83779089880d91a98e474157f5fdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 541cd7c62603b1c39df0dc9ebfba59910db9c1b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:02:13 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:13:33 2024 -0700
Change-Id: Ie4e67cf658b7911d9078dd2e35020c3f40ec026d
Original commit hash: 6bb27980c258abdfa6f77c1179b33d055b506e36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1ceb3b07011f167ebfa96bc54adb8f087028ba7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:02:07 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] Adjust IBECC Ec Dis Menu

[Feature Description]
Request from Debug teams to switch the menu option
for IBECC EC Dis to be on the same level as
IBECC parity/operation mode rather than embedded
inside IBECC operation mode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22020318467
Original commit date: Fri Jul 26 08:38:41 2024 -0700
Change-Id: Ic0f963f8af310c184f11769379041cbe0d35f48d
Original commit hash: a4133c14134bd4da763cc7e64e9345154e37ebc3

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: bb194d205d01f965309d0716cdbe2e850eceee27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:02:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:12:31 2024 -0700
Change-Id: I3b17f46c0738ec2293120c0a326eb9fd2afcbbf6
Original commit hash: 895722fa8bc27ed0598401b15b5e576974af2fdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 038f9e79bb97dc2375e799ae965aac3c90f02e54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:01:56 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | LP5] Use CasLatencies for LPCAMM ID

[Feature Description]
SPD Byte total for CAMM1 actually have always
been 1024 instead of the previously thought 512.
This was used for differentiating CAMM generations.
Instead, MRC will use the discrepancy in Cas
Latency SPD Bytes to discern between CAMM gens.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020299016
Original commit date: Mon Jul 22 15:25:00 2024 -0700
Change-Id: Id1b0afca12af88ff436875a7ba638b2bbeeb7978
Original commit hash: 44901731f110a282f5a456540284f89535a69e93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 15a4174aca2861496017ca92e878595141af8504 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:01:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:12:01 2024 -0700
Change-Id: I3b4973da0375bee5274ecfb3b1c9b9c9b6b0fa76
Original commit hash: 1edfe142d67d5ec72cdf03f2948cf9e6b8423366

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b61461c56b10b52877377dafef65296e34b2b7c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:01:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:11:30 2024 -0700
Change-Id: I2784d3b66d3c916b44e5374edd8a6ff68f4e4d78
Original commit hash: d064f719844b51e3ea7fad7c062713a20900e4e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c0104d7554b217307fc994386e2ef8e0047c9193 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:01:32 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] DIMM CACTLE MR22 register update

[Feature Description]
For MR22 CACTLE:
Add B-Die and set to 2 for -S SODIMM
Revert D-Die to 0 for -S UDIMM
Revert to 0 for all -HX

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016555060
Original commit date: Thu Aug 1 17:17:48 2024 +0800
Change-Id: I668846a36a5f03b8f60819818c6f8279a77dc3e3
Original commit hash: bfed6c8a43d5c5a14f65ac9ff6448e725644bfa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: fdcc0e9e3559820b736df0258061e8cc1985d8d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:01:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:10:53 2024 -0700
Change-Id: I0096a9f31cfb6973f525954649b3086766c3cc57
Original commit hash: 4aaec5fa0c2ede91b1e9d0b71d6f10e872540527

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a40dd3938c25205d73254bbbbba1ab20ee54816e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:01:19 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL] MRC: Vendor Timing Change

[Issue Description]
Vendor has noticed with 16Gb dies from failure analysis in which
Rank 0 read can collide with a read or write with Rank 1 DQ/RDQS.

[Resolution]
Vendor provided a solution in which MRC will adopt. A Bios
knob will be implemented to control the solution.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020216296
Original commit date: Mon Jun 24 12:11:26 2024 -0700
Change-Id: Idc4bf287f2362b4216876102b5c3c828bbbbf7d0
Original commit hash: d55fb38bf0394f06fdb6dfc2b8602b3f45fd53e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ed49be232dc6a40b761d50809aa172648866e28f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:01:08 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Low/Failed CmdVref

[Feature Description]
Program MR22 CACTLE to improve CmdVref margin for 6400 DIMM:
LGA:
2 for HX A-Die, MC D-Die
1 for HX M-Die
BGA:
1 for HX A-Die, HX M-Die
0 for MC D-Die
Added ShowDdr5Info to Read MR22

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22020276850
Original commit date: Wed Jul 17 13:49:45 2024 +0800
Change-Id: Ie46badbc79ce8dbd83f41fa52b3177d96157a519
Original commit hash: 4d20cfedbbf9dc054f09c7af8adbe7849a6a655d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 7bbbd42f22187d178ffe16ec1977893c638c0f7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:00:59 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 15:52:02 2024 -0700
Change-Id: Ide5bef8a7f494aba57996a2cafe99860bd8ac757
Original commit hash: 985306a190b35f158f8e1f1f42f54fa39ad3e265

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93a797c3e22c66c9ae4d6c466db80bc3b1f27db9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:00:51 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] ECC MCA on UDIMM 24Gb ECC 1Rx8 DIMM

[Issue Description]
Memory above 4GB (Per Channel) is not scrubbed causing ecc error
and MCA

[Resolution]
Modify CPGC Test Setup with Block size based on row bit of 4
1. Update Block_Size_Bits_Row to 4
2. Update Base_Repeats using 2^4 rows
3. Update Block_Repeats by multiplying 0.75 and dividing
updated Base_Repeats
4. Update Bank_Inc to 2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016429906
Original commit date: Thu Jul 4 21:19:50 2024 +0800
Change-Id: Ic4d58240f542213662fb463ad0e71963f1e8feef
Original commit hash: 9a306142f76f8cb0c08057945c84eaf13edbfca8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 6a35c9c198bed50d4efbba47f6226a7738ca83e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:00:42 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Aug 27 09:56:32 2024 -0700
Change-Id: Ic73731e22149b2a18e7cce0f85d93f0202ce6735
Original commit hash: a1fc08aa96d78e518027f848bc549e8524120261

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 103db8ebbaacfcc8edf7dafde8b7b9065769beb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 30 19:00:08 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4341_81

Hsd-es-id: N/A"
Original commit date: Wed Aug 21 13:27:23 2024 -0700
Original commit hash: cb51a3f8aa6bdebbbbb86fd9c295d2afbb1593b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
