INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 15:04:42 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 oehb2/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb2/data_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.636ns (20.451%)  route 2.474ns (79.549%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 5.145 - 4.000 ) 
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=592, unset)          1.284     1.284    oehb2/clk
    SLICE_X14Y109        FDCE                                         r  oehb2/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y109        FDCE (Prop_fdce_C_Q)         0.236     1.520 r  oehb2/validArray_reg[0]/Q
                         net (fo=14, routed)          0.589     2.109    tehb9/oehb2_validArray_0
    SLICE_X15Y108        LUT4 (Prop_lut4_I2_O)        0.134     2.243 r  tehb9/data_reg[31]_i_5__0/O
                         net (fo=5, routed)           0.320     2.564    tehb16/reg_value_reg_5
    SLICE_X14Y107        LUT5 (Prop_lut5_I1_O)        0.137     2.701 r  tehb16/reg_value_i_2__7/O
                         net (fo=5, routed)           0.338     3.039    control_merge4/oehb1/data_reg_reg[0]_5
    SLICE_X13Y108        LUT5 (Prop_lut5_I1_O)        0.043     3.082 f  control_merge4/oehb1/full_reg_i_2__7/O
                         net (fo=5, routed)           0.357     3.438    control_merge5/fork_C1/generateBlocks[1].regblock/reg_value_reg_15
    SLICE_X14Y109        LUT6 (Prop_lut6_I0_O)        0.043     3.481 f  control_merge5/fork_C1/generateBlocks[1].regblock/full_reg_i_2__8/O
                         net (fo=3, routed)           0.296     3.777    tehb3/validArray_reg[0]
    SLICE_X14Y110        LUT3 (Prop_lut3_I2_O)        0.043     3.820 r  tehb3/data_reg[31]_i_1__6/O
                         net (fo=32, routed)          0.573     4.394    oehb2/data_reg_reg[0]_0[0]
    SLICE_X10Y118        FDCE                                         r  oehb2/data_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=592, unset)          1.145     5.145    oehb2/clk
    SLICE_X10Y118        FDCE                                         r  oehb2/data_reg_reg[25]/C
                         clock pessimism              0.085     5.230    
                         clock uncertainty           -0.035     5.195    
    SLICE_X10Y118        FDCE (Setup_fdce_C_CE)      -0.178     5.017    oehb2/data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          5.017    
                         arrival time                          -4.394    
  -------------------------------------------------------------------
                         slack                                  0.623    




