<dec f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='400' type='void llvm::RegPressureTracker::init(const llvm::MachineFunction * mf, const llvm::RegisterClassInfo * rci, const llvm::LiveIntervals * lis, const llvm::MachineBasicBlock * mbb, MachineBasicBlock::const_iterator pos, bool TrackLaneMasks, bool TrackUntiedDefs)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1550' u='c' c='_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='996' u='c' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='998' u='c' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1263' u='c' c='_ZN4llvm17ScheduleDAGMILive23buildDAGWithRegPressureEv'/>
<def f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='247' ll='276' type='void llvm::RegPressureTracker::init(const llvm::MachineFunction * mf, const llvm::RegisterClassInfo * rci, const llvm::LiveIntervals * lis, const llvm::MachineBasicBlock * mbb, MachineBasicBlock::const_iterator pos, bool TrackLaneMasks, bool TrackUntiedDefs)'/>
<doc f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='244'>/// Setup the RegPressureTracker.
///
/// TODO: Add support for pressure without LiveIntervals.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='452' u='c' c='_ZN4llvm15SIScheduleDAGMI13initRPTrackerERNS_18RegPressureTrackerE'/>
