platform accton as7710_32x patch

Support for the Accton AS7710_32X networking platform.

diff --git a/arch/powerpc/boot/dts/as7710_32x.dts b/arch/powerpc/boot/dts/as7710_32x.dts
new file mode 100644
index 0000000..2877e5c
--- /dev/null
+++ b/arch/powerpc/boot/dts/as7710_32x.dts
@@ -0,0 +1,1683 @@
+/*
+ * Accton Technology AS7710_32X Device Tree Source
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under  the terms of the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ *
+ */
+
+/dts-v1/;
+
+/ {
+	#address-cells = <0x2>;
+	#size-cells = <0x2>;
+	interrupt-parent = <0x1>;
+	model = "accton,as7710_32x";
+	compatible = "accton,as7710_32x";
+
+	cpus {
+		power-isa-version = "2.06";
+		power-isa-b;
+		power-isa-e;
+		power-isa-atb;
+		power-isa-cs;
+		power-isa-ds;
+		power-isa-e.ed;
+		power-isa-e.pd;
+		power-isa-e.hv;
+		power-isa-e.le;
+		power-isa-e.pm;
+		power-isa-e.pc;
+		power-isa-ecl;
+		power-isa-exp;
+		power-isa-fp;
+		power-isa-fp.r;
+		power-isa-mmc;
+		power-isa-scpm;
+		power-isa-wt;
+		fsl,eref-deo;
+		mmu-type = "power-embedded";
+		#address-cells = <0x1>;
+		#size-cells = <0x0>;
+
+		PowerPC,e6500@0 {
+			device_type = "cpu";
+			reg = <0x0 0x1>;
+			clocks = <0x2>;
+			next-level-cache = <0x3>;
+			linux,phandle = <0x5>;
+			phandle = <0x5>;
+		};
+
+		PowerPC,e6500@2 {
+			device_type = "cpu";
+			reg = <0x2 0x3>;
+			clocks = <0x2>;
+			next-level-cache = <0x3>;
+			linux,phandle = <0x6>;
+			phandle = <0x6>;
+		};
+
+		PowerPC,e6500@4 {
+			device_type = "cpu";
+			reg = <0x4 0x5>;
+			clocks = <0x2>;
+			next-level-cache = <0x3>;
+			linux,phandle = <0x7>;
+			phandle = <0x7>;
+		};
+
+		PowerPC,e6500@6 {
+			device_type = "cpu";
+			reg = <0x6 0x7>;
+			clocks = <0x2>;
+			next-level-cache = <0x3>;
+			linux,phandle = <0x8>;
+			phandle = <0x8>;
+		};
+	};
+
+	aliases {
+		ccsr = "/soc@ffe000000";
+		dcsr = "/dcsr@f00000000";
+		serial0 = "/soc@ffe000000/serial@11c500";
+		serial1 = "/soc@ffe000000/serial@11c600";
+		serial2 = "/soc@ffe000000/serial@11d500";
+		serial3 = "/soc@ffe000000/serial@11d600";
+		crypto = "/soc@ffe000000/crypto@300000";
+		rman = "/soc@ffe000000/rman@1e0000";
+		dce = "/soc@ffe000000/dce@312000";
+		pme = "/soc@ffe000000/pme@316000";
+		qman = "/soc@ffe000000/qman@318000";
+		bman = "/soc@ffe000000/bman@31a000";
+		fman0 = "/soc@ffe000000/fman@400000";
+		ethernet0 = "/soc@ffe000000/fman@400000/ethernet@e0000";
+		pci0 = "/pcie@ffe240000";
+		pci1 = "/pcie@ffe250000";
+		pci2 = "/pcie@ffe260000";
+		pci3 = "/pcie@ffe270000";
+		usb0 = "/soc@ffe000000/usb@210000";
+		usb1 = "/soc@ffe000000/usb@211000";
+		dma0 = "/soc@ffe000000/dma@100300";
+		dma1 = "/soc@ffe000000/dma@101300";
+		dma2 = "/soc@ffe000000/dma@102300";
+		sdhc = "/soc@ffe000000/sdhc@114000";
+	};
+
+	localbus@ffe124000 {
+		reg = <0xf 0xfe124000 0x0 0x2000>;
+		ranges = <0x0 0x0 0xf 0xe8000000 0x8000000 0x2 0x0 0xf 0xff800000 0x10000 0x3 0x0 0xf 0xffdf0000 0x8000>;
+		#address-cells = <0x2>;
+		#size-cells = <0x1>;
+		compatible = "fsl,ifc", "simple-bus";
+		interrupts = <0x19 0x2 0x0 0x0>;
+
+		nor@0,0 {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			compatible = "cfi-flash";
+			reg = <0x0 0x0 0x8000000>;
+			bank-width = <0x2>;
+			device-width = <0x2>;
+			byteswap;
+
+			partition@0 {
+				reg = <0x0 0x20000>;
+				label = "RCW";
+			};
+
+			partition@1 {
+				reg = <0x20000 0x20000>;
+				label = "hw-info";
+			};
+
+			partition@2 {
+				reg = <0x40000 0x2000000>;
+				label = "onie";
+			};
+
+			partition@3 {
+				reg = <0x2040000 0x2000000>;
+				label = "diag";
+			};
+
+			partition@4 {
+				reg = <0x4040000 0x3ec0000>;
+				label = "open";
+			};
+
+			partition@5 {
+				reg = <0x7f00000 0x20000>;
+				label = "Fman-FW";
+			};
+
+			partition@6 {
+				reg = <0x7f20000 0x20000>;
+				label = "uboot-env";
+				env_size = <0x2000>;
+			};
+
+			partition@7 {
+				reg = <0x7f40000 0xc0000>;
+				label = "uboot";
+			};
+		};
+
+		board-control@2,0 {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			compatible = "fsl,t2080-cpld";
+			reg = <0x3 0x0 0x300>;
+			ranges = <0x0 0x3 0x0 0x300>;
+		};
+	};
+
+	memory {
+		device_type = "memory";
+	};
+
+	dcsr@f00000000 {
+		ranges = <0x0 0xf 0x0 0x1072000>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		compatible = "fsl,dcsr", "simple-bus";
+
+		dcsr-epu@0 {
+			compatible = "fsl,t2080-dcsr-epu", "fsl,dcsr-epu";
+			interrupts = <0x34 0x2 0x0 0x0 0x54 0x2 0x0 0x0 0x55 0x2 0x0 0x0 0x5e 0x2 0x0 0x0 0x5f 0x2 0x0 0x0>;
+			reg = <0x0 0x1000>;
+		};
+
+		dcsr-npc {
+			compatible = "fsl,t2080-dcsr-cnpc", "fsl,dcsr-cnpc";
+			reg = <0x1000 0x1000 0x1002000 0x10000>;
+		};
+
+		dcsr-nxc@2000 {
+			compatible = "fsl,dcsr-nxc";
+			reg = <0x2000 0x1000>;
+		};
+
+		dcsr-corenet {
+			compatible = "fsl,dcsr-corenet";
+			reg = <0x8000 0x1000 0x1a000 0x1000>;
+		};
+
+		dcsr-dpaa@9000 {
+			compatible = "fsl,t2080-dcsr-dpaa", "fsl,dcsr-dpaa";
+			reg = <0x9000 0x1000>;
+		};
+
+		dcsr-ocn@11000 {
+			compatible = "fsl,t2080-dcsr-ocn", "fsl,dcsr-ocn";
+			reg = <0x11000 0x1000>;
+		};
+
+		dcsr-ddr@12000 {
+			compatible = "fsl,dcsr-ddr";
+			dev-handle = <0x4>;
+			reg = <0x12000 0x1000>;
+		};
+
+		dcsr-nal@18000 {
+			compatible = "fsl,t2080-dcsr-nal", "fsl,dcsr-nal";
+			reg = <0x18000 0x1000>;
+		};
+
+		dcsr-rcpm@22000 {
+			compatible = "fsl,t2080-dcsr-rcpm", "fsl,dcsr-rcpm";
+			reg = <0x22000 0x1000>;
+		};
+
+		dcsr-snpc@30000 {
+			compatible = "fsl,t2080-dcsr-snpc", "fsl,dcsr-snpc";
+			reg = <0x30000 0x1000 0x1022000 0x10000>;
+		};
+
+		dcsr-snpc@31000 {
+			compatible = "fsl,t2080-dcsr-snpc", "fsl,dcsr-snpc";
+			reg = <0x31000 0x1000 0x1042000 0x10000>;
+		};
+
+		dcsr-snpc@32000 {
+			compatible = "fsl,t2080-dcsr-snpc", "fsl,dcsr-snpc";
+			reg = <0x32000 0x1000 0x1062000 0x10000>;
+		};
+
+		dcsr-cpu-sb-proxy@100000 {
+			compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
+			cpu-handle = <0x5>;
+			reg = <0x100000 0x1000 0x101000 0x1000>;
+		};
+
+		dcsr-cpu-sb-proxy@108000 {
+			compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
+			cpu-handle = <0x6>;
+			reg = <0x108000 0x1000 0x109000 0x1000>;
+		};
+
+		dcsr-cpu-sb-proxy@110000 {
+			compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
+			cpu-handle = <0x7>;
+			reg = <0x110000 0x1000 0x111000 0x1000>;
+		};
+
+		dcsr-cpu-sb-proxy@118000 {
+			compatible = "fsl,dcsr-e6500-sb-proxy", "fsl,dcsr-cpu-sb-proxy";
+			cpu-handle = <0x8>;
+			reg = <0x118000 0x1000 0x119000 0x1000>;
+		};
+	};
+
+	bman-portals@ff4000000 {
+		ranges = <0x0 0xf 0xf4000000 0x2000000>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		compatible = "simple-bus";
+
+		bman-portal@0 {
+			cell-index = <0x0>;
+			compatible = "fsl,bman-portal";
+			reg = <0x0 0x4000 0x1000000 0x1000>;
+			interrupts = <0x69 0x2 0x0 0x0>;
+		};
+
+		bman-portal@4000 {
+			cell-index = <0x1>;
+			compatible = "fsl,bman-portal";
+			reg = <0x4000 0x4000 0x1001000 0x1000>;
+			interrupts = <0x6b 0x2 0x0 0x0>;
+		};
+
+		bman-portal@8000 {
+			cell-index = <0x2>;
+			compatible = "fsl,bman-portal";
+			reg = <0x8000 0x4000 0x1002000 0x1000>;
+			interrupts = <0x6d 0x2 0x0 0x0>;
+		};
+
+		bman-portal@c000 {
+			cell-index = <0x3>;
+			compatible = "fsl,bman-portal";
+			reg = <0xc000 0x4000 0x1003000 0x1000>;
+			interrupts = <0x6f 0x2 0x0 0x0>;
+		};
+
+		bman-portal@10000 {
+			cell-index = <0x4>;
+			compatible = "fsl,bman-portal";
+			reg = <0x10000 0x4000 0x1004000 0x1000>;
+			interrupts = <0x71 0x2 0x0 0x0>;
+		};
+
+		bman-portal@14000 {
+			cell-index = <0x5>;
+			compatible = "fsl,bman-portal";
+			reg = <0x14000 0x4000 0x1005000 0x1000>;
+			interrupts = <0x73 0x2 0x0 0x0>;
+		};
+
+		bman-portal@18000 {
+			cell-index = <0x6>;
+			compatible = "fsl,bman-portal";
+			reg = <0x18000 0x4000 0x1006000 0x1000>;
+			interrupts = <0x75 0x2 0x0 0x0>;
+		};
+
+		bman-portal@1c000 {
+			cell-index = <0x7>;
+			compatible = "fsl,bman-portal";
+			reg = <0x1c000 0x4000 0x1007000 0x1000>;
+			interrupts = <0x77 0x2 0x0 0x0>;
+		};
+
+		bman-portal@20000 {
+			cell-index = <0x8>;
+			compatible = "fsl,bman-portal";
+			reg = <0x20000 0x4000 0x1008000 0x1000>;
+			interrupts = <0x79 0x2 0x0 0x0>;
+		};
+
+		bman-portal@24000 {
+			cell-index = <0x9>;
+			compatible = "fsl,bman-portal";
+			reg = <0x24000 0x4000 0x1009000 0x1000>;
+			interrupts = <0x7b 0x2 0x0 0x0>;
+		};
+
+		bman-portal@28000 {
+			cell-index = <0xa>;
+			compatible = "fsl,bman-portal";
+			reg = <0x28000 0x4000 0x100a000 0x1000>;
+			interrupts = <0x7d 0x2 0x0 0x0>;
+		};
+
+		bman-portal@2c000 {
+			cell-index = <0xb>;
+			compatible = "fsl,bman-portal";
+			reg = <0x2c000 0x4000 0x100b000 0x1000>;
+			interrupts = <0x7f 0x2 0x0 0x0>;
+		};
+
+		bman-portal@30000 {
+			cell-index = <0xc>;
+			compatible = "fsl,bman-portal";
+			reg = <0x30000 0x4000 0x100c000 0x1000>;
+			interrupts = <0x81 0x2 0x0 0x0>;
+		};
+
+		bman-portal@34000 {
+			cell-index = <0xd>;
+			compatible = "fsl,bman-portal";
+			reg = <0x34000 0x4000 0x100d000 0x1000>;
+			interrupts = <0x83 0x2 0x0 0x0>;
+		};
+
+		bman-portal@38000 {
+			cell-index = <0xe>;
+			compatible = "fsl,bman-portal";
+			reg = <0x38000 0x4000 0x100e000 0x1000>;
+			interrupts = <0x85 0x2 0x0 0x0>;
+		};
+
+		bman-portal@3c000 {
+			cell-index = <0xf>;
+			compatible = "fsl,bman-portal";
+			reg = <0x3c000 0x4000 0x100f000 0x1000>;
+			interrupts = <0x87 0x2 0x0 0x0>;
+		};
+
+		bman-portal@40000 {
+			cell-index = <0x10>;
+			compatible = "fsl,bman-portal";
+			reg = <0x40000 0x4000 0x1010000 0x1000>;
+			interrupts = <0x89 0x2 0x0 0x0>;
+		};
+
+		bman-portal@44000 {
+			cell-index = <0x11>;
+			compatible = "fsl,bman-portal";
+			reg = <0x44000 0x4000 0x1011000 0x1000>;
+			interrupts = <0x8b 0x2 0x0 0x0>;
+		};
+
+		bman-bpids@0 {
+			compatible = "fsl,bpid-range";
+			fsl,bpid-range = <0x20 0x20>;
+		};
+	};
+
+	qman-portals@ff6000000 {
+		ranges = <0x0 0xf 0xf6000000 0x2000000>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		compatible = "simple-bus";
+
+		qman-portal@0 {
+			cell-index = <0x0>;
+			compatible = "fsl,qman-portal";
+			reg = <0x0 0x4000 0x1000000 0x1000>;
+			interrupts = <0x68 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x0>;
+		};
+
+		qman-portal@4000 {
+			cell-index = <0x1>;
+			compatible = "fsl,qman-portal";
+			reg = <0x4000 0x4000 0x1001000 0x1000>;
+			interrupts = <0x6a 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x1>;
+		};
+
+		qman-portal@8000 {
+			cell-index = <0x2>;
+			compatible = "fsl,qman-portal";
+			reg = <0x8000 0x4000 0x1002000 0x1000>;
+			interrupts = <0x6c 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x2>;
+		};
+
+		qman-portal@c000 {
+			cell-index = <0x3>;
+			compatible = "fsl,qman-portal";
+			reg = <0xc000 0x4000 0x1003000 0x1000>;
+			interrupts = <0x6e 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x3>;
+		};
+
+		qman-portal@10000 {
+			cell-index = <0x4>;
+			compatible = "fsl,qman-portal";
+			reg = <0x10000 0x4000 0x1004000 0x1000>;
+			interrupts = <0x70 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x4>;
+		};
+
+		qman-portal@14000 {
+			cell-index = <0x5>;
+			compatible = "fsl,qman-portal";
+			reg = <0x14000 0x4000 0x1005000 0x1000>;
+			interrupts = <0x72 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x5>;
+		};
+
+		qman-portal@18000 {
+			cell-index = <0x6>;
+			compatible = "fsl,qman-portal";
+			reg = <0x18000 0x4000 0x1006000 0x1000>;
+			interrupts = <0x74 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x6>;
+		};
+
+		qman-portal@1c000 {
+			cell-index = <0x7>;
+			compatible = "fsl,qman-portal";
+			reg = <0x1c000 0x4000 0x1007000 0x1000>;
+			interrupts = <0x76 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x7>;
+		};
+
+		qman-portal@20000 {
+			cell-index = <0x8>;
+			compatible = "fsl,qman-portal";
+			reg = <0x20000 0x4000 0x1008000 0x1000>;
+			interrupts = <0x78 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x8>;
+		};
+
+		qman-portal@24000 {
+			cell-index = <0x9>;
+			compatible = "fsl,qman-portal";
+			reg = <0x24000 0x4000 0x1009000 0x1000>;
+			interrupts = <0x7a 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x9>;
+		};
+
+		qman-portal@28000 {
+			cell-index = <0xa>;
+			compatible = "fsl,qman-portal";
+			reg = <0x28000 0x4000 0x100a000 0x1000>;
+			interrupts = <0x7c 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0xa>;
+		};
+
+		qman-portal@2c000 {
+			cell-index = <0xb>;
+			compatible = "fsl,qman-portal";
+			reg = <0x2c000 0x4000 0x100b000 0x1000>;
+			interrupts = <0x7e 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0xb>;
+		};
+
+		qman-portal@30000 {
+			cell-index = <0xc>;
+			compatible = "fsl,qman-portal";
+			reg = <0x30000 0x4000 0x100c000 0x1000>;
+			interrupts = <0x80 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0xc>;
+		};
+
+		qman-portal@34000 {
+			cell-index = <0xd>;
+			compatible = "fsl,qman-portal";
+			reg = <0x34000 0x4000 0x100d000 0x1000>;
+			interrupts = <0x82 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0xd>;
+		};
+
+		qman-portal@38000 {
+			cell-index = <0xe>;
+			compatible = "fsl,qman-portal";
+			reg = <0x38000 0x4000 0x100e000 0x1000>;
+			interrupts = <0x84 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0xe>;
+		};
+
+		qman-portal@3c000 {
+			cell-index = <0xf>;
+			compatible = "fsl,qman-portal";
+			reg = <0x3c000 0x4000 0x100f000 0x1000>;
+			interrupts = <0x86 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0xf>;
+		};
+
+		qman-portal@40000 {
+			cell-index = <0x10>;
+			compatible = "fsl,qman-portal";
+			reg = <0x40000 0x4000 0x1010000 0x1000>;
+			interrupts = <0x88 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x10>;
+		};
+
+		qman-portal@44000 {
+			cell-index = <0x11>;
+			compatible = "fsl,qman-portal";
+			reg = <0x44000 0x4000 0x1011000 0x1000>;
+			interrupts = <0x8a 0x2 0x0 0x0>;
+			fsl,qman-channel-id = <0x11>;
+		};
+
+		qman-fqids@0 {
+			compatible = "fsl,fqid-range";
+			fsl,fqid-range = <0x100 0x200>;
+		};
+
+		qman-fqids@1 {
+			compatible = "fsl,fqid-range";
+			fsl,fqid-range = <0x8000 0x8000>;
+		};
+
+		qman-pools@0 {
+			compatible = "fsl,pool-channel-range";
+			fsl,pool-channel-range = <0x401 0xf>;
+		};
+
+		qman-cgrids@0 {
+			compatible = "fsl,cgrid-range";
+			fsl,cgrid-range = <0x0 0x100>;
+		};
+
+		qman-ceetm@0 {
+			compatible = "fsl,qman-ceetm";
+			fsl,ceetm-lfqid-range = <0xf00000 0x1000>;
+			fsl,ceetm-sp-range = <0x0 0xc>;
+			fsl,ceetm-lni-range = <0x0 0x8>;
+			fsl,ceetm-channel-range = <0x0 0x20>;
+		};
+	};
+
+	soc@ffe000000 {
+		ranges = <0x0 0xf 0xfe000000 0x1000000>;
+		reg = <0xf 0xfe000000 0x0 0x1000>;
+		#address-cells = <0x1>;
+		#size-cells = <0x1>;
+		device_type = "soc";
+		compatible = "simple-bus";
+
+		i2c@118000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			cell-index = <0x0>;
+			compatible = "fsl-i2c";
+			reg = <0x118000 0x100>;
+			interrupts = <0x26 0x2 0x0 0x0>;
+			dfsrr;
+
+			adt7461@4c {
+				compatible = "adi,adt7461";
+				reg = <0x4c>;
+			};
+
+			eeprom@50 {
+				compatible = "at24,24c256";
+				reg = <0x50>;
+			};
+
+			ds1672@68 {
+				compatible = "dallas,ds1672";
+				reg = <0x68>;
+			};
+		};
+
+		i2c@118100 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			cell-index = <0x1>;
+			compatible = "fsl-i2c";
+			reg = <0x118100 0x100>;
+			interrupts = <0x26 0x2 0x0 0x0>;
+			dfsrr;
+
+			pca9546@77 {
+				compatible = "nxp,pca9546";
+				reg = <0x77>;
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+
+				i2c@0 {
+					#address-cells = <0x1>;
+					#size-cells = <0x0>;
+					reg = <0x0>;
+
+					sfp@50 {
+						compatible = "optics,sfp";
+						reg = <0x50>;
+					};
+				};
+			};
+		};
+
+		sdhc@114000 {
+			voltage-ranges = <0x708 0x708 0xce4 0xce4>;
+			compatible = "fsl,t2080-esdhc", "fsl,esdhc";
+			reg = <0x114000 0x1000>;
+			interrupts = <0x30 0x2 0x0 0x0>;
+			clock-frequency = <0x0>;
+			sdhci,auto-cmd12;
+		};
+
+		fman@400000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			cell-index = <0x0>;
+			compatible = "fsl,fman", "simple-bus";
+			ranges = <0x0 0x400000 0x100000>;
+			reg = <0x400000 0x100000>;
+			clock-frequency = <0x0>;
+			interrupts = <0x60 0x2 0x0 0x0 0x10 0x2 0x1 0x1>;
+
+			ethernet@e0000 {
+				phy-handle = <0x10>;
+				phy-connection-type = "sgmii";
+				cell-index = <0x0>;
+				compatible = "fsl,fman-memac";
+				reg = <0xe0000 0x1000>;
+				fsl,port-handles = <0xa 0xb>;
+				ptimer-handle = <0xc>;
+				linux,phandle = <0x24>;
+				phandle = <0x24>;
+			};
+
+			mdio@fc000 {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xfc000 0x1000>;
+
+				ethernet-phy@1f {
+					reg = <0x1f>;
+					linux,phandle = <0x10>;
+					phandle = <0x10>;
+				};
+			};
+
+			cc {
+				compatible = "fsl,fman-cc";
+			};
+
+			muram@0 {
+				compatible = "fsl,fman-muram";
+				reg = <0x0 0x60000>;
+			};
+
+			bmi@80000 {
+				compatible = "fsl,fman-bmi";
+				reg = <0x80000 0x400>;
+			};
+
+			qmi@80400 {
+				compatible = "fsl,fman-qmi";
+				reg = <0x80400 0x400>;
+			};
+
+			port@82000 {
+				cell-index = <0x0>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x82000 0x1000>;
+				fsl,qman-channel-id = <0x809>;
+			};
+
+			port@83000 {
+				cell-index = <0x1>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x83000 0x1000>;
+				fsl,qman-channel-id = <0x80a>;
+			};
+
+			port@84000 {
+				cell-index = <0x2>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x84000 0x1000>;
+				fsl,qman-channel-id = <0x80b>;
+			};
+
+			port@85000 {
+				cell-index = <0x3>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x85000 0x1000>;
+				fsl,qman-channel-id = <0x80c>;
+			};
+
+			port@86000 {
+				cell-index = <0x4>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x86000 0x1000>;
+				fsl,qman-channel-id = <0x80d>;
+			};
+
+			port@87000 {
+				cell-index = <0x5>;
+				compatible = "fsl,fman-port-oh";
+				reg = <0x87000 0x1000>;
+				fsl,qman-channel-id = <0x80e>;
+			};
+
+			policer@c0000 {
+				compatible = "fsl,fman-policer";
+				reg = <0xc0000 0x1000>;
+			};
+
+			keygen@c1000 {
+				compatible = "fsl,fman-keygen";
+				reg = <0xc1000 0x1000>;
+			};
+
+			dma@c2000 {
+				compatible = "fsl,fman-dma";
+				reg = <0xc2000 0x1000>;
+			};
+
+			fpm@c3000 {
+				compatible = "fsl,fman-fpm";
+				reg = <0xc3000 0x1000>;
+			};
+
+			parser@c7000 {
+				compatible = "fsl,fman-parser";
+				reg = <0xc7000 0x1000>;
+			};
+
+			vsps@dc000 {
+				compatible = "fsl,fman-vsps";
+				reg = <0xdc000 0x1000>;
+			};
+
+			rtc@fe000 {
+				compatible = "fsl,fman-rtc";
+				reg = <0xfe000 0x1000>;
+				linux,phandle = <0xc>;
+				phandle = <0xc>;
+			};
+
+			port@88000 {
+				cell-index = <0x0>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x88000 0x1000>;
+				linux,phandle = <0xa>;
+				phandle = <0xa>;
+			};
+
+			port@a8000 {
+				cell-index = <0x0>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xa8000 0x1000>;
+				fsl,qman-channel-id = <0x802>;
+				linux,phandle = <0xb>;
+				phandle = <0xb>;
+			};
+
+			mdio@e1000 {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xe1000 0x1000>;
+			};
+
+			port@89000 {
+				cell-index = <0x1>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x89000 0x1000>;
+				linux,phandle = <0xe>;
+				phandle = <0xe>;
+			};
+
+			port@a9000 {
+				cell-index = <0x1>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xa9000 0x1000>;
+				fsl,qman-channel-id = <0x803>;
+				linux,phandle = <0xf>;
+				phandle = <0xf>;
+			};
+
+			mdio@e3000 {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xe3000 0x1000>;
+			};
+
+			port@8a000 {
+				cell-index = <0x2>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x8a000 0x1000>;
+				linux,phandle = <0x11>;
+				phandle = <0x11>;
+			};
+
+			port@aa000 {
+				cell-index = <0x2>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xaa000 0x1000>;
+				fsl,qman-channel-id = <0x804>;
+				linux,phandle = <0x12>;
+				phandle = <0x12>;
+			};
+
+			mdio@e5000 {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xe5000 0x1000>;
+			};
+
+			port@8b000 {
+				cell-index = <0x3>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x8b000 0x1000>;
+				linux,phandle = <0x14>;
+				phandle = <0x14>;
+			};
+
+			port@ab000 {
+				cell-index = <0x3>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xab000 0x1000>;
+				fsl,qman-channel-id = <0x805>;
+				linux,phandle = <0x15>;
+				phandle = <0x15>;
+			};
+
+			mdio@e7000 {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xe7000 0x1000>;
+			};
+
+			port@8c000 {
+				cell-index = <0x4>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x8c000 0x1000>;
+				linux,phandle = <0x16>;
+				phandle = <0x16>;
+			};
+
+			port@ac000 {
+				cell-index = <0x4>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xac000 0x1000>;
+				fsl,qman-channel-id = <0x806>;
+				linux,phandle = <0x17>;
+				phandle = <0x17>;
+			};
+
+			mdio@e9000 {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xe9000 0x1000>;
+			};
+
+			port@8d000 {
+				cell-index = <0x5>;
+				compatible = "fsl,fman-port-1g-rx";
+				reg = <0x8d000 0x1000>;
+				linux,phandle = <0x18>;
+				phandle = <0x18>;
+			};
+
+			port@ad000 {
+				cell-index = <0x5>;
+				compatible = "fsl,fman-port-1g-tx";
+				reg = <0xad000 0x1000>;
+				fsl,qman-channel-id = <0x807>;
+				linux,phandle = <0x19>;
+				phandle = <0x19>;
+			};
+
+			mdio@eb000 {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xeb000 0x1000>;
+			};
+
+			port@90000 {
+				cell-index = <0x0>;
+				compatible = "fsl,fman-port-10g-rx";
+				reg = <0x90000 0x1000>;
+				linux,phandle = <0x1b>;
+				phandle = <0x1b>;
+			};
+
+			port@b0000 {
+				cell-index = <0x0>;
+				compatible = "fsl,fman-port-10g-tx";
+				reg = <0xb0000 0x1000>;
+				fsl,qman-channel-id = <0x800>;
+				linux,phandle = <0x1c>;
+				phandle = <0x1c>;
+			};
+
+			mdio@f1000 {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xf1000 0x1000>;
+			};
+
+			port@91000 {
+				cell-index = <0x1>;
+				compatible = "fsl,fman-port-10g-rx";
+				reg = <0x91000 0x1000>;
+				linux,phandle = <0x1e>;
+				phandle = <0x1e>;
+			};
+
+			port@b1000 {
+				cell-index = <0x1>;
+				compatible = "fsl,fman-port-10g-tx";
+				reg = <0xb1000 0x1000>;
+				fsl,qman-channel-id = <0x801>;
+				linux,phandle = <0x1f>;
+				phandle = <0x1f>;
+			};
+
+			mdio@f3000 {
+				#address-cells = <0x1>;
+				#size-cells = <0x0>;
+				compatible = "fsl,fman-memac-mdio";
+				reg = <0xf3000 0x1000>;
+			};
+		};
+
+		soc-sram-error {
+			compatible = "fsl,soc-sram-error";
+			interrupts = <0x10 0x2 0x1 0x1d>;
+		};
+
+		corenet-law@0 {
+			compatible = "fsl,corenet-law";
+			reg = <0x0 0x1000>;
+			fsl,num-laws = <0x20>;
+		};
+
+		memory-controller@8000 {
+			compatible = "fsl,qoriq-memory-controller-v4.7", "fsl,qoriq-memory-controller";
+			reg = <0x8000 0x1000>;
+			interrupts = <0x10 0x2 0x1 0x17>;
+			linux,phandle = <0x4>;
+			phandle = <0x4>;
+		};
+
+		l3-cache-controller@10000 {
+			compatible = "fsl,t2080-l3-cache-controller", "cache";
+			reg = <0x10000 0x1000 0x11000 0x1000 0x12000 0x1000>;
+			interrupts = <0x10 0x2 0x1 0x1b 0x10 0x2 0x1 0x1a 0x10 0x2 0x1 0x19>;
+			linux,phandle = <0x23>;
+			phandle = <0x23>;
+		};
+
+		corenet-cf@18000 {
+			compatible = "fsl,corenet2-cf";
+			reg = <0x18000 0x1000>;
+			interrupts = <0x10 0x2 0x1 0x1f>;
+			fsl,ccf-num-csdids = <0x20>;
+			fsl,ccf-num-snoopids = <0x20>;
+		};
+
+		iommu@20000 {
+			compatible = "fsl,pamu-v1.0", "fsl,pamu";
+			reg = <0x20000 0x6000>;
+			interrupts = <0x18 0x2 0x0 0x0 0x10 0x2 0x1 0x1e>;
+		};
+
+		pic@40000 {
+			interrupt-controller;
+			#address-cells = <0x0>;
+			#interrupt-cells = <0x4>;
+			reg = <0x40000 0x40000>;
+			compatible = "fsl,mpic", "chrp,open-pic";
+			device_type = "open-pic";
+			clock-frequency = <0x0>;
+			linux,phandle = <0x1>;
+			phandle = <0x1>;
+		};
+
+		timer@41100 {
+			compatible = "fsl,mpic-global-timer";
+			reg = <0x41100 0x100 0x41300 0x4>;
+			interrupts = <0x0 0x0 0x3 0x0 0x1 0x0 0x3 0x0 0x2 0x0 0x3 0x0 0x3 0x0 0x3 0x0>;
+		};
+
+		msi@41600 {
+			compatible = "fsl,mpic-msi";
+			reg = <0x41600 0x200 0x44140 0x4>;
+			msi-available-ranges = <0x0 0x100>;
+			interrupts = <0xe0 0x0 0x0 0x0 0xe1 0x0 0x0 0x0 0xe2 0x0 0x0 0x0 0xe3 0x0 0x0 0x0 0xe4 0x0 0x0 0x0 0xe5 0x0 0x0 0x0 0xe6 0x0 0x0 0x0 0xe7 0x0 0x0 0x0>;
+		};
+
+		msi@41800 {
+			compatible = "fsl,mpic-msi";
+			reg = <0x41800 0x200 0x45140 0x4>;
+			msi-available-ranges = <0x0 0x100>;
+			interrupts = <0xe8 0x0 0x0 0x0 0xe9 0x0 0x0 0x0 0xea 0x0 0x0 0x0 0xeb 0x0 0x0 0x0 0xec 0x0 0x0 0x0 0xed 0x0 0x0 0x0 0xee 0x0 0x0 0x0 0xef 0x0 0x0 0x0>;
+		};
+
+		msi@41a00 {
+			compatible = "fsl,mpic-msi";
+			reg = <0x41a00 0x200 0x46140 0x4>;
+			msi-available-ranges = <0x0 0x100>;
+			interrupts = <0xf0 0x0 0x0 0x0 0xf1 0x0 0x0 0x0 0xf2 0x0 0x0 0x0 0xf3 0x0 0x0 0x0 0xf4 0x0 0x0 0x0 0xf5 0x0 0x0 0x0 0xf6 0x0 0x0 0x0 0xf7 0x0 0x0 0x0>;
+		};
+
+		timer@42100 {
+			compatible = "fsl,mpic-global-timer";
+			reg = <0x42100 0x100 0x42300 0x4>;
+			interrupts = <0x4 0x0 0x3 0x0 0x5 0x0 0x3 0x0 0x6 0x0 0x3 0x0 0x7 0x0 0x3 0x0>;
+		};
+
+		global-utilities@e0000 {
+			compatible = "fsl,t2080-device-config", "fsl,qoriq-device-config-2.0";
+			reg = <0xe0000 0xe00>;
+			fsl,has-rstcr;
+			fsl,liodn-bits = <0xc>;
+		};
+
+		global-utilities@e1000 {
+			compatible = "fsl,t2080-clockgen", "fsl,qoriq-clockgen-2.0", "fixed-clock";
+			reg = <0xe1000 0x1000>;
+			clock-output-names = "sysclk";
+			#clock-cells = <0x0>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			linux,phandle = <0x20>;
+			phandle = <0x20>;
+
+			pll0@800 {
+				#clock-cells = <0x1>;
+				reg = <0x800>;
+				compatible = "fsl,core-pll-clock";
+				clocks = <0x20>;
+				clock-output-names = "pll0", "pll0-div2", "pll0-div4";
+				linux,phandle = <0x21>;
+				phandle = <0x21>;
+			};
+
+			pll1@820 {
+				#clock-cells = <0x1>;
+				reg = <0x820>;
+				compatible = "fsl,core-pll-clock";
+				clocks = <0x20>;
+				clock-output-names = "pll1", "pll1-div2", "pll1-div4";
+				linux,phandle = <0x22>;
+				phandle = <0x22>;
+			};
+
+			mux0@0 {
+				#clock-cells = <0x0>;
+				reg = <0x0>;
+				compatible = "fsl,core-mux-clock";
+				clocks = <0x21 0x0 0x21 0x1 0x21 0x2 0x22 0x0 0x22 0x1 0x22 0x2>;
+				clock-names = "pll0_0", "pll0_1", "pll0_2", "pll1_0", "pll1_1", "pll1_2";
+				clock-output-names = "cmux0";
+				linux,phandle = <0x2>;
+				phandle = <0x2>;
+			};
+
+			mux1@20 {
+				#clock-cells = <0x0>;
+				reg = <0x20>;
+				compatible = "fsl,core-mux-clock";
+				clocks = <0x21 0x0 0x21 0x1 0x21 0x2 0x22 0x0 0x22 0x1 0x22 0x2>;
+				clock-names = "pll0_0", "pll0_1", "pll0_2", "pll1_0", "pll1_1", "pll1_2";
+				clock-output-names = "cmux1";
+			};
+		};
+
+		global-utilities@e2000 {
+			compatible = "fsl,t2080-rcpm", "fsl,qoriq-rcpm-2.0";
+			reg = <0xe2000 0x1000>;
+		};
+
+		dma@100300 {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			compatible = "fsl,elo3-dma";
+			reg = <0x100300 0x4 0x100600 0x4>;
+			ranges = <0x0 0x100100 0x500>;
+
+			dma-channel@0 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x0 0x80>;
+				interrupts = <0x1c 0x2 0x0 0x0>;
+			};
+
+			dma-channel@80 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x80 0x80>;
+				interrupts = <0x1d 0x2 0x0 0x0>;
+			};
+
+			dma-channel@100 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x100 0x80>;
+				interrupts = <0x1e 0x2 0x0 0x0>;
+			};
+
+			dma-channel@180 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x180 0x80>;
+				interrupts = <0x1f 0x2 0x0 0x0>;
+			};
+
+			dma-channel@300 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x300 0x80>;
+				interrupts = <0x4c 0x2 0x0 0x0>;
+			};
+
+			dma-channel@380 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x380 0x80>;
+				interrupts = <0x4d 0x2 0x0 0x0>;
+			};
+
+			dma-channel@400 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x400 0x80>;
+				interrupts = <0x4e 0x2 0x0 0x0>;
+			};
+
+			dma-channel@480 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x480 0x80>;
+				interrupts = <0x4f 0x2 0x0 0x0>;
+			};
+		};
+
+		dma@101300 {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			compatible = "fsl,elo3-dma";
+			reg = <0x101300 0x4 0x101600 0x4>;
+			ranges = <0x0 0x101100 0x500>;
+
+			dma-channel@0 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x0 0x80>;
+				interrupts = <0x20 0x2 0x0 0x0>;
+			};
+
+			dma-channel@80 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x80 0x80>;
+				interrupts = <0x21 0x2 0x0 0x0>;
+			};
+
+			dma-channel@100 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x100 0x80>;
+				interrupts = <0x22 0x2 0x0 0x0>;
+			};
+
+			dma-channel@180 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x180 0x80>;
+				interrupts = <0x23 0x2 0x0 0x0>;
+			};
+
+			dma-channel@300 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x300 0x80>;
+				interrupts = <0x50 0x2 0x0 0x0>;
+			};
+
+			dma-channel@380 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x380 0x80>;
+				interrupts = <0x51 0x2 0x0 0x0>;
+			};
+
+			dma-channel@400 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x400 0x80>;
+				interrupts = <0x52 0x2 0x0 0x0>;
+			};
+
+			dma-channel@480 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x480 0x80>;
+				interrupts = <0x53 0x2 0x0 0x0>;
+			};
+		};
+
+		dma@102300 {
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			compatible = "fsl,elo3-dma";
+			reg = <0x102300 0x4 0x102600 0x4>;
+			ranges = <0x0 0x102100 0x500>;
+
+			dma-channel@0 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x0 0x80>;
+				interrupts = <0x1d0 0x2 0x0 0x0>;
+			};
+
+			dma-channel@80 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x80 0x80>;
+				interrupts = <0x1d1 0x2 0x0 0x0>;
+			};
+
+			dma-channel@100 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x100 0x80>;
+				interrupts = <0x1d2 0x2 0x0 0x0>;
+			};
+
+			dma-channel@180 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x180 0x80>;
+				interrupts = <0x1d3 0x2 0x0 0x0>;
+			};
+
+			dma-channel@300 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x300 0x80>;
+				interrupts = <0x1d4 0x2 0x0 0x0>;
+			};
+
+			dma-channel@380 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x380 0x80>;
+				interrupts = <0x1d5 0x2 0x0 0x0>;
+			};
+
+			dma-channel@400 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x400 0x80>;
+				interrupts = <0x1d6 0x2 0x0 0x0>;
+			};
+
+			dma-channel@480 {
+				compatible = "fsl,eloplus-dma-channel";
+				reg = <0x480 0x80>;
+				interrupts = <0x1d7 0x2 0x0 0x0>;
+			};
+		};
+
+		i2c@119000 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			cell-index = <0x2>;
+			compatible = "fsl-i2c";
+			reg = <0x119000 0x100>;
+			interrupts = <0x27 0x2 0x0 0x0>;
+			dfsrr;
+		};
+
+		i2c@119100 {
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			cell-index = <0x3>;
+			compatible = "fsl-i2c";
+			reg = <0x119100 0x100>;
+			interrupts = <0x27 0x2 0x0 0x0>;
+			dfsrr;
+		};
+
+		serial@11c500 {
+			cell-index = <0x0>;
+			device_type = "serial";
+			compatible = "fsl,ns16550", "ns16550";
+			reg = <0x11c500 0x100>;
+			clock-frequency = <0x0>;
+			interrupts = <0x24 0x2 0x0 0x0>;
+		};
+
+		serial@11c600 {
+			cell-index = <0x1>;
+			device_type = "serial";
+			compatible = "fsl,ns16550", "ns16550";
+			reg = <0x11c600 0x100>;
+			clock-frequency = <0x0>;
+			interrupts = <0x24 0x2 0x0 0x0>;
+		};
+
+		serial@11d500 {
+			cell-index = <0x2>;
+			device_type = "serial";
+			compatible = "fsl,ns16550", "ns16550";
+			reg = <0x11d500 0x100>;
+			clock-frequency = <0x0>;
+			interrupts = <0x25 0x2 0x0 0x0>;
+		};
+
+		serial@11d600 {
+			cell-index = <0x3>;
+			device_type = "serial";
+			compatible = "fsl,ns16550", "ns16550";
+			reg = <0x11d600 0x100>;
+			clock-frequency = <0x0>;
+			interrupts = <0x25 0x2 0x0 0x0>;
+		};
+
+		gpio@130000 {
+			compatible = "fsl,qoriq-gpio";
+			reg = <0x130000 0x1000>;
+			interrupts = <0x37 0x2 0x0 0x0>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+		};
+
+		gpio@131000 {
+			compatible = "fsl,qoriq-gpio";
+			reg = <0x131000 0x1000>;
+			interrupts = <0x36 0x2 0x0 0x0>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+		};
+
+		gpio@132000 {
+			compatible = "fsl,qoriq-gpio";
+			reg = <0x132000 0x1000>;
+			interrupts = <0x56 0x2 0x0 0x0>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+		};
+
+		gpio@133000 {
+			compatible = "fsl,qoriq-gpio";
+			reg = <0x133000 0x1000>;
+			interrupts = <0x57 0x2 0x0 0x0>;
+			#gpio-cells = <0x2>;
+			gpio-controller;
+		};
+
+		rman@1e0000 {
+			compatible = "fsl,rman";
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			ranges = <0x0 0x1e0000 0x20000>;
+			reg = <0x1e0000 0x20000>;
+			interrupts = <0x10 0x2 0x1 0xb>;
+			fsl,qman-channels-id = <0x820 0x821>;
+
+			inbound-block@0 {
+				compatible = "fsl,rman-inbound-block";
+				reg = <0x0 0x800>;
+			};
+
+			global-cfg@b00 {
+				compatible = "fsl,rman-global-cfg";
+				reg = <0xb00 0x500>;
+			};
+
+			inbound-block@1000 {
+				compatible = "fsl,rman-inbound-block";
+				reg = <0x1000 0x800>;
+			};
+
+			inbound-block@2000 {
+				compatible = "fsl,rman-inbound-block";
+				reg = <0x2000 0x800>;
+			};
+
+			inbound-block@3000 {
+				compatible = "fsl,rman-inbound-block";
+				reg = <0x3000 0x800>;
+			};
+		};
+
+		usb@210000 {
+			compatible = "fsl-usb2-mph-v2.5", "fsl-usb2-mph";
+			reg = <0x210000 0x1000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			interrupts = <0x2c 0x2 0x0 0x0>;
+			phy_type = "utmi";
+			port0;
+		};
+
+		usb@211000 {
+			compatible = "fsl-usb2-dr-v2.5", "fsl-usb2-dr";
+			reg = <0x211000 0x1000>;
+			#address-cells = <0x1>;
+			#size-cells = <0x0>;
+			interrupts = <0x2d 0x2 0x0 0x0>;
+			dr_mode = "host";
+			phy_type = "utmi";
+		};
+
+		crypto@300000 {
+			compatible = "fsl,sec-v5.2", "fsl,sec-v5.0", "fsl,sec-v4.0";
+			fsl,sec-era = <0x5>;
+			#address-cells = <0x1>;
+			#size-cells = <0x1>;
+			reg = <0x300000 0x10000>;
+			ranges = <0x0 0x300000 0x10000>;
+			interrupts = <0x5c 0x2 0x0 0x0>;
+
+			jr@1000 {
+				compatible = "fsl,sec-v5.2-job-ring", "fsl,sec-v5.0-job-ring", "fsl,sec-v4.0-job-ring";
+				reg = <0x1000 0x1000>;
+				interrupts = <0x58 0x2 0x0 0x0>;
+			};
+
+			jr@2000 {
+				compatible = "fsl,sec-v5.2-job-ring", "fsl,sec-v5.0-job-ring", "fsl,sec-v4.0-job-ring";
+				reg = <0x2000 0x1000>;
+				interrupts = <0x59 0x2 0x0 0x0>;
+			};
+
+			jr@3000 {
+				compatible = "fsl,sec-v5.2-job-ring", "fsl,sec-v5.0-job-ring", "fsl,sec-v4.0-job-ring";
+				reg = <0x3000 0x1000>;
+				interrupts = <0x5a 0x2 0x0 0x0>;
+			};
+
+			jr@4000 {
+				compatible = "fsl,sec-v5.2-job-ring", "fsl,sec-v5.0-job-ring", "fsl,sec-v4.0-job-ring";
+				reg = <0x4000 0x1000>;
+				interrupts = <0x5b 0x2 0x0 0x0>;
+			};
+
+			rtic@6000 {
+				compatible = "fsl,sec-v5.2-rtic", "fsl,sec-v5.0-rtic", "fsl,sec-v4.0-rtic";
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				reg = <0x6000 0x100>;
+				ranges = <0x0 0x6100 0xe00>;
+
+				rtic-a@0 {
+					compatible = "fsl,sec-v5.2-rtic-memory", "fsl,sec-v5.0-rtic-memory", "fsl,sec-v4.0-rtic-memory";
+					reg = <0x0 0x20 0x100 0x80>;
+				};
+
+				rtic-b@20 {
+					compatible = "fsl,sec-v5.2-rtic-memory", "fsl,sec-v5.0-rtic-memory", "fsl,sec-v4.0-rtic-memory";
+					reg = <0x20 0x20 0x200 0x80>;
+				};
+
+				rtic-c@40 {
+					compatible = "fsl,sec-v5.2-rtic-memory", "fsl,sec-v5.0-rtic-memory", "fsl,sec-v4.0-rtic-memory";
+					reg = <0x40 0x20 0x300 0x80>;
+				};
+
+				rtic-d@60 {
+					compatible = "fsl,sec-v5.2-rtic-memory", "fsl,sec-v5.0-rtic-memory", "fsl,sec-v4.0-rtic-memory";
+					reg = <0x60 0x20 0x500 0x80>;
+				};
+			};
+		};
+
+		sec_mon@314000 {
+			compatible = "fsl,sec-v5.2-mon", "fsl,sec-v5.0-mon", "fsl,sec-v4.0-mon";
+			reg = <0x314000 0x1000>;
+			interrupts = <0x5d 0x2 0x0 0x0>;
+		};
+
+		dce@312000 {
+			compatible = "fsl,dce";
+			reg = <0x312000 0x10000>;
+			interrupts = <0x10 0x2 0x1 0x4>;
+		};
+
+		pme@316000 {
+			compatible = "fsl,pme";
+			reg = <0x316000 0x10000>;
+			interrupts = <0x10 0x2 0x1 0x5>;
+		};
+
+		qman@318000 {
+			compatible = "fsl,qman";
+			reg = <0x318000 0x2000>;
+			interrupts = <0x10 0x2 0x1 0x3>;
+		};
+
+		bman@31a000 {
+			compatible = "fsl,bman";
+			reg = <0x31a000 0x1000>;
+			interrupts = <0x10 0x2 0x1 0x2>;
+		};
+
+		l2-cache-controller@c20000 {
+			compatible = "fsl,t2080-l2-cache-controller";
+			reg = <0xc20000 0x40000>;
+			next-level-cache = <0x23>;
+			linux,phandle = <0x3>;
+			phandle = <0x3>;
+		};
+
+		sata@220000 {
+			compatible = "fsl,pq-sata-v2";
+			reg = <0x220000 0x1000>;
+			interrupts = <0x44 0x2 0x0 0x0>;
+		};
+
+		sata@221000 {
+			compatible = "fsl,pq-sata-v2";
+			reg = <0x221000 0x1000>;
+			interrupts = <0x45 0x2 0x0 0x0>;
+		};
+	};
+
+	pcie@ffe240000 {
+		reg = <0xf 0xfe240000 0x0 0x10000>;
+		ranges = <0x2000000 0x0 0xc0000000 0xc 0x0 0x0 0x20000000 0x1000000 0x0 0x0 0xf 0xf8000000 0x0 0x10000>;
+		compatible = "fsl,t2080-pcie", "fsl,qoriq-pcie-v3.0", "fsl,qoriq-pcie";
+		device_type = "pci";
+		#size-cells = <0x2>;
+		#address-cells = <0x3>;
+		bus-range = <0x0 0xff>;
+		interrupts = <0x14 0x2 0x0 0x0>;
+
+		pcie@0 {
+			ranges = <0x2000000 0x0 0xe0000000 0x2000000 0x0 0xe0000000 0x0 0x20000000 0x1000000 0x0 0x0 0x1000000 0x0 0x0 0x0 0x10000>;
+			reg = <0x0 0x0 0x0 0x0 0x0>;
+			#interrupt-cells = <0x1>;
+			#size-cells = <0x2>;
+			#address-cells = <0x3>;
+			device_type = "pci";
+			interrupts = <0x14 0x2 0x0 0x0>;
+			interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 0x1 0x28 0x1 0x0 0x0 0x0 0x0 0x0 0x2 0x1 0x1 0x1 0x0 0x0 0x0 0x0 0x0 0x3 0x1 0x2 0x1 0x0 0x0 0x0 0x0 0x0 0x4 0x1 0x3 0x1 0x0 0x0>;
+		};
+	};
+
+	pcie@ffe250000 {
+		reg = <0xf 0xfe250000 0x0 0x10000>;
+		ranges = <0x2000000 0x0 0xa0000000 0xc 0x20000000 0x0 0x10000000 0x1000000 0x0 0x0 0xf 0xf8010000 0x0 0x10000>;
+		compatible = "fsl,t2080-pcie", "fsl,qoriq-pcie-v3.0", "fsl,qoriq-pcie";
+		device_type = "pci";
+		#size-cells = <0x2>;
+		#address-cells = <0x3>;
+		bus-range = <0x0 0xff>;
+		interrupts = <0x15 0x2 0x0 0x0>;
+
+		pcie@0 {
+			ranges = <0x2000000 0x0 0xe0000000 0x2000000 0x0 0xe0000000 0x0 0x20000000 0x1000000 0x0 0x0 0x1000000 0x0 0x0 0x0 0x10000>;
+			reg = <0x0 0x0 0x0 0x0 0x0>;
+			#interrupt-cells = <0x1>;
+			#size-cells = <0x2>;
+			#address-cells = <0x3>;
+			device_type = "pci";
+			interrupts = <0x15 0x2 0x0 0x0>;
+			interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 0x1 0x29 0x1 0x0 0x0 0x0 0x0 0x0 0x2 0x1 0x5 0x1 0x0 0x0 0x0 0x0 0x0 0x3 0x1 0x6 0x1 0x0 0x0 0x0 0x0 0x0 0x4 0x1 0x7 0x1 0x0 0x0>;
+		};
+	};
+
+	pcie@ffe260000 {
+		reg = <0xf 0xfe260000 0x0 0x1000>;
+		ranges = <0x2000000 0x0 0xb0000000 0xc 0x30000000 0x0 0x10000000 0x1000000 0x0 0x0 0xf 0xf8020000 0x0 0x10000>;
+		compatible = "fsl,t2080-pcie", "fsl,qoriq-pcie-v3.0", "fsl,qoriq-pcie";
+		device_type = "pci";
+		#size-cells = <0x2>;
+		#address-cells = <0x3>;
+		bus-range = <0x0 0xff>;
+		interrupts = <0x16 0x2 0x0 0x0>;
+
+		pcie@0 {
+			ranges = <0x2000000 0x0 0xe0000000 0x2000000 0x0 0xe0000000 0x0 0x20000000 0x1000000 0x0 0x0 0x1000000 0x0 0x0 0x0 0x10000>;
+			reg = <0x0 0x0 0x0 0x0 0x0>;
+			#interrupt-cells = <0x1>;
+			#size-cells = <0x2>;
+			#address-cells = <0x3>;
+			device_type = "pci";
+			interrupts = <0x16 0x2 0x0 0x0>;
+			interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 0x1 0x2a 0x1 0x0 0x0 0x0 0x0 0x0 0x2 0x1 0x9 0x1 0x0 0x0 0x0 0x0 0x0 0x3 0x1 0xa 0x1 0x0 0x0 0x0 0x0 0x0 0x4 0x1 0xb 0x1 0x0 0x0>;
+		};
+	};
+
+	pcie@ffe270000 {
+		reg = <0xf 0xfe270000 0x0 0x10000>;
+		ranges = <0x2000000 0x0 0xc0000000 0xc 0x40000000 0x0 0x10000000 0x1000000 0x0 0x0 0xf 0xf8030000 0x0 0x10000>;
+		compatible = "fsl,t2080-pcie", "fsl,qoriq-pcie-v3.0", "fsl,qoriq-pcie";
+		device_type = "pci";
+		#size-cells = <0x2>;
+		#address-cells = <0x3>;
+		bus-range = <0x0 0xff>;
+		interrupts = <0x17 0x2 0x0 0x0>;
+
+		pcie@0 {
+			ranges = <0x2000000 0x0 0xe0000000 0x2000000 0x0 0xe0000000 0x0 0x20000000 0x1000000 0x0 0x0 0x1000000 0x0 0x0 0x0 0x10000>;
+			reg = <0x0 0x0 0x0 0x0 0x0>;
+			#interrupt-cells = <0x1>;
+			#size-cells = <0x2>;
+			#address-cells = <0x3>;
+			device_type = "pci";
+			interrupts = <0x17 0x2 0x0 0x0>;
+			interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
+			interrupt-map = <0x0 0x0 0x0 0x1 0x1 0x2b 0x1 0x0 0x0 0x0 0x0 0x0 0x2 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x3 0x1 0x4 0x1 0x0 0x0 0x0 0x0 0x0 0x4 0x1 0x8 0x1 0x0 0x0>;
+		};
+	};
+
+	fsl,dpaa {
+		compatible = "fsl,t2080-dpaa", "fsl,dpaa";
+
+		ethernet@0 {
+			compatible = "fsl,dpa-ethernet";
+			fsl,fman-mac = <0x24>;
+		};
+	};
+
+	rapidio@ffe0c0000 {
+		reg = <0xf 0xfe0c0000 0x0 0x11000>;
+		compatible = "fsl,srio";
+		interrupts = <0x10 0x2 0x1 0xb>;
+		#address-cells = <0x2>;
+		#size-cells = <0x2>;
+		ranges;
+
+		port1 {
+			ranges = <0x0 0x0 0xc 0x20000000 0x0 0x10000000>;
+			#address-cells = <0x2>;
+			#size-cells = <0x2>;
+			cell-index = <0x1>;
+		};
+
+		port2 {
+			ranges = <0x0 0x0 0xc 0x30000000 0x0 0x10000000>;
+			#address-cells = <0x2>;
+			#size-cells = <0x2>;
+			cell-index = <0x2>;
+		};
+	};
+};
diff --git a/arch/powerpc/platforms/85xx/Kconfig b/arch/powerpc/platforms/85xx/Kconfig
index 0bc51f8..6bbd05d 100644
--- a/arch/powerpc/platforms/85xx/Kconfig
+++ b/arch/powerpc/platforms/85xx/Kconfig
@@ -288,6 +288,24 @@ config CORENET_GENERIC
 	  The following boards are supported for both 32bit and 64bit kernel:
 	    P5020 DS, P5040 DS, T104xQDS, T104xRDB, T102xQDS, T102xRDB
 
+config AS7710_32X
+	bool "Accton AS7710_32X"
+	select DEFAULT_UIMAGE
+	select E500
+	select PPC_E500MC
+	select PHYS_64BIT
+	select SWIOTLB
+	select ARCH_REQUIRE_GPIOLIB
+	select GPIO_MPC8XXX
+	select HAS_RAPIDIO
+	select PPC_EPAPR_HV_PIC
+	select HAS_FSL_QBMAN
+	select MDIO_BUS_MUX if FSL_DPAA_ETH
+	select MDIO_BUS_MUX_MMIOREG if FSL_DPAA_ETH
+	select MDIO_BUS_MUX_GPIO if FSL_DPAA_ETH
+	help
+	  This option enables support for the ACCTON AS7710_32X networking platform
+
 endif # FSL_SOC_BOOKE
 
 config TQM85xx
diff --git a/arch/powerpc/platforms/85xx/Makefile b/arch/powerpc/platforms/85xx/Makefile
index 46995da..22a739a 100644
--- a/arch/powerpc/platforms/85xx/Makefile
+++ b/arch/powerpc/platforms/85xx/Makefile
@@ -23,6 +23,7 @@ obj-$(CONFIG_P1022_RDK)   += p1022_rdk.o
 obj-$(CONFIG_P1023_RDS)   += p1023_rds.o
 obj-$(CONFIG_TWR_P102x)   += twr_p102x.o
 obj-$(CONFIG_CORENET_GENERIC)   += corenet_generic.o corenet_diu.o
+obj-$(CONFIG_AS7710_32X)  += as7710_32x.o corenet_diu.o
 obj-$(CONFIG_STX_GP3)	  += stx_gp3.o
 obj-$(CONFIG_TQM85xx)	  += tqm85xx.o
 obj-$(CONFIG_SBC8548)     += sbc8548.o
diff --git a/arch/powerpc/platforms/85xx/as7710_32x.c b/arch/powerpc/platforms/85xx/as7710_32x.c
new file mode 100644
index 0000000..6689748
--- /dev/null
+++ b/arch/powerpc/platforms/85xx/as7710_32x.c
@@ -0,0 +1,280 @@
+/*
+ * Accton AS7710_32X Setup
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ */
+
+#include <linux/kernel.h>
+#include <linux/pci.h>
+#include <linux/kdev_t.h>
+#include <linux/delay.h>
+#include <linux/interrupt.h>
+
+#include <asm/time.h>
+#include <asm/machdep.h>
+#include <asm/pci-bridge.h>
+#include <asm/ppc-pci.h>
+#include <mm/mmu_decl.h>
+#include <asm/prom.h>
+#include <asm/udbg.h>
+#include <asm/mpic.h>
+#include <asm/ehv_pic.h>
+#include <linux/fsl/qe_ic.h>
+
+#include <linux/of_platform.h>
+#include <sysdev/fsl_soc.h>
+#include <sysdev/fsl_pci.h>
+#include <asm/mpc85xx.h>
+#include "smp.h"
+#include "mpc85xx.h"
+
+#include <linux/fsl_usdpaa.h>
+
+void __init as7710_32x_pic_init(void)
+{
+	struct mpic *mpic;
+	u32 svr = mfspr(SPRN_SVR);
+	unsigned int flags = MPIC_BIG_ENDIAN | MPIC_SINGLE_DEST_CPU |
+		MPIC_NO_RESET;
+
+#ifdef CONFIG_QUICC_ENGINE
+	struct device_node *np;
+#endif
+	/*
+	 * The deep sleep does not wake consistently on T1040 and T1042 with
+	 * the external proxy facility mode of MPIC (MPIC_ENABLE_COREINT),
+	 * so use the mixed mode of MPIC. Set mpic_get_irq to ppc_md.get_irq
+	 * to enable the mixed mode of MPIC.
+	 */
+	if ((SVR_SOC_VER(svr) == SVR_T1040) ||
+	    (SVR_SOC_VER(svr) == SVR_T1042) ||
+	    (SVR_SOC_VER(svr) == SVR_T1024)) {
+		ppc_md.get_irq = mpic_get_irq;
+	}
+
+	if (ppc_md.get_irq == mpic_get_coreint_irq)
+		flags |= MPIC_ENABLE_COREINT;
+
+	mpic = mpic_alloc(NULL, 0, flags, 0, 512, " OpenPIC  ");
+	BUG_ON(mpic == NULL);
+
+	mpic_init(mpic);
+
+#ifdef CONFIG_QUICC_ENGINE
+	np = of_find_compatible_node(NULL, NULL, "fsl,qe-ic");
+	if (np) {
+		qe_ic_init(np, 0, qe_ic_cascade_low_mpic,
+				qe_ic_cascade_high_mpic);
+		of_node_put(np);
+	}
+#endif
+}
+
+/*
+ * Setup the architecture
+ */
+void __init as7710_32x_setup_arch(void)
+{
+	mpc85xx_smp_init();
+
+	swiotlb_detect_4g();
+
+	pr_info("%s\n", ppc_md.name);
+
+	mpc85xx_qe_init();
+}
+
+static const struct of_device_id of_device_ids[] = {
+	{
+		.compatible	= "simple-bus"
+	},
+	{
+		.compatible	= "fsl,dpaa",
+	},
+	{
+		.compatible	= "mdio-mux-gpio",
+	},
+	{
+		.compatible	= "fsl,fpga-ngpixis",
+	},
+	{
+		.compatible	= "fsl,fpga-qixis",
+	},
+	{
+		.compatible	= "fsl,srio",
+	},
+	{
+		.compatible	= "fsl,p4080-pcie",
+	},
+	{
+		.compatible	= "fsl,qoriq-pcie-v2.2",
+	},
+	{
+		.compatible	= "fsl,qoriq-pcie-v2.3",
+	},
+	{
+		.compatible	= "fsl,qoriq-pcie-v2.4",
+	},
+	{
+		.compatible	= "fsl,qoriq-pcie-v3.0",
+	},
+#ifdef CONFIG_QUICC_ENGINE
+	{
+		.compatible	= "fsl,qe",
+	},
+#endif
+	/* The following two are for the Freescale hypervisor */
+	{
+		.name		= "hypervisor",
+	},
+	{
+		.name		= "handles",
+	},
+	{}
+};
+
+int __init as7710_32x_publish_devices(void)
+{
+	return of_platform_bus_probe(NULL, of_device_ids, NULL);
+}
+
+static const char * const boards[] __initconst = {
+	"accton,as7710_32x",
+	"fsl,P2041RDB",
+	"fsl,P3041DS",
+	"fsl,P4080DS",
+	"fsl,P5020DS",
+	"fsl,P5040DS",
+	"fsl,T1023QDS",
+	"fsl,T1024QDS",
+	"fsl,T1024RDB",
+	"fsl,T1040QDS",
+	"fsl,T1042QDS",
+	"fsl,T1040RDB",
+	"fsl,T1042RDB",
+	"fsl,T1042RDB_PI",
+	"fsl,T2080QDS",
+	"fsl,T2081QDS",
+	"fsl,T2080RDB",
+	"fsl,T4240QDS",
+	"fsl,T4240RDB",
+	"fsl,B4860QDS",
+	"fsl,B4420QDS",
+	"fsl,B4220QDS",
+	NULL
+};
+
+static const char * const hv_boards[] __initconst = {
+	"fsl,P2041RDB-hv",
+	"fsl,P3041DS-hv",
+	"fsl,P4080DS-hv",
+	"fsl,P5020DS-hv",
+	"fsl,P5040DS-hv",
+	"fsl,T1023QDS-hv",
+	"fsl,T1024QDS-hv",
+	"fsl,T1024RDB-hv",
+	"fsl,T1040QDS-hv",
+	"fsl,T1042QDS-hv",
+	"fsl,T1040RDB-hv",
+	"fsl,T1042RDB-hv",
+	"fsl,T1042RDB_PI-hv",
+	"fsl,T2080QDS-hv",
+	"fsl,T2081QDS-hv",
+	"fsl,T2080RDB-hv",
+	"fsl,T4240QDS-hv",
+	"fsl,T4240RDB-hv",
+	"fsl,B4860QDS-hv",
+	"fsl,B4420QDS-hv",
+	"fsl,B4220QDS-hv",
+	NULL
+};
+
+/*
+ * Called very early, device-tree isn't unflattened
+ */
+static int __init as7710_32x_probe(void)
+{
+	unsigned long root = of_get_flat_dt_root();
+
+	if (of_flat_dt_match(root, boards))
+		return 1;
+
+	/* Check if we're running under the Freescale hypervisor */
+	if (of_flat_dt_match(root, hv_boards)) {
+		ppc_md.init_IRQ = ehv_pic_init;
+		ppc_md.get_irq = ehv_pic_get_irq;
+		ppc_md.restart = fsl_hv_restart;
+		ppc_md.power_off = fsl_hv_halt;
+		ppc_md.halt = fsl_hv_halt;
+		return 1;
+	}
+
+	return 0;
+}
+
+/* Early setup is required for large chunks of contiguous (and coarsely-aligned)
+ * memory. The following shoe-horns Q/Bman "init_early" calls into the
+ * platform setup to let them parse their CCSR nodes early on. */
+#ifdef CONFIG_FSL_QMAN_CONFIG
+void __init qman_init_early(void);
+#endif
+#ifdef CONFIG_FSL_BMAN_CONFIG
+void __init bman_init_early(void);
+#endif
+#ifdef CONFIG_FSL_PME2_CTRL
+void __init pme2_init_early(void);
+#endif
+
+static __init void as7710_32x_ds_init_early(void)
+{
+#ifdef CONFIG_FSL_QMAN_CONFIG
+	qman_init_early();
+#endif
+#ifdef CONFIG_FSL_BMAN_CONFIG
+	bman_init_early();
+#endif
+#ifdef CONFIG_FSL_PME2_CTRL
+	pme2_init_early();
+#endif
+#ifdef CONFIG_FSL_USDPAA
+	fsl_usdpaa_init_early();
+#endif
+}
+
+define_machine(as7710_32x) {
+	.name			= "Accton Technology Corporation AS7710_32X",
+	.probe			= as7710_32x_probe,
+	.setup_arch		= as7710_32x_setup_arch,
+	.init_IRQ		= as7710_32x_pic_init,
+#ifdef CONFIG_PCI
+	.pcibios_fixup_bus	= fsl_pcibios_fixup_bus,
+	.pcibios_fixup_phb	= fsl_pcibios_fixup_phb,
+#endif
+/*
+ * Core reset may cause issue if using the proxy mode of MPIC.
+ * Use the mixed mode of MPIC if enabling CPU hotplug.
+ */
+#ifdef CONFIG_HOTPLUG_CPU
+	.get_irq		= mpic_get_irq,
+#else
+	.get_irq		= mpic_get_coreint_irq,
+#endif
+	.restart		= fsl_rstcr_restart,
+	.calibrate_decr		= generic_calibrate_decr,
+	.progress		= udbg_progress,
+#ifdef CONFIG_PPC64
+	.power_save		= book3e_idle,
+#else
+	.power_save		= e500_idle,
+#endif
+	.init_early		= as7710_32x_ds_init_early,
+};
+
+machine_arch_initcall(as7710_32x, as7710_32x_publish_devices);
+
+#ifdef CONFIG_SWIOTLB
+machine_arch_initcall(as7710_32x, swiotlb_setup_bus_notifier);
+#endif
