Warning: Design 'core' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 50
        -capacitance
Design : core
Version: T-2022.03-SP3
Date   : Mon Jun  5 18:07:18 2023
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reservation_station/pi_lsu/idx_issued_o[0] (internal pin)
  Endpoint: dmem_csb_read_o
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[0] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[0] (net)     3       6.07      0.00       0.00 r
  reservation_station/U10/ZN (INV_X1)                               0.02       0.02 f
  reservation_station/n330 (net)                2         3.68      0.00       0.02 f
  reservation_station/U23/ZN (NOR2_X1)                              0.56       0.58 r
  reservation_station/n172 (net)               12        24.53      0.00       0.58 r
  reservation_station/U18/Z (CLKBUF_X1)                             0.43       1.01 r
  reservation_station/n178 (net)               12        25.41      0.00       1.01 r
  reservation_station/U53/ZN (AOI22_X1)                             0.10       1.11 f
  reservation_station/n19 (net)                 1         1.75      0.00       1.11 f
  reservation_station/U54/ZN (NAND2_X1)                             0.12       1.22 r
  reservation_station/lsu_inst_o[1] (net)       1         1.88      0.00       1.22 r
  reservation_station/lsu_inst_o[1] (rs)                            0.00       1.22 r
  lsu_inst_issued[1] (net)                                1.88      0.00       1.22 r
  lsu0/inst_i[1] (lsu)                                              0.00       1.22 r
  lsu0/inst_i[1] (net)                                    1.88      0.00       1.22 r
  lsu0/U23/ZN (NAND3_X1)                                            0.07       1.29 f
  lsu0/n2 (net)                                 1         1.79      0.00       1.29 f
  lsu0/U24/ZN (NOR3_X1)                                             0.41       1.70 r
  lsu0/N32 (net)                                5         8.20      0.00       1.70 r
  lsu0/U35/ZN (NAND2_X1)                                            0.32       2.02 f
  lsu0/dmem_csb_read_o (net)                    3        28.74      0.00       2.02 f
  lsu0/dmem_csb_read_o (lsu)                                        0.00       2.02 f
  dmem_csb_read_o (net)                                  28.74      0.00       2.02 f
  dmem_csb_read_o (out)                                             0.19       2.21 f
  data arrival time                                                            2.21
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[0] (internal pin)
  Endpoint: dmem_csb_write_o
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[0] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[0] (net)     3       6.07      0.00       0.00 r
  reservation_station/U10/ZN (INV_X1)                               0.02       0.02 f
  reservation_station/n330 (net)                2         3.68      0.00       0.02 f
  reservation_station/U23/ZN (NOR2_X1)                              0.56       0.58 r
  reservation_station/n172 (net)               12        24.53      0.00       0.58 r
  reservation_station/U18/Z (CLKBUF_X1)                             0.43       1.01 r
  reservation_station/n178 (net)               12        25.41      0.00       1.01 r
  reservation_station/U53/ZN (AOI22_X1)                             0.10       1.11 f
  reservation_station/n19 (net)                 1         1.75      0.00       1.11 f
  reservation_station/U54/ZN (NAND2_X1)                             0.12       1.22 r
  reservation_station/lsu_inst_o[1] (net)       1         1.88      0.00       1.22 r
  reservation_station/lsu_inst_o[1] (rs)                            0.00       1.22 r
  lsu_inst_issued[1] (net)                                1.88      0.00       1.22 r
  lsu0/inst_i[1] (lsu)                                              0.00       1.22 r
  lsu0/inst_i[1] (net)                                    1.88      0.00       1.22 r
  lsu0/U23/ZN (NAND3_X1)                                            0.07       1.29 f
  lsu0/n2 (net)                                 1         1.79      0.00       1.29 f
  lsu0/U24/ZN (NOR3_X1)                                             0.41       1.70 r
  lsu0/N32 (net)                                5         8.20      0.00       1.70 r
  lsu0/U49/ZN (NAND2_X1)                                            0.29       1.99 f
  lsu0/dmem_csb_write_o (net)                   2        26.82      0.00       1.99 f
  lsu0/dmem_csb_write_o (lsu)                                       0.00       1.99 f
  dmem_csb_write_o (net)                                 26.82      0.00       1.99 f
  dmem_csb_write_o (out)                                            0.18       2.17 f
  data arrival time                                                            2.17
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[0] (internal pin)
  Endpoint: dmem_waddr_o[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[0] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[0] (net)     3       6.07      0.00       0.00 r
  reservation_station/U10/ZN (INV_X1)                               0.02       0.02 f
  reservation_station/n330 (net)                2         3.68      0.00       0.02 f
  reservation_station/U23/ZN (NOR2_X1)                              0.56       0.58 r
  reservation_station/n172 (net)               12        24.53      0.00       0.58 r
  reservation_station/U18/Z (CLKBUF_X1)                             0.43       1.01 r
  reservation_station/n178 (net)               12        25.41      0.00       1.01 r
  reservation_station/U117/ZN (AOI22_X1)                            0.10       1.11 f
  reservation_station/n61 (net)                 1         1.75      0.00       1.11 f
  reservation_station/U118/ZN (NAND2_X1)                            0.12       1.23 r
  reservation_station/lsu_inst_o[26] (net)      3         2.66      0.00       1.23 r
  reservation_station/lsu_inst_o[26] (rs)                           0.00       1.23 r
  lsu_inst_issued[26] (net)                               2.66      0.00       1.23 r
  lsu0/inst_i[26] (lsu)                                             0.00       1.23 r
  lsu0/inst_i[26] (net)                                   2.66      0.00       1.23 r
  lsu0/U146/Z (CLKBUF_X1)                                           0.30       1.53 r
  lsu0/dmem_waddr_o[4] (net)                    1        25.00      0.00       1.53 r
  lsu0/dmem_waddr_o[4] (lsu)                                        0.00       1.53 r
  dmem_waddr_o[4] (net)                                  25.00      0.00       1.53 r
  dmem_waddr_o[4] (out)                                             0.16       1.69 r
  data arrival time                                                            1.69
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[0] (internal pin)
  Endpoint: dmem_raddr_o[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[0] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[0] (net)     3       6.07      0.00       0.00 r
  reservation_station/U10/ZN (INV_X1)                               0.02       0.02 f
  reservation_station/n330 (net)                2         3.68      0.00       0.02 f
  reservation_station/U23/ZN (NOR2_X1)                              0.56       0.58 r
  reservation_station/n172 (net)               12        24.53      0.00       0.58 r
  reservation_station/U18/Z (CLKBUF_X1)                             0.43       1.01 r
  reservation_station/n178 (net)               12        25.41      0.00       1.01 r
  reservation_station/U117/ZN (AOI22_X1)                            0.10       1.11 f
  reservation_station/n61 (net)                 1         1.75      0.00       1.11 f
  reservation_station/U118/ZN (NAND2_X1)                            0.12       1.23 r
  reservation_station/lsu_inst_o[26] (net)      3         2.66      0.00       1.23 r
  reservation_station/lsu_inst_o[26] (rs)                           0.00       1.23 r
  lsu_inst_issued[26] (net)                               2.66      0.00       1.23 r
  lsu0/inst_i[26] (lsu)                                             0.00       1.23 r
  lsu0/inst_i[26] (net)                                   2.66      0.00       1.23 r
  lsu0/U145/Z (CLKBUF_X1)                                           0.30       1.53 r
  lsu0/dmem_raddr_o[4] (net)                    1        25.00      0.00       1.53 r
  lsu0/dmem_raddr_o[4] (lsu)                                        0.00       1.53 r
  dmem_raddr_o[4] (net)                                  25.00      0.00       1.53 r
  dmem_raddr_o[4] (out)                                             0.16       1.69 r
  data arrival time                                                            1.69
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[1] (internal pin)
  Endpoint: dmem_waddr_o[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[1] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[1] (net)     3       6.02      0.00       0.00 r
  reservation_station/U488/ZN (INV_X1)                              0.02       0.02 f
  reservation_station/n331 (net)                2         3.56      0.00       0.02 f
  reservation_station/U492/ZN (NOR2_X1)                             0.53       0.56 r
  reservation_station/n491 (net)               12        23.47      0.00       0.56 r
  reservation_station/U24/Z (CLKBUF_X1)                             0.42       0.98 r
  reservation_station/n104 (net)               12        24.26      0.00       0.98 r
  reservation_station/U114/ZN (AOI22_X1)                            0.13       1.10 f
  reservation_station/n59 (net)                 1         1.75      0.00       1.10 f
  reservation_station/U115/ZN (NAND2_X1)                            0.13       1.23 r
  reservation_station/lsu_inst_o[25] (net)      3         2.66      0.00       1.23 r
  reservation_station/lsu_inst_o[25] (rs)                           0.00       1.23 r
  lsu_inst_issued[25] (net)                               2.66      0.00       1.23 r
  lsu0/inst_i[25] (lsu)                                             0.00       1.23 r
  lsu0/inst_i[25] (net)                                   2.66      0.00       1.23 r
  lsu0/U144/Z (CLKBUF_X1)                                           0.30       1.53 r
  lsu0/dmem_waddr_o[3] (net)                    1        25.00      0.00       1.53 r
  lsu0/dmem_waddr_o[3] (lsu)                                        0.00       1.53 r
  dmem_waddr_o[3] (net)                                  25.00      0.00       1.53 r
  dmem_waddr_o[3] (out)                                             0.16       1.69 r
  data arrival time                                                            1.69
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[1] (internal pin)
  Endpoint: dmem_raddr_o[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[1] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[1] (net)     3       6.02      0.00       0.00 r
  reservation_station/U488/ZN (INV_X1)                              0.02       0.02 f
  reservation_station/n331 (net)                2         3.56      0.00       0.02 f
  reservation_station/U492/ZN (NOR2_X1)                             0.53       0.56 r
  reservation_station/n491 (net)               12        23.47      0.00       0.56 r
  reservation_station/U24/Z (CLKBUF_X1)                             0.42       0.98 r
  reservation_station/n104 (net)               12        24.26      0.00       0.98 r
  reservation_station/U114/ZN (AOI22_X1)                            0.13       1.10 f
  reservation_station/n59 (net)                 1         1.75      0.00       1.10 f
  reservation_station/U115/ZN (NAND2_X1)                            0.13       1.23 r
  reservation_station/lsu_inst_o[25] (net)      3         2.66      0.00       1.23 r
  reservation_station/lsu_inst_o[25] (rs)                           0.00       1.23 r
  lsu_inst_issued[25] (net)                               2.66      0.00       1.23 r
  lsu0/inst_i[25] (lsu)                                             0.00       1.23 r
  lsu0/inst_i[25] (net)                                   2.66      0.00       1.23 r
  lsu0/U143/Z (CLKBUF_X1)                                           0.30       1.53 r
  lsu0/dmem_raddr_o[3] (net)                    1        25.00      0.00       1.53 r
  lsu0/dmem_raddr_o[3] (lsu)                                        0.00       1.53 r
  dmem_raddr_o[3] (net)                                  25.00      0.00       1.53 r
  dmem_raddr_o[3] (out)                                             0.16       1.69 r
  data arrival time                                                            1.69
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[0] (internal pin)
  Endpoint: dmem_raddr_o[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[0] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[0] (net)     3       6.07      0.00       0.00 r
  reservation_station/U10/ZN (INV_X1)                               0.02       0.02 f
  reservation_station/n330 (net)                2         3.68      0.00       0.02 f
  reservation_station/U23/ZN (NOR2_X1)                              0.56       0.58 r
  reservation_station/n172 (net)               12        24.53      0.00       0.58 r
  reservation_station/U18/Z (CLKBUF_X1)                             0.43       1.01 r
  reservation_station/n178 (net)               12        25.41      0.00       1.01 r
  reservation_station/U108/ZN (AOI22_X1)                            0.10       1.11 f
  reservation_station/n55 (net)                 1         1.75      0.00       1.11 f
  reservation_station/U109/ZN (NAND2_X1)                            0.11       1.22 r
  reservation_station/lsu_inst_o[23] (net)      2         1.46      0.00       1.22 r
  reservation_station/lsu_inst_o[23] (rs)                           0.00       1.22 r
  lsu_inst_issued[23] (net)                               1.46      0.00       1.22 r
  lsu0/inst_i[23] (lsu)                                             0.00       1.22 r
  lsu0/inst_i[23] (net)                                   1.46      0.00       1.22 r
  lsu0/U141/Z (CLKBUF_X1)                                           0.30       1.52 r
  lsu0/dmem_raddr_o[1] (net)                    1        25.00      0.00       1.52 r
  lsu0/dmem_raddr_o[1] (lsu)                                        0.00       1.52 r
  dmem_raddr_o[1] (net)                                  25.00      0.00       1.52 r
  dmem_raddr_o[1] (out)                                             0.16       1.67 r
  data arrival time                                                            1.67
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[0] (internal pin)
  Endpoint: dmem_waddr_o[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[0] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[0] (net)     3       6.07      0.00       0.00 r
  reservation_station/U10/ZN (INV_X1)                               0.02       0.02 f
  reservation_station/n330 (net)                2         3.68      0.00       0.02 f
  reservation_station/U23/ZN (NOR2_X1)                              0.56       0.58 r
  reservation_station/n172 (net)               12        24.53      0.00       0.58 r
  reservation_station/U18/Z (CLKBUF_X1)                             0.43       1.01 r
  reservation_station/n178 (net)               12        25.41      0.00       1.01 r
  reservation_station/U120/ZN (AOI22_X1)                            0.10       1.11 f
  reservation_station/n63 (net)                 1         1.75      0.00       1.11 f
  reservation_station/U121/ZN (NAND2_X1)                            0.10       1.21 r
  reservation_station/lsu_inst_o[27] (net)      3         2.66      0.00       1.21 r
  reservation_station/lsu_inst_o[27] (rs)                           0.00       1.21 r
  lsu_inst_issued[27] (net)                               2.66      0.00       1.21 r
  lsu0/inst_i[27] (lsu)                                             0.00       1.21 r
  lsu0/inst_i[27] (net)                                   2.66      0.00       1.21 r
  lsu0/U148/Z (CLKBUF_X1)                                           0.30       1.51 r
  lsu0/dmem_waddr_o[5] (net)                    1        25.00      0.00       1.51 r
  lsu0/dmem_waddr_o[5] (lsu)                                        0.00       1.51 r
  dmem_waddr_o[5] (net)                                  25.00      0.00       1.51 r
  dmem_waddr_o[5] (out)                                             0.16       1.66 r
  data arrival time                                                            1.66
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[0] (internal pin)
  Endpoint: dmem_raddr_o[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[0] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[0] (net)     3       6.07      0.00       0.00 r
  reservation_station/U10/ZN (INV_X1)                               0.02       0.02 f
  reservation_station/n330 (net)                2         3.68      0.00       0.02 f
  reservation_station/U23/ZN (NOR2_X1)                              0.56       0.58 r
  reservation_station/n172 (net)               12        24.53      0.00       0.58 r
  reservation_station/U18/Z (CLKBUF_X1)                             0.43       1.01 r
  reservation_station/n178 (net)               12        25.41      0.00       1.01 r
  reservation_station/U120/ZN (AOI22_X1)                            0.10       1.11 f
  reservation_station/n63 (net)                 1         1.75      0.00       1.11 f
  reservation_station/U121/ZN (NAND2_X1)                            0.10       1.21 r
  reservation_station/lsu_inst_o[27] (net)      3         2.66      0.00       1.21 r
  reservation_station/lsu_inst_o[27] (rs)                           0.00       1.21 r
  lsu_inst_issued[27] (net)                               2.66      0.00       1.21 r
  lsu0/inst_i[27] (lsu)                                             0.00       1.21 r
  lsu0/inst_i[27] (net)                                   2.66      0.00       1.21 r
  lsu0/U147/Z (CLKBUF_X1)                                           0.30       1.51 r
  lsu0/dmem_raddr_o[5] (net)                    1        25.00      0.00       1.51 r
  lsu0/dmem_raddr_o[5] (lsu)                                        0.00       1.51 r
  dmem_raddr_o[5] (net)                                  25.00      0.00       1.51 r
  dmem_raddr_o[5] (out)                                             0.16       1.66 r
  data arrival time                                                            1.66
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[0] (internal pin)
  Endpoint: dmem_waddr_o[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[0] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[0] (net)     3       6.07      0.00       0.00 r
  reservation_station/U10/ZN (INV_X1)                               0.02       0.02 f
  reservation_station/n330 (net)                2         3.68      0.00       0.02 f
  reservation_station/U23/ZN (NOR2_X1)                              0.56       0.58 r
  reservation_station/n172 (net)               12        24.53      0.00       0.58 r
  reservation_station/U18/Z (CLKBUF_X1)                             0.43       1.01 r
  reservation_station/n178 (net)               12        25.41      0.00       1.01 r
  reservation_station/U36/ZN (AOI22_X1)                             0.10       1.11 f
  reservation_station/n11 (net)                 1         1.75      0.00       1.11 f
  reservation_station/U37/ZN (NAND2_X1)                             0.08       1.19 r
  reservation_station/lsu_inst_o[10] (net)      1         1.07      0.00       1.19 r
  reservation_station/lsu_inst_o[10] (rs)                           0.00       1.19 r
  lsu_inst_issued[10] (net)                               1.07      0.00       1.19 r
  lsu0/inst_i[10] (lsu)                                             0.00       1.19 r
  lsu0/inst_i[10] (net)                                   1.07      0.00       1.19 r
  lsu0/U21/Z (CLKBUF_X1)                                            0.29       1.48 r
  lsu0/dmem_waddr_o[1] (net)                    1        25.00      0.00       1.48 r
  lsu0/dmem_waddr_o[1] (lsu)                                        0.00       1.48 r
  dmem_waddr_o[1] (net)                                  25.00      0.00       1.48 r
  dmem_waddr_o[1] (out)                                             0.16       1.64 r
  data arrival time                                                            1.64
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[1] (internal pin)
  Endpoint: dmem_raddr_o[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[1] (priority_issue)       0.00       0.00 f
  reservation_station/lsu_idx_issued[1] (net)     3       5.49      0.00       0.00 f
  reservation_station/U493/ZN (NOR2_X1)                             0.55       0.55 r
  reservation_station/n490 (net)               12        24.53      0.00       0.55 r
  reservation_station/U19/Z (CLKBUF_X1)                             0.43       0.98 r
  reservation_station/n176 (net)               12        25.41      0.00       0.98 r
  reservation_station/U110/ZN (AOI22_X1)                            0.10       1.07 f
  reservation_station/n58 (net)                 1         1.76      0.00       1.07 f
  reservation_station/U112/ZN (NAND2_X1)                            0.10       1.17 r
  reservation_station/lsu_inst_o[24] (net)      2         1.46      0.00       1.17 r
  reservation_station/lsu_inst_o[24] (rs)                           0.00       1.17 r
  lsu_inst_issued[24] (net)                               1.46      0.00       1.17 r
  lsu0/inst_i[24] (lsu)                                             0.00       1.17 r
  lsu0/inst_i[24] (net)                                   1.46      0.00       1.17 r
  lsu0/U142/Z (CLKBUF_X1)                                           0.30       1.47 r
  lsu0/dmem_raddr_o[2] (net)                    1        25.00      0.00       1.47 r
  lsu0/dmem_raddr_o[2] (lsu)                                        0.00       1.47 r
  dmem_raddr_o[2] (net)                                  25.00      0.00       1.47 r
  dmem_raddr_o[2] (out)                                             0.16       1.63 r
  data arrival time                                                            1.63
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[1] (internal pin)
  Endpoint: dmem_raddr_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[1] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[1] (net)     3       6.02      0.00       0.00 r
  reservation_station/U488/ZN (INV_X1)                              0.02       0.02 f
  reservation_station/n331 (net)                2         3.56      0.00       0.02 f
  reservation_station/U492/ZN (NOR2_X1)                             0.53       0.56 r
  reservation_station/n491 (net)               12        23.47      0.00       0.56 r
  reservation_station/U105/ZN (AOI22_X1)                            0.15       0.71 f
  reservation_station/n53 (net)                 1         1.75      0.00       0.71 f
  reservation_station/U106/ZN (NAND2_X1)                            0.11       0.82 r
  reservation_station/lsu_inst_o[22] (net)      2         1.46      0.00       0.82 r
  reservation_station/lsu_inst_o[22] (rs)                           0.00       0.82 r
  lsu_inst_issued[22] (net)                               1.46      0.00       0.82 r
  lsu0/inst_i[22] (lsu)                                             0.00       0.82 r
  lsu0/inst_i[22] (net)                                   1.46      0.00       0.82 r
  lsu0/U18/Z (CLKBUF_X1)                                            0.30       1.12 r
  lsu0/dmem_raddr_o[0] (net)                    1        25.00      0.00       1.12 r
  lsu0/dmem_raddr_o[0] (lsu)                                        0.00       1.12 r
  dmem_raddr_o[0] (net)                                  25.00      0.00       1.12 r
  dmem_raddr_o[0] (out)                                             0.16       1.28 r
  data arrival time                                                            1.28
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[1] (internal pin)
  Endpoint: dmem_waddr_o[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[1] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[1] (net)     3       6.02      0.00       0.00 r
  reservation_station/U488/ZN (INV_X1)                              0.02       0.02 f
  reservation_station/n331 (net)                2         3.56      0.00       0.02 f
  reservation_station/U492/ZN (NOR2_X1)                             0.53       0.56 r
  reservation_station/n491 (net)               12        23.47      0.00       0.56 r
  reservation_station/U41/ZN (AOI22_X1)                             0.15       0.71 f
  reservation_station/n13 (net)                 1         1.75      0.00       0.71 f
  reservation_station/U42/ZN (NAND2_X1)                             0.11       0.82 r
  reservation_station/lsu_inst_o[11] (net)      1         1.07      0.00       0.82 r
  reservation_station/lsu_inst_o[11] (rs)                           0.00       0.82 r
  lsu_inst_issued[11] (net)                               1.07      0.00       0.82 r
  lsu0/inst_i[11] (lsu)                                             0.00       0.82 r
  lsu0/inst_i[11] (net)                                   1.07      0.00       0.82 r
  lsu0/U19/Z (CLKBUF_X1)                                            0.30       1.11 r
  lsu0/dmem_waddr_o[2] (net)                    1        25.00      0.00       1.11 r
  lsu0/dmem_waddr_o[2] (lsu)                                        0.00       1.11 r
  dmem_waddr_o[2] (net)                                  25.00      0.00       1.11 r
  dmem_waddr_o[2] (out)                                             0.16       1.27 r
  data arrival time                                                            1.27
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: reservation_station/pi_lsu/idx_issued_o[1] (internal pin)
  Endpoint: dmem_waddr_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                       Fanout       Cap      Incr       Path
  ------------------------------------------------------------------------------------
  reservation_station/pi_lsu/idx_issued_o[1] (priority_issue)       0.00       0.00 r
  reservation_station/lsu_idx_issued[1] (net)     3       6.02      0.00       0.00 r
  reservation_station/U488/ZN (INV_X1)                              0.02       0.02 f
  reservation_station/n331 (net)                2         3.56      0.00       0.02 f
  reservation_station/U492/ZN (NOR2_X1)                             0.53       0.56 r
  reservation_station/n491 (net)               12        23.47      0.00       0.56 r
  reservation_station/U44/ZN (AOI22_X1)                             0.15       0.71 f
  reservation_station/n15 (net)                 1         1.75      0.00       0.71 f
  reservation_station/U45/ZN (NAND2_X1)                             0.11       0.82 r
  reservation_station/lsu_inst_o[9] (net)       1         1.07      0.00       0.82 r
  reservation_station/lsu_inst_o[9] (rs)                            0.00       0.82 r
  lsu_inst_issued[9] (net)                                1.07      0.00       0.82 r
  lsu0/inst_i[9] (lsu)                                              0.00       0.82 r
  lsu0/inst_i[9] (net)                                    1.07      0.00       0.82 r
  lsu0/U20/Z (CLKBUF_X1)                                            0.30       1.11 r
  lsu0/dmem_waddr_o[0] (net)                    1        25.00      0.00       1.11 r
  lsu0/dmem_waddr_o[0] (lsu)                                        0.00       1.11 r
  dmem_waddr_o[0] (net)                                  25.00      0.00       1.11 r
  dmem_waddr_o[0] (out)                                             0.16       1.27 r
  data arrival time                                                            1.27
  ------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fetch/pc_reg[2]
              (rising edge-triggered flip-flop)
  Endpoint: imem_addr_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  fetch/pc_reg[2]/CK (DFF_X1)                        0.00       0.00 r
  fetch/pc_reg[2]/Q (DFF_X1)                         0.64       0.64 r
  fetch/imem_addr_o[0] (net)     5        33.21      0.00       0.64 r
  fetch/imem_addr_o[0] (fetch)                       0.00       0.64 r
  imem_addr_o[0] (net)                    33.21      0.00       0.64 r
  imem_addr_o[0] (out)                               0.21       0.86 r
  data arrival time                                             0.86
  ---------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fetch/pc_reg[4]
              (rising edge-triggered flip-flop)
  Endpoint: imem_addr_o[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  fetch/pc_reg[4]/CK (DFF_X1)                        0.00       0.00 r
  fetch/pc_reg[4]/Q (DFF_X1)                         0.62       0.62 r
  fetch/imem_addr_o[2] (net)     4        31.16      0.00       0.62 r
  fetch/imem_addr_o[2] (fetch)                       0.00       0.62 r
  imem_addr_o[2] (net)                    31.16      0.00       0.62 r
  imem_addr_o[2] (out)                               0.21       0.83 r
  data arrival time                                             0.83
  ---------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fetch/pc_reg[8]
              (rising edge-triggered flip-flop)
  Endpoint: imem_addr_o[6]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  fetch/pc_reg[8]/CK (DFF_X1)                        0.00       0.00 r
  fetch/pc_reg[8]/Q (DFF_X1)                         0.62       0.62 r
  fetch/imem_addr_o[6] (net)     4        30.45      0.00       0.62 r
  fetch/imem_addr_o[6] (fetch)                       0.00       0.62 r
  imem_addr_o[6] (net)                    30.45      0.00       0.62 r
  imem_addr_o[6] (out)                               0.21       0.82 r
  data arrival time                                             0.82
  ---------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fetch/pc_reg[6]
              (rising edge-triggered flip-flop)
  Endpoint: imem_addr_o[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  fetch/pc_reg[6]/CK (DFF_X1)                        0.00       0.00 r
  fetch/pc_reg[6]/Q (DFF_X1)                         0.62       0.62 r
  fetch/imem_addr_o[4] (net)     4        30.45      0.00       0.62 r
  fetch/imem_addr_o[4] (fetch)                       0.00       0.62 r
  imem_addr_o[4] (net)                    30.45      0.00       0.62 r
  imem_addr_o[4] (out)                               0.21       0.82 r
  data arrival time                                             0.82
  ---------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fetch/pc_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: imem_addr_o[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  fetch/pc_reg[3]/CK (DFF_X1)                        0.00       0.00 r
  fetch/pc_reg[3]/Q (DFF_X1)                         0.61       0.61 r
  fetch/imem_addr_o[1] (net)     3        28.96      0.00       0.61 r
  fetch/imem_addr_o[1] (fetch)                       0.00       0.61 r
  imem_addr_o[1] (net)                    28.96      0.00       0.61 r
  imem_addr_o[1] (out)                               0.19       0.80 r
  data arrival time                                             0.80
  ---------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fetch/pc_reg[9]
              (rising edge-triggered flip-flop)
  Endpoint: imem_addr_o[7]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  fetch/pc_reg[9]/CK (DFF_X1)                        0.00       0.00 r
  fetch/pc_reg[9]/Q (DFF_X1)                         0.57       0.57 r
  fetch/imem_addr_o[7] (net)     1        25.00      0.00       0.57 r
  fetch/imem_addr_o[7] (fetch)                       0.00       0.57 r
  imem_addr_o[7] (net)                    25.00      0.00       0.57 r
  imem_addr_o[7] (out)                               0.16       0.73 r
  data arrival time                                             0.73
  ---------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fetch/pc_reg[7]
              (rising edge-triggered flip-flop)
  Endpoint: imem_addr_o[5]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  fetch/pc_reg[7]/CK (DFF_X1)                        0.00       0.00 r
  fetch/pc_reg[7]/Q (DFF_X1)                         0.57       0.57 r
  fetch/imem_addr_o[5] (net)     1        25.00      0.00       0.57 r
  fetch/imem_addr_o[5] (fetch)                       0.00       0.57 r
  imem_addr_o[5] (net)                    25.00      0.00       0.57 r
  imem_addr_o[5] (out)                               0.16       0.73 r
  data arrival time                                             0.73
  ---------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fetch/pc_reg[5]
              (rising edge-triggered flip-flop)
  Endpoint: imem_addr_o[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  fetch/pc_reg[5]/CK (DFF_X1)                        0.00       0.00 r
  fetch/pc_reg[5]/Q (DFF_X1)                         0.57       0.57 r
  fetch/imem_addr_o[3] (net)     1        25.00      0.00       0.57 r
  fetch/imem_addr_o[3] (fetch)                       0.00       0.57 r
  imem_addr_o[3] (net)                    25.00      0.00       0.57 r
  imem_addr_o[3] (out)                               0.16       0.73 r
  data arrival time                                             0.73
  ---------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: lsu0/wmask_reg[3]
              (positive level-sensitive latch)
  Endpoint: dmem_wmask_o[3]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  lsu0/wmask_reg[3]/G (DLH_X1)                       0.00       0.00 r
  lsu0/wmask_reg[3]/Q (DLH_X1)                       0.42       0.42 r
  lsu0/dmem_wmask_o[3] (net)     1        25.00      0.00       0.42 r
  lsu0/dmem_wmask_o[3] (lsu)                         0.00       0.42 r
  dmem_wmask_o[3] (net)                   25.00      0.00       0.42 r
  dmem_wmask_o[3] (out)                              0.16       0.57 r
  data arrival time                                             0.57
  ---------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: lsu0/wmask_reg[2]
              (positive level-sensitive latch)
  Endpoint: dmem_wmask_o[2]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  lsu0/wmask_reg[2]/G (DLH_X1)                       0.00       0.00 r
  lsu0/wmask_reg[2]/Q (DLH_X1)                       0.42       0.42 r
  lsu0/dmem_wmask_o[2] (net)     1        25.00      0.00       0.42 r
  lsu0/dmem_wmask_o[2] (lsu)                         0.00       0.42 r
  dmem_wmask_o[2] (net)                   25.00      0.00       0.42 r
  dmem_wmask_o[2] (out)                              0.16       0.57 r
  data arrival time                                             0.57
  ---------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: lsu0/wmask_reg[1]
              (positive level-sensitive latch)
  Endpoint: dmem_wmask_o[1]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  lsu0/wmask_reg[1]/G (DLH_X1)                       0.00       0.00 r
  lsu0/wmask_reg[1]/Q (DLH_X1)                       0.42       0.42 r
  lsu0/dmem_wmask_o[1] (net)     1        25.00      0.00       0.42 r
  lsu0/dmem_wmask_o[1] (lsu)                         0.00       0.42 r
  dmem_wmask_o[1] (net)                   25.00      0.00       0.42 r
  dmem_wmask_o[1] (out)                              0.16       0.57 r
  data arrival time                                             0.57
  ---------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: lsu0/wmask_reg[0]
              (positive level-sensitive latch)
  Endpoint: dmem_wmask_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  lsu0/wmask_reg[0]/G (DLH_X1)                       0.00       0.00 r
  lsu0/wmask_reg[0]/Q (DLH_X1)                       0.42       0.42 r
  lsu0/dmem_wmask_o[0] (net)     1        25.00      0.00       0.42 r
  lsu0/dmem_wmask_o[0] (lsu)                         0.00       0.42 r
  dmem_wmask_o[0] (net)                   25.00      0.00       0.42 r
  dmem_wmask_o[0] (out)                              0.16       0.57 r
  data arrival time                                             0.57
  ---------------------------------------------------------------------
  (Path is unconstrained)


1
