
Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys HDL Compiler, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys VHDL Compiler, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475

@N|Running in 64-bit mode
@N|stack limit increased to max
@N:Can't find top module!
Top entity isn't set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file '/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 916MB peak: 916MB)


Process completed successfully.
# Fri Jan  2 22:26:10 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys Verilog Compiler, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475

@N|Running in 64-bit mode
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_add.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_add.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v":"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3275:17:3275:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3282:17:3282:28|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3339:17:3339:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3346:17:3346:28|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3401:17:3401:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3408:17:3408:28|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5142:25:5142:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5146:25:5146:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5177:29:5177:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5181:29:5181:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":730:25:730:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":734:25:734:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":767:29:767:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":771:29:771:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v":193:11:193:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v":202:11:202:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1880:29:1880:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1885:29:1885:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1916:33:1916:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1920:33:1920:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1953:29:1953:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1958:29:1958:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1988:33:1988:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1992:33:1992:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2502:29:2502:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2507:29:2507:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2538:33:2538:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2542:33:2542:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2575:29:2575:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2580:29:2580:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2611:33:2611:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2615:33:2615:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3097:29:3097:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3102:29:3102:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3133:33:3133:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3137:33:3137:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3170:29:3170:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3175:29:3175:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3206:33:3206:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3210:33:3210:44|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v":1402:25:1402:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v":1408:25:1408:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v":99:11:99:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v":"/home/dev/lscc/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/build/vexriscv_imac+dcache.v" (library work)
@I::"/build/top.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 971MB peak: 971MB)


Process completed successfully.
# Fri Jan  2 22:26:11 2026

###########################################################]
###########################################################[
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/dev/lscc/radiant/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_addsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_add.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_add.v":"/home/dev/lscc/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_counter.v":"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_dpram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_spram.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3275:17:3275:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3282:17:3282:28|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3339:17:3339:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3346:17:3346:28|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3401:17:3401:29|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v":3408:17:3408:28|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_fifo_dc.v":"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5142:25:5142:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5146:25:5146:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5177:29:5177:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v":5181:29:5181:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":"/home/dev/lscc/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":"/home/dev/lscc/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":730:25:730:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":734:25:734:36|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":767:29:767:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v":771:29:771:40|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v":193:11:193:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_be.v":202:11:202:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dp_true.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1880:29:1880:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1885:29:1885:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1916:33:1916:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1920:33:1920:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1953:29:1953:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1958:29:1958:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1988:33:1988:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":1992:33:1992:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2502:29:2502:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2507:29:2507:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2538:33:2538:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2542:33:2542:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2575:29:2575:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2580:29:2580:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2611:33:2611:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":2615:33:2615:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3097:29:3097:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3102:29:3102:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3133:33:3133:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3137:33:3137:44|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3170:29:3170:41|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3175:29:3175:40|Read directive translate_on.
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3206:33:3206:45|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dp_true/rtl/lscc_ram_dp_true.v":3210:33:3210:44|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq.v":"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v":1402:25:1402:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v":1408:25:1408:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/pmi_ram_dq_be.v":99:11:99:22|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_rom.v":"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v" (library work)
@N: CG334 :"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"/home/dev/lscc/radiant/ip/pmi/../common/rom/rtl/lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_lifcl.v":"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v" (library work)
@I:"/home/dev/lscc/radiant/ip/pmi/pmi_sub.v":"/home/dev/lscc/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v" (library work)
@I::"/build/vexriscv_imac+dcache.v" (library work)
@I::"/build/top.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
File /build/vexriscv_imac+dcache.v changed - recompiling
File /build/top.v changed - recompiling
File _top.soc.spi0.tx_fifo _storage_102_initial_block changed - recompiling
File _top.soc.vocoder.synth.ram _mem_102_initial_block changed - recompiling
File _top.soc.vocoder.synth _phase_delta_rom_102_initial_block changed - recompiling
File _top.soc.vocoder.synth _phase_offset_mem_102_initial_block changed - recompiling
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":5872:7:5872:9|Synthesizing module OBZ in library work.
Running optimization stage 1 on OBZ .......
Finished optimization stage 1 on OBZ (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":237:7:237:33|Synthesizing module \top.pin_amp_0__clk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__clk.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":219:7:219:29|Synthesizing module \top.pin_amp_0__clk.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__clk.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":206:7:206:25|Synthesizing module \top.pin_amp_0__clk  in library work.
Running optimization stage 1 on \top.pin_amp_0__clk  .......
Finished optimization stage 1 on \top.pin_amp_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":282:7:282:34|Synthesizing module \top.pin_amp_0__data.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__data.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":264:7:264:30|Synthesizing module \top.pin_amp_0__data.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__data.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":251:7:251:26|Synthesizing module \top.pin_amp_0__data  in library work.
Running optimization stage 1 on \top.pin_amp_0__data  .......
Finished optimization stage 1 on \top.pin_amp_0__data  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":328:7:328:32|Synthesizing module \top.pin_amp_0__en.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__en.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__en.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":308:7:308:28|Synthesizing module \top.pin_amp_0__en.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__en.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__en.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":296:7:296:24|Synthesizing module \top.pin_amp_0__en  in library work.
Running optimization stage 1 on \top.pin_amp_0__en  .......
Finished optimization stage 1 on \top.pin_amp_0__en  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":373:7:373:35|Synthesizing module \top.pin_amp_0__lrclk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__lrclk.buf.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":355:7:355:31|Synthesizing module \top.pin_amp_0__lrclk.buf  in library work.
Running optimization stage 1 on \top.pin_amp_0__lrclk.buf  .......
Finished optimization stage 1 on \top.pin_amp_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":342:7:342:27|Synthesizing module \top.pin_amp_0__lrclk  in library work.
Running optimization stage 1 on \top.pin_amp_0__lrclk  .......
Finished optimization stage 1 on \top.pin_amp_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":418:7:418:27|Synthesizing module \top.pin_bl_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_bl_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_bl_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":400:7:400:23|Synthesizing module \top.pin_bl_0.buf  in library work.
Running optimization stage 1 on \top.pin_bl_0.buf  .......
Finished optimization stage 1 on \top.pin_bl_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":387:7:387:19|Synthesizing module \top.pin_bl_0  in library work.
Running optimization stage 1 on \top.pin_bl_0  .......
Finished optimization stage 1 on \top.pin_bl_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":4021:7:4021:8|Synthesizing module IB in library work.
Running optimization stage 1 on IB .......
Finished optimization stage 1 on IB (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":458:7:458:32|Synthesizing module \top.pin_btn_pwr_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_btn_pwr_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_btn_pwr_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":445:7:445:28|Synthesizing module \top.pin_btn_pwr_0.buf  in library work.
Running optimization stage 1 on \top.pin_btn_pwr_0.buf  .......
Finished optimization stage 1 on \top.pin_btn_pwr_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":432:7:432:24|Synthesizing module \top.pin_btn_pwr_0  in library work.
Running optimization stage 1 on \top.pin_btn_pwr_0  .......
Finished optimization stage 1 on \top.pin_btn_pwr_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":495:7:495:30|Synthesizing module \top.pin_clk12_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_clk12_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_clk12_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":482:7:482:26|Synthesizing module \top.pin_clk12_0.buf  in library work.
Running optimization stage 1 on \top.pin_clk12_0.buf  .......
Finished optimization stage 1 on \top.pin_clk12_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":469:7:469:22|Synthesizing module \top.pin_clk12_0  in library work.
Running optimization stage 1 on \top.pin_clk12_0  .......
Finished optimization stage 1 on \top.pin_clk12_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":537:7:537:27|Synthesizing module \top.pin_dc_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_dc_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_dc_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":519:7:519:23|Synthesizing module \top.pin_dc_0.buf  in library work.
Running optimization stage 1 on \top.pin_dc_0.buf  .......
Finished optimization stage 1 on \top.pin_dc_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":506:7:506:19|Synthesizing module \top.pin_dc_0  in library work.
Running optimization stage 1 on \top.pin_dc_0  .......
Finished optimization stage 1 on \top.pin_dc_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":1001:7:1001:8|Synthesizing module BB in library work.
Running optimization stage 1 on BB .......
Finished optimization stage 1 on BB (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":594:7:594:33|Synthesizing module \top.pin_i2c_0__scl.buf.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__scl.buf.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__scl.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":571:7:571:29|Synthesizing module \top.pin_i2c_0__scl.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__scl.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__scl.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":551:7:551:25|Synthesizing module \top.pin_i2c_0__scl  in library work.
Running optimization stage 1 on \top.pin_i2c_0__scl  .......
Finished optimization stage 1 on \top.pin_i2c_0__scl  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":654:7:654:33|Synthesizing module \top.pin_i2c_0__sda.buf.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__sda.buf.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__sda.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":631:7:631:29|Synthesizing module \top.pin_i2c_0__sda.buf  in library work.
Running optimization stage 1 on \top.pin_i2c_0__sda.buf  .......
Finished optimization stage 1 on \top.pin_i2c_0__sda.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":611:7:611:25|Synthesizing module \top.pin_i2c_0__sda  in library work.
Running optimization stage 1 on \top.pin_i2c_0__sda  .......
Finished optimization stage 1 on \top.pin_i2c_0__sda  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":702:7:702:28|Synthesizing module \top.pin_led_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_led_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_led_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":684:7:684:24|Synthesizing module \top.pin_led_0.buf  in library work.
Running optimization stage 1 on \top.pin_led_0.buf  .......
Finished optimization stage 1 on \top.pin_led_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":671:7:671:20|Synthesizing module \top.pin_led_0  in library work.
Running optimization stage 1 on \top.pin_led_0  .......
Finished optimization stage 1 on \top.pin_led_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":747:7:747:33|Synthesizing module \top.pin_mic_0__clk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__clk.buf.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":729:7:729:29|Synthesizing module \top.pin_mic_0__clk.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__clk.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":716:7:716:25|Synthesizing module \top.pin_mic_0__clk  in library work.
Running optimization stage 1 on \top.pin_mic_0__clk  .......
Finished optimization stage 1 on \top.pin_mic_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":787:7:787:34|Synthesizing module \top.pin_mic_0__data.buf.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__data.buf.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":774:7:774:30|Synthesizing module \top.pin_mic_0__data.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__data.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":761:7:761:26|Synthesizing module \top.pin_mic_0__data  in library work.
Running optimization stage 1 on \top.pin_mic_0__data  .......
Finished optimization stage 1 on \top.pin_mic_0__data  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":829:7:829:35|Synthesizing module \top.pin_mic_0__lrclk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__lrclk.buf.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":811:7:811:31|Synthesizing module \top.pin_mic_0__lrclk.buf  in library work.
Running optimization stage 1 on \top.pin_mic_0__lrclk.buf  .......
Finished optimization stage 1 on \top.pin_mic_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":798:7:798:27|Synthesizing module \top.pin_mic_0__lrclk  in library work.
Running optimization stage 1 on \top.pin_mic_0__lrclk  .......
Finished optimization stage 1 on \top.pin_mic_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":874:7:874:31|Synthesizing module \top.pin_pwr_en_0.buf.buf  in library work.
Running optimization stage 1 on \top.pin_pwr_en_0.buf.buf  .......
Finished optimization stage 1 on \top.pin_pwr_en_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":856:7:856:27|Synthesizing module \top.pin_pwr_en_0.buf  in library work.
Running optimization stage 1 on \top.pin_pwr_en_0.buf  .......
Finished optimization stage 1 on \top.pin_pwr_en_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":843:7:843:23|Synthesizing module \top.pin_pwr_en_0  in library work.
Running optimization stage 1 on \top.pin_pwr_en_0  .......
Finished optimization stage 1 on \top.pin_pwr_en_0  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":919:7:919:33|Synthesizing module \top.pin_spi_0__clk.buf.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__clk.buf.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":901:7:901:29|Synthesizing module \top.pin_spi_0__clk.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__clk.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":888:7:888:25|Synthesizing module \top.pin_spi_0__clk  in library work.
Running optimization stage 1 on \top.pin_spi_0__clk  .......
Finished optimization stage 1 on \top.pin_spi_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":979:7:979:34|Synthesizing module \top.pin_spi_0__copi.buf.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__copi.buf.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__copi.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":956:7:956:30|Synthesizing module \top.pin_spi_0__copi.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__copi.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__copi.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":933:7:933:26|Synthesizing module \top.pin_spi_0__copi  in library work.
Running optimization stage 1 on \top.pin_spi_0__copi  .......
Finished optimization stage 1 on \top.pin_spi_0__copi  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1029:7:1029:32|Synthesizing module \top.pin_spi_0__cs.buf.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__cs.buf.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__cs.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1009:7:1009:28|Synthesizing module \top.pin_spi_0__cs.buf  in library work.
Running optimization stage 1 on \top.pin_spi_0__cs.buf  .......
Finished optimization stage 1 on \top.pin_spi_0__cs.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":996:7:996:24|Synthesizing module \top.pin_spi_0__cs  in library work.
Running optimization stage 1 on \top.pin_spi_0__cs  .......
Finished optimization stage 1 on \top.pin_spi_0__cs  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1069:7:1069:33|Synthesizing module \top.pin_uart_0__rx.buf.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__rx.buf.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__rx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1056:7:1056:29|Synthesizing module \top.pin_uart_0__rx.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__rx.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__rx.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1043:7:1043:25|Synthesizing module \top.pin_uart_0__rx  in library work.
Running optimization stage 1 on \top.pin_uart_0__rx  .......
Finished optimization stage 1 on \top.pin_uart_0__rx  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1111:7:1111:33|Synthesizing module \top.pin_uart_0__tx.buf.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__tx.buf.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__tx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1093:7:1093:29|Synthesizing module \top.pin_uart_0__tx.buf  in library work.
Running optimization stage 1 on \top.pin_uart_0__tx.buf  .......
Finished optimization stage 1 on \top.pin_uart_0__tx.buf  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/build/top.v":1080:7:1080:25|Synthesizing module \top.pin_uart_0__tx  in library work.
Running optimization stage 1 on \top.pin_uart_0__tx  .......
Finished optimization stage 1 on \top.pin_uart_0__tx  (CPU Time 0h:00m:00s, Memory Used current: 972MB peak: 972MB)
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":10022:7:10022:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 973MB peak: 973MB)
@N: CG364 :"/build/top.v":1125:7:1125:14|Synthesizing module \top.pll  in library work.
@W: CG781 :"/build/top.v":1168:4:1168:7|Input DIR on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input DIRSEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LOADREG on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input DYNROTATE on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMICLK on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMIRESET_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMIREQUEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMIWRRD_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMIOFFSET on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LMMIWDATA on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input PLLPOWERDOWN_N on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOP on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS2 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS3 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS4 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ENCLKOS5 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input LEGACY on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input STDBY on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ROTDEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input DIRDEL on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input ROTDELP1 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input GRAYTEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input BINTEST on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input DIRDELP1 on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input GRAYACT on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":1168:4:1168:7|Input BINACT on instance U$0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on \top.pll  .......
Finished optimization stage 1 on \top.pll  (CPU Time 0h:00m:00s, Memory Used current: 973MB peak: 973MB)
@N: CG364 :"/build/vexriscv_imac+dcache.v":6860:7:6860:22|Synthesizing module InstructionCache in library work.
@W: CG360 :"/build/vexriscv_imac+dcache.v":6888:23:6888:51|Removing wire io_cpu_decode_physicalAddress, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|Removing wire io_cpu_decode_data, as there is no assignment to it.
Running optimization stage 1 on InstructionCache .......
@W: CL318 :"/build/vexriscv_imac+dcache.v":6888:23:6888:51|*Output io_cpu_decode_physicalAddress has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/build/vexriscv_imac+dcache.v":6889:23:6889:40|*Output io_cpu_decode_data has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CL134 :"/build/vexriscv_imac+dcache.v":6966:2:6966:7|Found RAM ways_0_tags, depth=128, width=22
@N: CL134 :"/build/vexriscv_imac+dcache.v":6954:2:6954:7|Found RAM banks_0, depth=1024, width=32
Finished optimization stage 1 on InstructionCache (CPU Time 0h:00m:00s, Memory Used current: 976MB peak: 976MB)
@N: CG364 :"/build/vexriscv_imac+dcache.v":5876:7:5876:15|Synthesizing module DataCache in library work.
@W: CG360 :"/build/vexriscv_imac+dcache.v":5929:23:5929:42|Removing wire io_cpu_writesPending, as there is no assignment to it.
Running optimization stage 1 on DataCache .......
@W: CL318 :"/build/vexriscv_imac+dcache.v":5929:23:5929:42|*Output io_cpu_writesPending has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_way[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_address[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_data_valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_data_error. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register tagsWriteLastCmd_payload_data_address[19:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageA_request_totalyConsistent. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_request_totalyConsistent. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_mmuRsp_allowExecute. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_mmuRsp_bypassTranslation. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_tagsReadRsp_0_valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Pruning unused register stageB_tagsReadRsp_0_address[19:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|Found RAM ways_0_data_symbol3, depth=1024, width=8
@N: CL134 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|Found RAM ways_0_data_symbol2, depth=1024, width=8
@N: CL134 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|Found RAM ways_0_data_symbol1, depth=1024, width=8
@N: CL134 :"/build/vexriscv_imac+dcache.v":6162:2:6162:7|Found RAM ways_0_data_symbol0, depth=1024, width=8
@N: CL134 :"/build/vexriscv_imac+dcache.v":6144:2:6144:7|Found RAM ways_0_tags, depth=128, width=22
@N: CL189 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Register bit stageA_wayInvalidate[0] is always 0.
@N: CL189 :"/build/vexriscv_imac+dcache.v":6776:2:6776:7|Register bit loader_waysAllocator[0] is always 1.
@N: CL189 :"/build/vexriscv_imac+dcache.v":6776:2:6776:7|Register bit loader_killReg is always 0.
Finished optimization stage 1 on DataCache (CPU Time 0h:00m:00s, Memory Used current: 985MB peak: 985MB)
@N: CG364 :"/build/vexriscv_imac+dcache.v":7:7:7:14|Synthesizing module VexRiscv in library work.
@W: CG360 :"/build/vexriscv_imac+dcache.v":69:22:69:66|Removing wire IBusCachedPlugin_cache_io_cpu_fetch_isRemoved, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":71:22:71:65|Removing wire IBusCachedPlugin_cache_io_cpu_decode_isValid, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":72:22:72:65|Removing wire IBusCachedPlugin_cache_io_cpu_decode_isStuck, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":73:22:73:60|Removing wire IBusCachedPlugin_cache_io_cpu_decode_pc, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":87:22:87:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SW, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":88:22:88:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SR, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":89:22:89:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SO, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":90:22:90:58|Removing wire dataCache_1_io_cpu_writeBack_fence_SI, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":91:22:91:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PW, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":92:22:92:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PR, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":93:22:93:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PO, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":94:22:94:58|Removing wire dataCache_1_io_cpu_writeBack_fence_PI, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":95:22:95:58|Removing wire dataCache_1_io_cpu_writeBack_fence_FM, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":377:22:377:51|Removing wire _zz_RegFilePlugin_regFile_port, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":379:22:379:53|Removing wire _zz_RegFilePlugin_regFile_port_1, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":676:22:676:66|Removing wire IBusCachedPlugin_mmuBus_rsp_bypassTranslation, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":689:22:689:42|Removing wire dBus_rsp_payload_last, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":704:22:704:66|Removing wire DBusCachedPlugin_mmuBus_rsp_bypassTranslation, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":800:22:800:70|Removing wire IBusCachedPlugin_iBusRsp_output_payload_rsp_error, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":802:22:802:66|Removing wire IBusCachedPlugin_iBusRsp_output_payload_isRvc, as there is no assignment to it.
@W: CG360 :"/build/vexriscv_imac+dcache.v":812:22:812:75|Removing wire IBusCachedPlugin_decompressor_output_payload_rsp_error, as there is no assignment to it.
@W: CG133 :"/build/vexriscv_imac+dcache.v":1056:22:1056:41|Object CsrPlugin_mtvec_mode is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on VexRiscv .......
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register _zz_IBusCachedPlugin_injector_decodeInput_payload_pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register IBusCachedPlugin_injector_formal_rawInDecode[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_rData_uncached. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_rData_last. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_uncached. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_last. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register decode_to_execute_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register execute_to_memory_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused register memory_to_writeBack_FORMAL_PC_NEXT[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_fetchPc_correctionReg. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_0. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_injector_nextPcCalc_valids_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register IBusCachedPlugin_rspCounter[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register DBusCachedPlugin_rspCounter[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning unused register CsrPlugin_lastStageWasWfi. Make sure that there are no unused intermediate registers.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 1 to 0 of toplevel_dataCache_1_io_mem_cmd_rData_address[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 1 to 0 of toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Removing unused bit 32 of memory_DivPlugin_rs1_9[32:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 64 to 32 of memory_DivPlugin_accumulator_8[64:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 31 to 30 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 27 to 15 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 6 to 0 of execute_to_memory_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 31 to 30 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 27 to 15 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning unused bits 6 to 0 of memory_to_writeBack_INSTRUCTION[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL134 :"/build/vexriscv_imac+dcache.v":1802:2:1802:7|Found RAM RegFilePlugin_regFile, depth=32, width=32
@N: CL134 :"/build/vexriscv_imac+dcache.v":1802:2:1802:7|Found RAM RegFilePlugin_regFile, depth=32, width=32
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit CsrPlugin_interrupt_code[0] is always 1.
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit CsrPlugin_interrupt_code[1] is always 1.
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit CsrPlugin_interrupt_targetPrivilege[0] is always 1.
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit CsrPlugin_interrupt_targetPrivilege[1] is always 1.
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit execute_to_memory_BRANCH_CALC[0] is always 0.
@N: CL189 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Register bit IBusCachedPlugin_s1_tightlyCoupledHit is always 0.
@W: CL260 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bit 0 of execute_to_memory_BRANCH_CALC[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bits 1 to 0 of CsrPlugin_interrupt_code[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on VexRiscv (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":1946:7:1946:18|Synthesizing module \top.soc.cpu  in library work.
Running optimization stage 1 on \top.soc.cpu  .......
Finished optimization stage 1 on \top.soc.cpu  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2054:7:2054:26|Synthesizing module \top.soc.csr_decoder  in library work.
Running optimization stage 1 on \top.soc.csr_decoder  .......
Finished optimization stage 1 on \top.soc.csr_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2955:7:2955:38|Synthesizing module \top.soc.envelope_csr.bridge.mux  in library work.
Running optimization stage 1 on \top.soc.envelope_csr.bridge.mux  .......
Finished optimization stage 1 on \top.soc.envelope_csr.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2818:7:2818:34|Synthesizing module \top.soc.envelope_csr.bridge  in library work.
Running optimization stage 1 on \top.soc.envelope_csr.bridge  .......
Finished optimization stage 1 on \top.soc.envelope_csr.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":2300:7:2300:27|Synthesizing module \top.soc.envelope_csr  in library work.
Running optimization stage 1 on \top.soc.envelope_csr  .......
Finished optimization stage 1 on \top.soc.envelope_csr  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3975:7:3975:32|Synthesizing module \top.soc.gpo1.bridge.Input  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Input  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Input  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4065:7:4065:38|Synthesizing module \top.soc.gpo1.bridge.Mode.pin__0  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__0  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4110:7:4110:38|Synthesizing module \top.soc.gpo1.bridge.Mode.pin__1  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__1  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Mode.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3996:7:3996:31|Synthesizing module \top.soc.gpo1.bridge.Mode  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Mode  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4216:7:4216:40|Synthesizing module \top.soc.gpo1.bridge.Output.pin__0  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__0  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4254:7:4254:40|Synthesizing module \top.soc.gpo1.bridge.Output.pin__1  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__1  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Output.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4155:7:4155:33|Synthesizing module \top.soc.gpo1.bridge.Output  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.Output  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4292:7:4292:30|Synthesizing module \top.soc.gpo1.bridge.mux  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge.mux  .......
@W: CL271 :"/build/top.v":4370:2:4370:7|Pruning unused bits 7 to 4 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on \top.soc.gpo1.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3835:7:3835:26|Synthesizing module \top.soc.gpo1.bridge  in library work.
Running optimization stage 1 on \top.soc.gpo1.bridge  .......
Finished optimization stage 1 on \top.soc.gpo1.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":3597:7:3597:19|Synthesizing module \top.soc.gpo1  in library work.
Running optimization stage 1 on \top.soc.gpo1  .......
Finished optimization stage 1 on \top.soc.gpo1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":3941:7:3941:13|Synthesizing module I2CFIFO in library work.
Running optimization stage 1 on I2CFIFO .......
Finished optimization stage 1 on I2CFIFO (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4480:7:4480:19|Synthesizing module \top.soc.i2c0  in library work.
@W: CS263 :"/build/top.v":4541:16:4541:27|Port-width mismatch for port LMMIOFFSET. The port definition is 6 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CG781 :"/build/top.v":4536:4:4536:11|Input ALTSCLIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":4536:4:4536:11|Input ALTSDAIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":4536:4:4536:11|Input SCLIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":4536:4:4536:11|Input SDAIN on instance i2c_fifo is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on \top.soc.i2c0  .......
Finished optimization stage 1 on \top.soc.i2c0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4554:7:4554:21|Synthesizing module \top.soc.i2s_rx  in library work.
@W: CG216 :"/build/top.v":4626:4:4626:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.i2s_rx  .......
@W: CL271 :"/build/top.v":4615:2:4615:7|Pruning unused bits 31 to 16 of shift_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on \top.soc.i2s_rx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4713:7:4713:21|Synthesizing module \top.soc.i2s_tx  in library work.
@W: CG216 :"/build/top.v":4793:4:4793:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.i2s_tx  .......
Finished optimization stage 1 on \top.soc.i2s_tx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4865:7:4865:35|Synthesizing module \top.soc.interrupt_controller  in library work.
Running optimization stage 1 on \top.soc.interrupt_controller  .......
Finished optimization stage 1 on \top.soc.interrupt_controller  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":5171:7:5171:38|Synthesizing module \top.soc.led0.bridge.Mode.pin__0  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Mode.pin__0  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":5130:7:5130:31|Synthesizing module \top.soc.led0.bridge.Mode  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Mode  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":5253:7:5253:40|Synthesizing module \top.soc.led0.bridge.Output.pin__0  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Output.pin__0  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":5216:7:5216:33|Synthesizing module \top.soc.led0.bridge.Output  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.Output  .......
Finished optimization stage 1 on \top.soc.led0.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":5291:7:5291:30|Synthesizing module \top.soc.led0.bridge.mux  in library work.
Running optimization stage 1 on \top.soc.led0.bridge.mux  .......
@W: CL271 :"/build/top.v":5369:2:5369:7|Pruning unused bits 7 to 2 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on \top.soc.led0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":5017:7:5017:26|Synthesizing module \top.soc.led0.bridge  in library work.
Running optimization stage 1 on \top.soc.led0.bridge  .......
Finished optimization stage 1 on \top.soc.led0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":4874:7:4874:19|Synthesizing module \top.soc.led0  in library work.
Running optimization stage 1 on \top.soc.led0  .......
Finished optimization stage 1 on \top.soc.led0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":10940:7:10940:12|Synthesizing module SP512K in library work.
Running optimization stage 1 on SP512K .......
Finished optimization stage 1 on SP512K (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":5697:7:5697:26|Synthesizing module \top.soc.mainram.U$0  in library work.
@W: CG781 :"/build/top.v":5843:4:5843:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":5843:4:5843:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on \top.soc.mainram.U$0  .......
Finished optimization stage 1 on \top.soc.mainram.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":5856:7:5856:26|Synthesizing module \top.soc.mainram.U$1  in library work.
@W: CG781 :"/build/top.v":6002:4:6002:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":6002:4:6002:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on \top.soc.mainram.U$1  .......
Finished optimization stage 1 on \top.soc.mainram.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":6015:7:6015:26|Synthesizing module \top.soc.mainram.U$2  in library work.
@W: CG781 :"/build/top.v":6161:4:6161:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":6161:4:6161:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on \top.soc.mainram.U$2  .......
Finished optimization stage 1 on \top.soc.mainram.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@N: CG364 :"/build/top.v":6174:7:6174:26|Synthesizing module \top.soc.mainram.U$3  in library work.
@W: CG781 :"/build/top.v":6320:4:6320:7|Input RSTOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/build/top.v":6320:4:6320:7|Input CEOUT on instance lram is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on \top.soc.mainram.U$3  .......
Finished optimization stage 1 on \top.soc.mainram.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log /build/impl/synlog/top_impl_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on \top.soc.mainram  .......
Finished optimization stage 1 on \top.soc.mainram  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)

	MSPIADDR=272'b00110000011000100011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000
	SOURCESEL=16'b0100010101001110
   Generated name = MULTIBOOT_0b00000000000000000000000000000000_EN
@W: CG146 :"/home/dev/lscc/radiant/synpbase/lib/lucent/lifcl.v":5810:7:5810:15|Creating black box for empty module MULTIBOOT_0b00000000000000000000000000000000_EN

Running optimization stage 1 on \top.soc.spi0.bridge.mux  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge.phy.length  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy.length  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge.phy.mask  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy.mask  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge.phy.width  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy.width  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge.phy  .......
Finished optimization stage 1 on \top.soc.spi0.bridge.phy  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.bridge  .......
Finished optimization stage 1 on \top.soc.spi0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.cs_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.cs_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.tx_fifo.consume_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.tx_fifo.consume_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.tx_fifo.produce_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.tx_fifo.produce_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0.tx_fifo.rst_cdc  .......
Finished optimization stage 1 on \top.soc.spi0.tx_fifo.rst_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Opening data file _top.soc.spi0.tx_fifo _storage_102_initial_block from directory .
@W: CG532 :"/build/top.v":7213:2:7213:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG216 :"/build/top.v":7339:4:7339:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.spi0.tx_fifo  .......
@W: CL169 :"/build/top.v":7271:2:7271:7|Pruning unused register r_rst$31. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/top.v":7265:2:7265:7|Pruning unused register w_level[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/top.v":7263:2:7263:7|Pruning unused register consume_w_bin[4:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"/build/top.v":7231:2:7231:7|Found RAM storage, depth=16, width=50
Finished optimization stage 1 on \top.soc.spi0.tx_fifo  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0  .......
Finished optimization stage 1 on \top.soc.spi0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@W: CG216 :"/build/top.v":7773:4:7773:5|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7775:6:7775:7|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7788:4:7788:5|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7790:6:7790:7|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.spi0_phy.clkgen  .......
Finished optimization stage 1 on \top.soc.spi0_phy.clkgen  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.spi0_phy  .......
@W: CL169 :"/build/top.v":7530:2:7530:7|Pruning unused register sink__data[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/top.v":7526:2:7526:7|Pruning unused register dq_i[3:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on \top.soc.spi0_phy  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.enable.enable  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.enable.enable  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.enable  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.enable  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.mode.periodic  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.mode.periodic  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.mode  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.mode  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.mux  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.reload.value  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.reload.value  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0.reload  .......
Finished optimization stage 1 on \top.soc.timer0.U$0.reload  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$0  .......
Finished optimization stage 1 on \top.soc.timer0.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$1.monitor  .......
Finished optimization stage 1 on \top.soc.timer0.U$1.monitor  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$1.mux  .......
@W: CL271 :"/build/top.v":8819:2:8819:7|Pruning unused bits 7 to 1 of w_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on \top.soc.timer0.U$1.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$1  .......
Finished optimization stage 1 on \top.soc.timer0.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.timer0.U$2  .......
Finished optimization stage 1 on \top.soc.timer0.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@W: CG216 :"/build/top.v":7912:4:7912:5|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7914:6:7914:7|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7929:4:7929:5|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":7932:8:7932:9|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.timer0  .......
Finished optimization stage 1 on \top.soc.timer0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge.divisor.div  .......
Finished optimization stage 1 on \top.soc.uart0.bridge.divisor.div  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge.divisor  .......
Finished optimization stage 1 on \top.soc.uart0.bridge.divisor  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge.mux  .......
@W: CL169 :"/build/top.v":9401:2:9401:7|Pruning unused register w_shadow__3__data[7:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on \top.soc.uart0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0.bridge  .......
Finished optimization stage 1 on \top.soc.uart0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@W: CG216 :"/build/top.v":9697:10:9697:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9713:10:9713:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9730:10:9730:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9748:10:9748:11|Ignoring attribute full_case on statement
@W: CG360 :"/build/top.v":9656:14:9656:26|Removing wire \shreg.parity , as there is no assignment to it.
Running optimization stage 1 on \top.soc.uart0.rx  .......
@W: CL169 :"/build/top.v":9683:2:9683:7|Pruning unused register err[2:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"/build/top.v":9679:2:9679:7|Removing unused bit 0 of shreg[9:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on \top.soc.uart0.rx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@W: CG216 :"/build/top.v":9882:10:9882:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9899:10:9899:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9916:10:9916:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9934:10:9934:11|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":9951:10:9951:11|Ignoring attribute full_case on statement
@W: CG360 :"/build/top.v":9840:14:9840:26|Removing wire \shreg.parity , as there is no assignment to it.
Running optimization stage 1 on \top.soc.uart0.tx  .......
Finished optimization stage 1 on \top.soc.uart0.tx  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.uart0  .......
Finished optimization stage 1 on \top.soc.uart0  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10.envelope  .......
@N: CL189 :"/build/top.v":11302:2:11302:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":11296:2:11296:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":11296:2:11296:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":11302:2:11302:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$10.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@W: CG216 :"/build/top.v":11505:4:11505:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$10.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10.mult  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10.vga  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$10  .......
Finished optimization stage 1 on \top.soc.vocoder.U$10  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11.envelope  .......
@N: CL189 :"/build/top.v":12213:2:12213:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":12207:2:12207:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":12207:2:12207:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":12213:2:12213:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$11.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@W: CG216 :"/build/top.v":12416:4:12416:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$11.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11.mult  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11.vga  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$11  .......
Finished optimization stage 1 on \top.soc.vocoder.U$11  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$12.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
Running optimization stage 1 on \top.soc.vocoder.U$12.envelope  .......
@N: CL189 :"/build/top.v":13124:2:13124:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":13118:2:13118:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":13118:2:13118:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":13124:2:13124:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$12.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1027MB peak: 1027MB)
@W: CG216 :"/build/top.v":13327:4:13327:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$12.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$12.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12.vga  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$12  .......
Finished optimization stage 1 on \top.soc.vocoder.U$12  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$13.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$13.envelope  .......
@N: CL189 :"/build/top.v":14035:2:14035:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":14029:2:14029:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":14029:2:14029:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":14035:2:14035:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$13.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
@W: CG216 :"/build/top.v":14238:4:14238:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$13.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$13.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13.vga  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$13  .......
Finished optimization stage 1 on \top.soc.vocoder.U$13  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$14.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$14.envelope  .......
@N: CL189 :"/build/top.v":14946:2:14946:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":14940:2:14940:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":14940:2:14940:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":14946:2:14946:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$14.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
@W: CG216 :"/build/top.v":15149:4:15149:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$14.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$14.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14.vga  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$14  .......
Finished optimization stage 1 on \top.soc.vocoder.U$14  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$15.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$15.envelope  .......
@N: CL189 :"/build/top.v":15857:2:15857:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":15851:2:15851:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":15851:2:15851:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":15857:2:15857:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$15.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
@W: CG216 :"/build/top.v":16060:4:16060:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$15.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15.mult  (CPU Time 0h:00m:00s, Memory Used current: 1028MB peak: 1028MB)
Running optimization stage 1 on \top.soc.vocoder.U$15.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15.vga  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$15  .......
Finished optimization stage 1 on \top.soc.vocoder.U$15  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$16.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$16.envelope  .......
@N: CL189 :"/build/top.v":16768:2:16768:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":16762:2:16762:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":16762:2:16762:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":16768:2:16768:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$16.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
@W: CG216 :"/build/top.v":16971:4:16971:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$16.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16.mult  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$16.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16.vga  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$16  .......
Finished optimization stage 1 on \top.soc.vocoder.U$16  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$3.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$3.envelope  .......
@N: CL189 :"/build/top.v":17679:2:17679:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":17673:2:17673:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":17673:2:17673:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":17679:2:17679:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$3.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
@W: CG216 :"/build/top.v":17882:4:17882:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$3.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3.mult  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$3.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3.vga  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$3  .......
Finished optimization stage 1 on \top.soc.vocoder.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$4.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$4.envelope  .......
@N: CL189 :"/build/top.v":18590:2:18590:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":18584:2:18584:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":18584:2:18584:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":18590:2:18590:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$4.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
@W: CG216 :"/build/top.v":18793:4:18793:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$4.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4.mult  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$4.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4.vga  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$4  .......
Finished optimization stage 1 on \top.soc.vocoder.U$4  (CPU Time 0h:00m:00s, Memory Used current: 1029MB peak: 1029MB)
Running optimization stage 1 on \top.soc.vocoder.U$5.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$5.envelope  .......
@N: CL189 :"/build/top.v":19501:2:19501:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":19495:2:19495:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":19495:2:19495:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":19501:2:19501:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$5.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
@W: CG216 :"/build/top.v":19704:4:19704:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$5.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5.mult  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$5.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5.vga  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$5  .......
Finished optimization stage 1 on \top.soc.vocoder.U$5  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$6.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$6.envelope  .......
@N: CL189 :"/build/top.v":20412:2:20412:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":20406:2:20406:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":20406:2:20406:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":20412:2:20412:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$6.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
@W: CG216 :"/build/top.v":20615:4:20615:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$6.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6.mult  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$6.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6.vga  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$6  .......
Finished optimization stage 1 on \top.soc.vocoder.U$6  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$7.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
Running optimization stage 1 on \top.soc.vocoder.U$7.envelope  .......
@N: CL189 :"/build/top.v":21323:2:21323:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":21317:2:21317:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":21317:2:21317:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":21323:2:21323:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$7.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1030MB peak: 1030MB)
@W: CG216 :"/build/top.v":21526:4:21526:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$7.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7.mult  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$7.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7.vga  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$7  .......
Finished optimization stage 1 on \top.soc.vocoder.U$7  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$8.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$8.envelope  .......
@N: CL189 :"/build/top.v":22234:2:22234:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":22228:2:22228:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":22228:2:22228:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":22234:2:22234:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$8.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
@W: CG216 :"/build/top.v":22437:4:22437:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$8.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8.mult  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$8.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8.vga  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$8  .......
Finished optimization stage 1 on \top.soc.vocoder.U$8  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$9.bandpass  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$9.envelope  .......
@N: CL189 :"/build/top.v":23145:2:23145:7|Register bit y[15] is always 0.
@N: CL189 :"/build/top.v":23139:2:23139:7|Register bit sink_a_2[15] is always 0.
@W: CL260 :"/build/top.v":23139:2:23139:7|Pruning register bit 15 of sink_a_2[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/top.v":23145:2:23145:7|Pruning register bit 15 of y[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on \top.soc.vocoder.U$9.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
@W: CG216 :"/build/top.v":23348:4:23348:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.U$9.mult  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9.mult  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$9.vga  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9.vga  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.U$9  .......
Finished optimization stage 1 on \top.soc.vocoder.U$9  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
Running optimization stage 1 on \top.soc.vocoder.demux  .......
Finished optimization stage 1 on \top.soc.vocoder.demux  (CPU Time 0h:00m:00s, Memory Used current: 1031MB peak: 1031MB)
@W: CG216 :"/build/top.v":24212:10:24212:11|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.mux  .......
Finished optimization stage 1 on \top.soc.vocoder.mux  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Opening data file _top.soc.vocoder.synth.ram _mem_102_initial_block from directory .
@W: CG532 :"/build/top.v":24624:2:24624:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on \top.soc.vocoder.synth.ram  .......
@W: CL169 :"/build/top.v":24766:2:24766:7|Pruning unused register _0_[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/build/top.v":24774:2:24774:7|Pruning unused register wb_bus__ack. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on \top.soc.vocoder.synth.ram  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Opening data file _top.soc.vocoder.synth _phase_delta_rom_102_initial_block from directory .
Opening data file _top.soc.vocoder.synth _phase_offset_mem_102_initial_block from directory .
@W: CG532 :"/build/top.v":24378:2:24378:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"/build/top.v":24401:2:24401:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG216 :"/build/top.v":24495:6:24495:7|Ignoring attribute full_case on statement
@W: CG216 :"/build/top.v":24507:6:24507:7|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.vocoder.synth  .......
@N: CL134 :"/build/top.v":24417:2:24417:7|Found RAM phase_offset_mem, depth=14, width=16
@N: CL189 :"/build/top.v":24395:2:24395:7|Register bit _0_[15] is always 0.
@N: CL189 :"/build/top.v":24395:2:24395:7|Register bit _0_[14] is always 0.
@W: CL279 :"/build/top.v":24395:2:24395:7|Pruning register bits 15 to 14 of _0_[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on \top.soc.vocoder.synth  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.vocoder  .......
Finished optimization stage 1 on \top.soc.vocoder  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.wb_arbiter  .......
Finished optimization stage 1 on \top.soc.wb_arbiter  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.wb_decoder  .......
Finished optimization stage 1 on \top.soc.wb_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on \top.soc.wb_to_csr  .......
Finished optimization stage 1 on \top.soc.wb_to_csr  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
@W: CG216 :"/build/top.v":25475:4:25475:5|Ignoring attribute full_case on statement
Running optimization stage 1 on \top.soc.wb_to_lmmi  .......
Finished optimization stage 1 on \top.soc.wb_to_lmmi  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
@W: CG216 :"/build/top.v":1835:4:1835:5|Ignoring attribute full_case on statement
@W: CS263 :"/build/top.v":1644:15:1644:18|Port-width mismatch for port MSPIMADDR. The port definition is 32 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on \top.soc  .......
@W: CL169 :"/build/top.v":1485:2:1485:7|Pruning unused register permit_bus_traffic. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on \top.soc  (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 1032MB peak: 1032MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc  .......
Finished optimization stage 2 on \top.soc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.wb_to_lmmi  .......
Finished optimization stage 2 on \top.soc.wb_to_lmmi  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.wb_to_csr  .......
@N: CL201 :"/build/top.v":25292:2:25292:7|Trying to extract state machine for register cycle.
Extracted state machine for register cycle
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"/build/top.v":25264:15:25264:25|Input wb_bus__adr is unused.
Finished optimization stage 2 on \top.soc.wb_to_csr  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.wb_decoder  .......
@N: CL159 :"/build/top.v":25117:15:25117:27|Input wb_bus__dat_w is unused.
@N: CL159 :"/build/top.v":25122:14:25122:24|Input wb_bus__sel is unused.
@N: CL159 :"/build/top.v":25132:8:25132:17|Input wb_bus__we is unused.
@N: CL159 :"/build/top.v":25127:8:25127:18|Input wb_bus__stb is unused.
Finished optimization stage 2 on \top.soc.wb_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.wb_arbiter  .......
@N: CL159 :"/build/top.v":24908:15:24908:25|Input ibus__dat_r is unused.
Finished optimization stage 2 on \top.soc.wb_arbiter  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder  .......
Finished optimization stage 2 on \top.soc.vocoder  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.synth  .......
@N: CL201 :"/build/top.v":24463:2:24463:7|Trying to extract state machine for register fsm_state.
Finished optimization stage 2 on \top.soc.vocoder.synth  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.synth.ram  .......
Finished optimization stage 2 on \top.soc.vocoder.synth.ram  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.mux  .......
@N: CL201 :"/build/top.v":23776:2:23776:7|Trying to extract state machine for register fsm_state.
Finished optimization stage 2 on \top.soc.vocoder.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.demux  .......
@N: CL159 :"/build/top.v":23523:15:23523:34|Input ch_source_0__payload is unused.
Finished optimization stage 2 on \top.soc.vocoder.demux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9  .......
Finished optimization stage 2 on \top.soc.vocoder.U$9  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.vga  .......
@W: CL247 :"/build/top.v":23404:15:23404:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":23404:15:23404:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$9.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$9.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.envelope  .......
@N: CL201 :"/build/top.v":23149:2:23149:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":23102:15:23102:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$9.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$9.bandpass  .......
@N: CL201 :"/build/top.v":22817:2:22817:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":22780:15:22780:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$9.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8  .......
Finished optimization stage 2 on \top.soc.vocoder.U$8  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.vga  .......
@W: CL247 :"/build/top.v":22493:15:22493:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":22493:15:22493:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$8.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$8.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.envelope  .......
@N: CL201 :"/build/top.v":22238:2:22238:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":22191:15:22191:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$8.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$8.bandpass  .......
@N: CL201 :"/build/top.v":21906:2:21906:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":21869:15:21869:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$8.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7  .......
Finished optimization stage 2 on \top.soc.vocoder.U$7  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.vga  .......
@W: CL247 :"/build/top.v":21582:15:21582:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":21582:15:21582:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$7.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$7.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.envelope  .......
@N: CL201 :"/build/top.v":21327:2:21327:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":21280:15:21280:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$7.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$7.bandpass  .......
@N: CL201 :"/build/top.v":20995:2:20995:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":20958:15:20958:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$7.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6  .......
Finished optimization stage 2 on \top.soc.vocoder.U$6  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.vga  .......
@W: CL247 :"/build/top.v":20671:15:20671:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":20671:15:20671:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$6.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$6.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.envelope  .......
@N: CL201 :"/build/top.v":20416:2:20416:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":20369:15:20369:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$6.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$6.bandpass  .......
@N: CL201 :"/build/top.v":20084:2:20084:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":20047:15:20047:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$6.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5  .......
Finished optimization stage 2 on \top.soc.vocoder.U$5  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.vga  .......
@W: CL247 :"/build/top.v":19760:15:19760:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":19760:15:19760:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$5.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$5.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.envelope  .......
@N: CL201 :"/build/top.v":19505:2:19505:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":19458:15:19458:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$5.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$5.bandpass  .......
@N: CL201 :"/build/top.v":19173:2:19173:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":19136:15:19136:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$5.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4  .......
Finished optimization stage 2 on \top.soc.vocoder.U$4  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.vga  .......
@W: CL247 :"/build/top.v":18849:15:18849:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":18849:15:18849:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$4.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$4.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.envelope  .......
@N: CL201 :"/build/top.v":18594:2:18594:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":18547:15:18547:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$4.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$4.bandpass  .......
@N: CL201 :"/build/top.v":18262:2:18262:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":18225:15:18225:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$4.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3  .......
Finished optimization stage 2 on \top.soc.vocoder.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.vga  .......
@W: CL247 :"/build/top.v":17938:15:17938:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":17938:15:17938:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$3.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$3.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.envelope  .......
@N: CL201 :"/build/top.v":17683:2:17683:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":17636:15:17636:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$3.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$3.bandpass  .......
@N: CL201 :"/build/top.v":17351:2:17351:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":17314:15:17314:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$3.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16  .......
Finished optimization stage 2 on \top.soc.vocoder.U$16  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.vga  .......
@W: CL247 :"/build/top.v":17027:15:17027:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":17027:15:17027:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$16.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$16.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.envelope  .......
@N: CL201 :"/build/top.v":16772:2:16772:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":16725:15:16725:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$16.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$16.bandpass  .......
@N: CL201 :"/build/top.v":16440:2:16440:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":16403:15:16403:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$16.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15  .......
Finished optimization stage 2 on \top.soc.vocoder.U$15  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.vga  .......
@W: CL247 :"/build/top.v":16116:15:16116:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":16116:15:16116:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$15.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$15.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.envelope  .......
@N: CL201 :"/build/top.v":15861:2:15861:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":15814:15:15814:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$15.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$15.bandpass  .......
@N: CL201 :"/build/top.v":15529:2:15529:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":15492:15:15492:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$15.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14  .......
Finished optimization stage 2 on \top.soc.vocoder.U$14  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.vga  .......
@W: CL247 :"/build/top.v":15205:15:15205:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":15205:15:15205:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$14.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$14.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.envelope  .......
@N: CL201 :"/build/top.v":14950:2:14950:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":14903:15:14903:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$14.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$14.bandpass  .......
@N: CL201 :"/build/top.v":14618:2:14618:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":14581:15:14581:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$14.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13  .......
Finished optimization stage 2 on \top.soc.vocoder.U$13  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.vga  .......
@W: CL247 :"/build/top.v":14294:15:14294:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":14294:15:14294:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$13.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$13.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.envelope  .......
@N: CL201 :"/build/top.v":14039:2:14039:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":13992:15:13992:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$13.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$13.bandpass  .......
@N: CL201 :"/build/top.v":13707:2:13707:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":13670:15:13670:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$13.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12  .......
Finished optimization stage 2 on \top.soc.vocoder.U$12  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.vga  .......
@W: CL247 :"/build/top.v":13383:15:13383:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":13383:15:13383:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$12.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$12.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.envelope  .......
@N: CL201 :"/build/top.v":13128:2:13128:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":13081:15:13081:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$12.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$12.bandpass  .......
@N: CL201 :"/build/top.v":12796:2:12796:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":12759:15:12759:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$12.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11  .......
Finished optimization stage 2 on \top.soc.vocoder.U$11  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.vga  .......
@W: CL247 :"/build/top.v":12472:15:12472:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":12472:15:12472:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$11.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$11.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.envelope  .......
@N: CL201 :"/build/top.v":12217:2:12217:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":12170:15:12170:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$11.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$11.bandpass  .......
@N: CL201 :"/build/top.v":11885:2:11885:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":11848:15:11848:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$11.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10  .......
Finished optimization stage 2 on \top.soc.vocoder.U$10  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.vga  .......
@W: CL247 :"/build/top.v":11561:15:11561:20|Input port bit 31 of source[31:0] is unused

@W: CL246 :"/build/top.v":11561:15:11561:20|Input port bits 14 to 0 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$10.vga  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.mult  .......
Finished optimization stage 2 on \top.soc.vocoder.U$10.mult  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.envelope  .......
@N: CL201 :"/build/top.v":11306:2:11306:7|Trying to extract state machine for register fsm_state.
@W: CL247 :"/build/top.v":11259:15:11259:20|Input port bit 31 of source[31:0] is unused

Finished optimization stage 2 on \top.soc.vocoder.U$10.envelope  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.vocoder.U$10.bandpass  .......
@N: CL201 :"/build/top.v":10974:2:10974:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":10937:15:10937:20|Input port bits 31 to 29 of source[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.vocoder.U$10.bandpass  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0  .......
Finished optimization stage 2 on \top.soc.uart0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.tx  .......
Finished optimization stage 2 on \top.soc.uart0.tx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.rx  .......
@N: CL201 :"/build/top.v":9677:2:9677:7|Trying to extract state machine for register fsm_state.
Finished optimization stage 2 on \top.soc.uart0.rx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge  .......
Finished optimization stage 2 on \top.soc.uart0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge.mux  .......
@W: CL138 :"/build/top.v":9389:2:9389:7|Removing register 'r_shadow__3__data' because it is only assigned 0 or its original value.
@W: CL169 :"/build/top.v":9387:2:9387:7|Pruning unused register r_shadow__3__r_en. Make sure that there are no unused intermediate registers.
Finished optimization stage 2 on \top.soc.uart0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge.divisor  .......
@N: CL159 :"/build/top.v":9204:8:9204:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.uart0.bridge.divisor  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.uart0.bridge.divisor.div  .......
Finished optimization stage 2 on \top.soc.uart0.bridge.divisor.div  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0  .......
Finished optimization stage 2 on \top.soc.timer0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$2  .......
@W: CL247 :"/build/top.v":8931:14:8931:25|Input port bit 0 of port$4523$0[1:0] is unused

@N: CL159 :"/build/top.v":8919:14:8919:24|Input bus__w_data is unused.
Finished optimization stage 2 on \top.soc.timer0.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$1  .......
Finished optimization stage 2 on \top.soc.timer0.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$1.mux  .......
@N: CL189 :"/build/top.v":8813:2:8813:7|Register bit r_shadow__0__data[1] is always 0.
@N: CL189 :"/build/top.v":8813:2:8813:7|Register bit r_shadow__0__data[2] is always 0.
@N: CL189 :"/build/top.v":8813:2:8813:7|Register bit r_shadow__0__data[3] is always 0.
@N: CL189 :"/build/top.v":8813:2:8813:7|Register bit r_shadow__0__data[4] is always 0.
@N: CL189 :"/build/top.v":8813:2:8813:7|Register bit r_shadow__0__data[5] is always 0.
@N: CL189 :"/build/top.v":8813:2:8813:7|Register bit r_shadow__0__data[6] is always 0.
@N: CL189 :"/build/top.v":8813:2:8813:7|Register bit r_shadow__0__data[7] is always 0.
@W: CL279 :"/build/top.v":8813:2:8813:7|Pruning register bits 7 to 1 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"/build/top.v":8781:14:8781:24|Input port bits 7 to 1 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.timer0.U$1.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$1.monitor  .......
Finished optimization stage 2 on \top.soc.timer0.U$1.monitor  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0  .......
Finished optimization stage 2 on \top.soc.timer0.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.reload  .......
@N: CL159 :"/build/top.v":8580:8:8580:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.timer0.U$0.reload  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.reload.value  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.reload.value  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.mux  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.mode  .......
@N: CL159 :"/build/top.v":8128:8:8128:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.timer0.U$0.mode  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.mode.periodic  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.mode.periodic  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.enable  .......
@N: CL159 :"/build/top.v":8067:8:8067:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.timer0.U$0.enable  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.timer0.U$0.enable.enable  .......
Finished optimization stage 2 on \top.soc.timer0.U$0.enable.enable  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0_phy  .......
@N: CL201 :"/build/top.v":7534:2:7534:7|Trying to extract state machine for register fsm_state.
@W: CL246 :"/build/top.v":7482:15:7482:25|Input port bits 49 to 43 of port$707$0[49:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/build/top.v":7480:8:7480:19|Input port$2873$0 is unused.
Finished optimization stage 2 on \top.soc.spi0_phy  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0_phy.clkgen  .......
@N: CL189 :"/build/top.v":7766:2:7766:7|Register bit cnt is always 0.
@W: CL177 :"/build/top.v":7768:2:7768:7|Sharing sequential element clk and merging posedge_reg. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 2 on \top.soc.spi0_phy.clkgen  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0  .......
Finished optimization stage 2 on \top.soc.spi0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo.rst_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo.rst_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo.produce_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo.produce_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.tx_fifo.consume_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.tx_fifo.consume_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.cs_cdc  .......
Finished optimization stage 2 on \top.soc.spi0.cs_cdc  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge  .......
Finished optimization stage 2 on \top.soc.spi0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy  .......
@N: CL159 :"/build/top.v":6949:8:6949:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.spi0.bridge.phy  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy.width  .......
Finished optimization stage 2 on \top.soc.spi0.bridge.phy.width  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy.mask  .......
Finished optimization stage 2 on \top.soc.spi0.bridge.phy.mask  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.phy.length  .......
Finished optimization stage 2 on \top.soc.spi0.bridge.phy.length  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.spi0.bridge.mux  .......
@W: CL138 :"/build/top.v":6704:2:6704:7|Removing register 'r_shadow__3__data' because it is only assigned 0 or its original value.
@N: CL189 :"/build/top.v":6700:2:6700:7|Register bit r_shadow__2__data[2] is always 0.
@N: CL189 :"/build/top.v":6700:2:6700:7|Register bit r_shadow__2__data[3] is always 0.
@N: CL189 :"/build/top.v":6700:2:6700:7|Register bit r_shadow__2__data[4] is always 0.
@N: CL189 :"/build/top.v":6700:2:6700:7|Register bit r_shadow__2__data[5] is always 0.
@N: CL189 :"/build/top.v":6700:2:6700:7|Register bit r_shadow__2__data[6] is always 0.
@N: CL189 :"/build/top.v":6700:2:6700:7|Register bit r_shadow__2__data[7] is always 0.
@W: CL279 :"/build/top.v":6700:2:6700:7|Pruning register bits 7 to 2 of r_shadow__2__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/build/top.v":6702:2:6702:7|Pruning unused register r_shadow__3__r_en. Make sure that there are no unused intermediate registers.
Finished optimization stage 2 on \top.soc.spi0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram  .......
Finished optimization stage 2 on \top.soc.mainram  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$3  .......
Finished optimization stage 2 on \top.soc.mainram.U$3  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$2  .......
Finished optimization stage 2 on \top.soc.mainram.U$2  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$1  .......
Finished optimization stage 2 on \top.soc.mainram.U$1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.mainram.U$0  .......
Finished optimization stage 2 on \top.soc.mainram.U$0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on SP512K .......
Finished optimization stage 2 on SP512K (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0  .......
@N: CL189 :"/build/top.v":4923:2:4923:7|Register bit pin_0_i_sync_ff_0 is always 0.
@N: CL189 :"/build/top.v":4925:2:4925:7|Register bit r_data is always 0.
Finished optimization stage 2 on \top.soc.led0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge  .......
Finished optimization stage 2 on \top.soc.led0.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.mux  .......
@N: CL189 :"/build/top.v":5361:2:5361:7|Register bit r_shadow__0__data[2] is always 0.
@N: CL189 :"/build/top.v":5361:2:5361:7|Register bit r_shadow__0__data[3] is always 0.
@N: CL189 :"/build/top.v":5361:2:5361:7|Register bit r_shadow__0__data[4] is always 0.
@N: CL189 :"/build/top.v":5361:2:5361:7|Register bit r_shadow__0__data[5] is always 0.
@N: CL189 :"/build/top.v":5361:2:5361:7|Register bit r_shadow__0__data[6] is always 0.
@N: CL189 :"/build/top.v":5361:2:5361:7|Register bit r_shadow__0__data[7] is always 0.
@W: CL279 :"/build/top.v":5361:2:5361:7|Pruning register bits 7 to 2 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"/build/top.v":5313:14:5313:24|Input port bits 7 to 2 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.led0.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Output  .......
@N: CL159 :"/build/top.v":5228:8:5228:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.led0.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Output.pin__0  .......
Finished optimization stage 2 on \top.soc.led0.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Mode  .......
@N: CL159 :"/build/top.v":5150:8:5150:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.led0.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.led0.bridge.Mode.pin__0  .......
Finished optimization stage 2 on \top.soc.led0.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.interrupt_controller  .......
Finished optimization stage 2 on \top.soc.interrupt_controller  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.i2s_tx  .......
Finished optimization stage 2 on \top.soc.i2s_tx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.i2s_rx  .......
Finished optimization stage 2 on \top.soc.i2s_rx  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.i2c0  .......
@W: CL246 :"/build/top.v":4487:14:4487:25|Input port bits 7 to 6 of lmmi__offset[7:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.i2c0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on I2CFIFO .......
Finished optimization stage 2 on I2CFIFO (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1  .......
@N: CL189 :"/build/top.v":3674:2:3674:7|Register bit pin_0_i_sync_ff_0 is always 0.
@N: CL189 :"/build/top.v":3678:2:3678:7|Register bit pin_1_i_sync_ff_0 is always 0.
@N: CL189 :"/build/top.v":3676:2:3676:7|Register bit r_data is always 0.
@N: CL189 :"/build/top.v":3680:2:3680:7|Register bit r_data$23 is always 0.
Finished optimization stage 2 on \top.soc.gpo1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.mux  .......
@N: CL189 :"/build/top.v":4362:2:4362:7|Register bit r_shadow__0__data[4] is always 0.
@N: CL189 :"/build/top.v":4362:2:4362:7|Register bit r_shadow__0__data[5] is always 0.
@N: CL189 :"/build/top.v":4362:2:4362:7|Register bit r_shadow__0__data[6] is always 0.
@N: CL189 :"/build/top.v":4362:2:4362:7|Register bit r_shadow__0__data[7] is always 0.
@W: CL279 :"/build/top.v":4362:2:4362:7|Pruning register bits 7 to 4 of r_shadow__0__data[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"/build/top.v":4314:14:4314:24|Input port bits 7 to 4 of bus__w_data[7:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on \top.soc.gpo1.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Output  .......
@N: CL159 :"/build/top.v":4174:8:4174:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.gpo1.bridge.Output  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__1  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__0  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Output.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Mode  .......
@N: CL159 :"/build/top.v":4031:8:4031:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.gpo1.bridge.Mode  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__1  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__1  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__0  .......
Finished optimization stage 2 on \top.soc.gpo1.bridge.Mode.pin__0  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.gpo1.bridge.Input  .......
@N: CL159 :"/build/top.v":3983:8:3983:18|Input port__r_stb is unused.
Finished optimization stage 2 on \top.soc.gpo1.bridge.Input  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.envelope_csr  .......
Finished optimization stage 2 on \top.soc.envelope_csr  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.envelope_csr.bridge  .......
@N: CL159 :"/build/top.v":2831:8:2831:17|Input bus__w_stb is unused.
@N: CL159 :"/build/top.v":2828:14:2828:24|Input bus__w_data is unused.
Finished optimization stage 2 on \top.soc.envelope_csr.bridge  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.envelope_csr.bridge.mux  .......
Finished optimization stage 2 on \top.soc.envelope_csr.bridge.mux  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.csr_decoder  .......
@W: CL246 :"/build/top.v":2119:15:2119:24|Input port bits 1 to 0 of port$30$0[25:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/build/top.v":2097:14:2097:24|Input bus__w_data is unused.
@N: CL159 :"/build/top.v":2121:14:2121:25|Input port$4523$0 is unused.
Finished optimization stage 2 on \top.soc.csr_decoder  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on \top.soc.cpu  .......
Finished optimization stage 2 on \top.soc.cpu  (CPU Time 0h:00m:00s, Memory Used current: 1033MB peak: 1033MB)
Running optimization stage 2 on VexRiscv .......
@W: CL260 :"/build/vexriscv_imac+dcache.v":5151:2:5151:7|Pruning register bit 1 of CsrPlugin_mstatus_MPP[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bit 1 of _zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/build/vexriscv_imac+dcache.v":5456:2:5456:7|Pruning register bit 1 of decode_to_execute_INSTRUCTION[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL156 :"/build/vexriscv_imac+dcache.v":69:22:69:66|*Input IBusCachedPlugin_cache_io_cpu_fetch_isRemoved to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":676:22:676:66|*Input IBusCachedPlugin_mmuBus_rsp_bypassTranslation to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":71:22:71:65|*Input IBusCachedPlugin_cache_io_cpu_decode_isValid to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":72:22:72:65|*Input IBusCachedPlugin_cache_io_cpu_decode_isStuck to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":73:22:73:60|*Input IBusCachedPlugin_cache_io_cpu_decode_pc[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":704:22:704:66|*Input DBusCachedPlugin_mmuBus_rsp_bypassTranslation to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":87:22:87:58|*Input dataCache_1_io_cpu_writeBack_fence_SW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":88:22:88:58|*Input dataCache_1_io_cpu_writeBack_fence_SR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":89:22:89:58|*Input dataCache_1_io_cpu_writeBack_fence_SO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":90:22:90:58|*Input dataCache_1_io_cpu_writeBack_fence_SI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":91:22:91:58|*Input dataCache_1_io_cpu_writeBack_fence_PW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":92:22:92:58|*Input dataCache_1_io_cpu_writeBack_fence_PR to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":93:22:93:58|*Input dataCache_1_io_cpu_writeBack_fence_PO to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":94:22:94:58|*Input dataCache_1_io_cpu_writeBack_fence_PI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":95:22:95:58|*Input dataCache_1_io_cpu_writeBack_fence_FM[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/build/vexriscv_imac+dcache.v":689:22:689:42|*Input dBus_rsp_payload_last to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"/build/vexriscv_imac+dcache.v":20:23:20:38|Input iBusWishbone_ERR is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":31:23:31:38|Input dBusWishbone_ERR is unused.
Finished optimization stage 2 on VexRiscv (CPU Time 0h:00m:03s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on DataCache .......
@W: CL138 :"/build/vexriscv_imac+dcache.v":6703:2:6703:7|Removing register 'stageB_wayInvalidate' because it is only assigned 0 or its original value.
@W: CL246 :"/build/vexriscv_imac+dcache.v":5878:23:5878:44|Input port bits 31 to 12 of io_cpu_execute_address[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/build/vexriscv_imac+dcache.v":5891:23:5891:43|Input port bits 31 to 12 of io_cpu_memory_address[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5886:23:5886:58|Input io_cpu_execute_args_totalyConsistent is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5897:23:5897:55|Input io_cpu_memory_mmuRsp_allowExecute is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5900:23:5900:60|Input io_cpu_memory_mmuRsp_bypassTranslation is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5904:23:5904:45|Input io_cpu_writeBack_isUser is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5909:23:5909:46|Input io_cpu_writeBack_address is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5914:23:5914:47|Input io_cpu_writeBack_fence_SW is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5915:23:5915:47|Input io_cpu_writeBack_fence_SR is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5916:23:5916:47|Input io_cpu_writeBack_fence_SO is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5917:23:5917:47|Input io_cpu_writeBack_fence_SI is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5918:23:5918:47|Input io_cpu_writeBack_fence_PW is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5919:23:5919:47|Input io_cpu_writeBack_fence_PR is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5920:23:5920:47|Input io_cpu_writeBack_fence_PO is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5921:23:5921:47|Input io_cpu_writeBack_fence_PI is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5922:23:5922:47|Input io_cpu_writeBack_fence_FM is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":5940:23:5940:45|Input io_mem_rsp_payload_last is unused.
Finished optimization stage 2 on DataCache (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on InstructionCache .......
@W: CL246 :"/build/vexriscv_imac+dcache.v":6864:23:6864:40|Input port bits 31 to 12 of io_cpu_prefetch_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"/build/vexriscv_imac+dcache.v":6864:23:6864:40|Input port bits 1 to 0 of io_cpu_prefetch_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6862:23:6862:45|Input io_cpu_prefetch_isValid is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6867:23:6867:44|Input io_cpu_fetch_isRemoved is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6868:23:6868:37|Input io_cpu_fetch_pc is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6871:23:6871:52|Input io_cpu_fetch_mmuRsp_isIoAccess is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6873:23:6873:51|Input io_cpu_fetch_mmuRsp_allowRead is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6874:23:6874:52|Input io_cpu_fetch_mmuRsp_allowWrite is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6878:23:6878:59|Input io_cpu_fetch_mmuRsp_bypassTranslation is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6884:23:6884:41|Input io_cpu_fetch_isUser is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6885:23:6885:43|Input io_cpu_decode_isValid is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6886:23:6886:43|Input io_cpu_decode_isStuck is unused.
@N: CL159 :"/build/vexriscv_imac+dcache.v":6887:23:6887:38|Input io_cpu_decode_pc is unused.
Finished optimization stage 2 on InstructionCache (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pll  .......
Finished optimization stage 2 on \top.pll  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__tx  .......
Finished optimization stage 2 on \top.pin_uart_0__tx  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__tx.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__tx.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__tx.buf.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__tx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__rx  .......
Finished optimization stage 2 on \top.pin_uart_0__rx  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__rx.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__rx.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_uart_0__rx.buf.buf  .......
Finished optimization stage 2 on \top.pin_uart_0__rx.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__cs  .......
Finished optimization stage 2 on \top.pin_spi_0__cs  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__cs.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__cs.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__cs.buf.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__cs.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__copi  .......
Finished optimization stage 2 on \top.pin_spi_0__copi  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__copi.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__copi.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__copi.buf.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__copi.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__clk  .......
Finished optimization stage 2 on \top.pin_spi_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__clk.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_spi_0__clk.buf.buf  .......
Finished optimization stage 2 on \top.pin_spi_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_pwr_en_0  .......
Finished optimization stage 2 on \top.pin_pwr_en_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_pwr_en_0.buf  .......
Finished optimization stage 2 on \top.pin_pwr_en_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_pwr_en_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_pwr_en_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__lrclk  .......
Finished optimization stage 2 on \top.pin_mic_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__lrclk.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__lrclk.buf.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__data  .......
Finished optimization stage 2 on \top.pin_mic_0__data  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__data.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__data.buf.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__clk  .......
Finished optimization stage 2 on \top.pin_mic_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__clk.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_mic_0__clk.buf.buf  .......
Finished optimization stage 2 on \top.pin_mic_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_led_0  .......
Finished optimization stage 2 on \top.pin_led_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_led_0.buf  .......
Finished optimization stage 2 on \top.pin_led_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_led_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_led_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__sda  .......
Finished optimization stage 2 on \top.pin_i2c_0__sda  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__sda.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__sda.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__sda.buf.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__sda.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__scl  .......
Finished optimization stage 2 on \top.pin_i2c_0__scl  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__scl.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__scl.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_i2c_0__scl.buf.buf  .......
Finished optimization stage 2 on \top.pin_i2c_0__scl.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on BB .......
Finished optimization stage 2 on BB (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_dc_0  .......
Finished optimization stage 2 on \top.pin_dc_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_dc_0.buf  .......
Finished optimization stage 2 on \top.pin_dc_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_dc_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_dc_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_clk12_0  .......
Finished optimization stage 2 on \top.pin_clk12_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_clk12_0.buf  .......
Finished optimization stage 2 on \top.pin_clk12_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_clk12_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_clk12_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_btn_pwr_0  .......
Finished optimization stage 2 on \top.pin_btn_pwr_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_btn_pwr_0.buf  .......
Finished optimization stage 2 on \top.pin_btn_pwr_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_btn_pwr_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_btn_pwr_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on IB .......
Finished optimization stage 2 on IB (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_bl_0  .......
Finished optimization stage 2 on \top.pin_bl_0  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_bl_0.buf  .......
Finished optimization stage 2 on \top.pin_bl_0.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_bl_0.buf.buf  .......
Finished optimization stage 2 on \top.pin_bl_0.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__lrclk  .......
Finished optimization stage 2 on \top.pin_amp_0__lrclk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__lrclk.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__lrclk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__lrclk.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__lrclk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__en  .......
Finished optimization stage 2 on \top.pin_amp_0__en  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__en.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__en.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__en.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__en.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__data  .......
Finished optimization stage 2 on \top.pin_amp_0__data  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__data.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__data.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__data.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__data.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__clk  .......
Finished optimization stage 2 on \top.pin_amp_0__clk  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__clk.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__clk.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on \top.pin_amp_0__clk.buf.buf  .......
Finished optimization stage 2 on \top.pin_amp_0__clk.buf.buf  (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)
Running optimization stage 2 on OBZ .......
Finished optimization stage 2 on OBZ (CPU Time 0h:00m:00s, Memory Used current: 1087MB peak: 1102MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /build/impl/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 1088MB peak: 1102MB)


Process completed successfully.
# Fri Jan  2 22:26:17 2026

###########################################################]
###########################################################[

Copyright (C) 1994-2025 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: W-2024.09LR-SP1-1
Install: /home/dev/lscc/radiant/synpbase
OS: Ubuntu 22.04.5 LTS
Hostname: ed1f83f45e99
max virtual memory: unlimited (bytes)
max user processes: unlimited
max stack size: 8388608 (bytes)


Implementation : impl
Synopsys Synopsys Netlist Linker, Version comp202409synp2, Build 075R, Built Jun 12 2025 06:33:50, @6080475

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 946MB peak: 946MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan  2 22:26:18 2026

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /build/impl/synwork/top_impl_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 771MB peak: 772MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime

Process completed successfully.
# Fri Jan  2 22:26:18 2026

###########################################################]
