{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650377984606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650377984638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 23:19:44 2022 " "Processing started: Tue Apr 19 23:19:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650377984638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650377984638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control -c control " "Command: quartus_map --read_settings_files=on --write_settings_files=off control -c control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650377984638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650377986238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650377986238 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 control.v(72) " "Verilog HDL Expression warning at control.v(72): truncated literal to match 4 bits" {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1650378006777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650378006785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(32) " "Verilog HDL error at control.v(32): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 32 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(35) " "Verilog HDL error at control.v(35): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(46) " "Verilog HDL error at control.v(46): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 46 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(48) " "Verilog HDL error at control.v(48): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(50) " "Verilog HDL error at control.v(50): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(52) " "Verilog HDL error at control.v(52): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(54) " "Verilog HDL error at control.v(54): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(56) " "Verilog HDL error at control.v(56): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(58) " "Verilog HDL error at control.v(58): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(60) " "Verilog HDL error at control.v(60): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(61) " "Verilog HDL error at control.v(61): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 61 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(62) " "Verilog HDL error at control.v(62): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(63) " "Verilog HDL error at control.v(63): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(64) " "Verilog HDL error at control.v(64): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(70) " "Verilog HDL error at control.v(70): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 70 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(71) " "Verilog HDL error at control.v(71): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(72) " "Verilog HDL error at control.v(72): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 72 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(73) " "Verilog HDL error at control.v(73): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 73 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "instruction control.v(74) " "Verilog HDL error at control.v(74): object \"instruction\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "control.v" "" { Text "C:/Users/admin/2022-simple-team02/control/control.v" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1650378006785 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650378006881 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 19 23:20:06 2022 " "Processing ended: Tue Apr 19 23:20:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650378006881 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650378006881 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650378006881 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650378006881 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650378007593 ""}
