version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/userfpga_testbench_commongateintrigger/clockin
/userfpga_testbench_commongateintrigger/clockout
/userfpga_testbench_commongateintrigger/uut/inst_simulator/usermodule_state
/userfpga_testbench_commongateintrigger/uut/inst_simulator/BusIF/busbusy
/userfpga_testbench_commongateintrigger/uut/BusController/buscontroller_state
/userfpga_testbench_commongateintrigger/uut/inst_simulator/BusIF/busif_master_state
/userfpga_testbench_commongateintrigger/uut/inst_ConsumerMgr/BusIF/busif_master_state
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/userfpga_testbench_commongateintrigger/clockin
2
0
/userfpga_testbench_commongateintrigger/clockout
2
0
/userfpga_testbench_commongateintrigger/uut/inst_simulator/usermodule_state
2
2
/userfpga_testbench_commongateintrigger/uut/inst_simulator/BusIF/busbusy
2
2
/userfpga_testbench_commongateintrigger/uut/BusController/buscontroller_state
2
2
/userfpga_testbench_commongateintrigger/uut/inst_simulator/BusIF/busif_master_state
2
2
/userfpga_testbench_commongateintrigger/uut/inst_ConsumerMgr/BusIF/busif_master_state
2
2
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
