<!-- Compiled by morty-0.9.0 / 2024-12-02 16:15:00.152549965 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_xbar_intf</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_USER_WIDTH">AXI_USER_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.Cfg" class="impl"><code class="in-band"><a href="#parameter.Cfg">Cfg</a><span class="type-annotation">: axi_pkg::xbar_cfg_t</span></code></h3><div class="docblock">
</div><h3 id="parameter.ATOPS" class="impl"><code class="in-band"><a href="#parameter.ATOPS">ATOPS</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
</div><h3 id="parameter.CONNECTIVITY" class="impl"><code class="in-band"><a href="#parameter.CONNECTIVITY">CONNECTIVITY</a><span class="type-annotation">: bit [Cfg.NoSlvPorts-1:0][Cfg.NoMstPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="parameter.rule_t" class="impl"><code class="in-band"><a href="#parameter.rule_t">rule_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiIdWidthMstPorts" class="impl"><code class="in-band"><a href="#parameter.AxiIdWidthMstPorts">AxiIdWidthMstPorts</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.test_i" class="impl"><code class="in-band"><a href="#port.test_i">test_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.slv_ports" class="impl"><code class="in-band"><a href="#port.slv_ports">slv_ports</a><span class="type-annotation">: AXI_BUS.Slave</span></code></h3><div class="docblock">
</div><h3 id="port.mst_ports" class="impl"><code class="in-band"><a href="#port.mst_ports">mst_ports</a><span class="type-annotation">: AXI_BUS.Master</span></code></h3><div class="docblock">
</div><h3 id="port.addr_map_i" class="impl"><code class="in-band"><a href="#port.addr_map_i">addr_map_i</a><span class="type-annotation">: input  rule_t [Cfg.NoAddrRules-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.en_default_mst_port_i" class="impl"><code class="in-band"><a href="#port.en_default_mst_port_i">en_default_mst_port_i</a><span class="type-annotation">: input  logic  [Cfg.NoSlvPorts-1:0]</span></code></h3><div class="docblock">
</div><h3 id="port.default_mst_port_i" class="impl"><code class="in-band"><a href="#port.default_mst_port_i">default_mst_port_i</a><span class="type-annotation">: input  logic  [Cfg.NoSlvPorts-1:0][idx_width(Cfg.NoMstPorts)-1:0]</span></code></h3><div class="docblock">
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.id_mst_t.html">id_mst_t</a></td><td></td></tr><tr><td><a class="type" href="type.id_slv_t.html">id_slv_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_aw_chan_t.html">mst_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_aw_chan_t.html">slv_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_t.html">w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_b_chan_t.html">mst_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_b_chan_t.html">slv_b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_ar_chan_t.html">mst_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_ar_chan_t.html">slv_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_r_chan_t.html">mst_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_r_chan_t.html">slv_r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_req_t.html">mst_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_req_t.html">slv_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_resp_t.html">mst_resp_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_resp_t.html">slv_resp_t</a></td><td></td></tr></table>
</section>
</body>
</html>
