
Section 12 - Configuration String Details
-----------------------------------------
PLL_ADV "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst":
BANDWIDTH:OPTIMIZED
CLKFBOUT_DESKEW_ADJUST:10
CLKOUT0_DESKEW_ADJUST:0
CLKOUT1_DESKEW_ADJUST:0
CLKOUT2_DESKEW_ADJUST:10
CLKOUT3_DESKEW_ADJUST:10
CLKOUT4_DESKEW_ADJUST:10
CLKOUT5_DESKEW_ADJUST:10
CMT_TEST_CLK_SEL:7
COMPENSATION:INTERNAL
DIVCLK_DIVIDE:1
EN_REL:FALSE
LOCK_FAST_FILTER:HIGH
LOCK_SLOW_FILTER:HIGH
PLL_2_DCM1_CLK_SEL:6
PLL_2_DCM2_CLK_SEL:6
PLL_AVDD_COMP_SET:3
PLL_AVDD_VBG_PD:1
PLL_AVDD_VBG_SEL:9
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:FALSE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFB_MUX_SEL:0
PLL_CLKIN_MUX_SEL:0
PLL_CP_BIAS_TRIP_SHIFT:FALSE
PLL_CP_RES:1
PLL_DIRECT_PATH_CNTRL:FALSE
PLL_DVDD_COMP_SET:3
PLL_DVDD_VBG_PD:1
PLL_DVDD_VBG_SEL:9
PLL_EN:FALSE
PLL_EN_TCLK0:FALSE
PLL_EN_TCLK1:FALSE
PLL_EN_TCLK2:FALSE
PLL_EN_TCLK3:FALSE
PLL_EN_TCLK4:FALSE
PLL_EN_VCO0:TRUE
PLL_EN_VCO1:TRUE
PLL_EN_VCO2:TRUE
PLL_EN_VCO3:TRUE
PLL_EN_VCO4:TRUE
PLL_EN_VCO5:TRUE
PLL_EN_VCO6:TRUE
PLL_EN_VCO7:TRUE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:FALSE
PLL_INC_FLOCK:TRUE
PLL_INC_SLOCK:TRUE
PLL_LF_NEN:3
PLL_LF_PEN:0
PLL_LOCK_CNT:63
PLL_LOCK_CNT_RST_FAST:FALSE
PLL_MAN_LF_EN:FALSE
PLL_NBTI_EN:FALSE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PMCD_MODE:FALSE
PLL_PWRD_CFG:FALSE
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TCK4_SEL:0
PLL_UNLOCK_CNT:4
PLL_UNLOCK_CNT_RST_FAST:FALSE
PLL_VLFHIGH_DIS:FALSE
RESET_ON_LOSS_OF_LOCK:FALSE
RST_DEASSERT_CLK:CLKIN1
WAIT_DCM1_LOCK:FALSE
WAIT_DCM2_LOCK:FALSE
CLKFBOUT_MULT = 10
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10.0000000000000000
CLKIN2_PERIOD = 10.0000000000000000
CLKOUT0_DIVIDE = 10
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 1
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
REF_JITTER = 0.1



Section 13 - Control Set Information
------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal          | Reset Signal                                                                                                                 | Set Signal                                                                                                           | Enable Signal                                                                                                                      | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      |                                                                                                                                    | 63               | 65             |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | GLOBAL_LOGIC1                                                                                                                      | 18               | 18             |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                  | 3                | 3              |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                                    | 8                | 8              |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_wr                                                                    | 8                | 8              |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | ilmb_LMB_AddrStrobe                                                                                                                | 30               | 30             |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/valid_Write                                                            | 8                | 8              |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/valid_Write                                                            | 8                | 8              |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/reading_not0001                                                                                            | 1                | 1              |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | microblaze_0/Trace_Reg_Write                                                                                                       | 16               | 128            |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_ready                                                          | 195              | 195            |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                        | 17               | 32             |
| clk_100_0000MHz       |                                                                                                                              |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Reset_inv                                                                        | 1                | 1              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>          |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_sub0000<8>1 |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_or0000                                  |                                                                                                                      | mb_plb_Sl_addrAck<5>                                                                                                               | 5                | 5              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                              |                                                                                                                      |                                                                                                                                    | 2                | 2              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                     |                                                                                                                      | DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                      | 1                | 1              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                     |                                                                                                                      | mb_plb_Sl_addrAck<5>                                                                                                               | 1                | 1              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                              |                                                                                                                      |                                                                                                                                    | 6                | 6              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                           |                                                                                                                      |                                                                                                                                    | 8                | 8              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/Read_Reg_Rst                                                                 |                                                                                                                      | DIP_Switches_8Bit/DIP_Switches_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                                     | 8                | 8              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/iGPIO_xferAck_or0000                                                         |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/ip2bus_rdack_i                                                                           | mb_plb_SPLB_Rst<5>                                                                                                   |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | DIP_Switches_8Bit/DIP_Switches_8Bit/ip2bus_wrack_i                                                                           | mb_plb_SPLB_Rst<5>                                                                                                   |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>                          |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_sub0000<8>1                 |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_or0000                                                  |                                                                                                                      | mb_plb_Sl_addrAck<4>                                                                                                               | 5                | 5              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                              |                                                                                                                      |                                                                                                                                    | 2                | 2              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                     |                                                                                                                      | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                      | 1                | 1              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                     |                                                                                                                      | mb_plb_Sl_addrAck<4>                                                                                                               | 1                | 1              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                              |                                                                                                                      |                                                                                                                                    | 6                | 6              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                                           |                                                                                                                      |                                                                                                                                    | 8                | 8              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/gpio_core_1/Read_Reg_Rst                                                                                 |                                                                                                                      | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                                                     | 8                | 8              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/gpio_core_1/iGPIO_xferAck_or0000                                                                         |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/ip2bus_rdack_i                                                                                           | mb_plb_SPLB_Rst<4>                                                                                                   |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | LEDs_8Bit/LEDs_8Bit/ip2bus_wrack_i                                                                                           | mb_plb_SPLB_Rst<4>                                                                                                   |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>                    |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                        |                                                                                                                      |                                                                                                                                    | 2                | 2              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                     |                                                                                                                      | mb_plb_Sl_addrAck<3>                                                                                                               | 4                | 4              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                               |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                | 3                | 3              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                               |                                                                                                                      | mb_plb_Sl_addrAck<3>                                                                                                               | 1                | 1              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                     |                                                                                                                      | mb_plb_Sl_addrAck<3>                                                                                                               | 4                | 4              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                        |                                                                                                                      |                                                                                                                                    | 6                | 6              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                                     |                                                                                                                      |                                                                                                                                    | 8                | 8              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/BAUD_RATE_I/count_not0001                                                          |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/BAUD_RATE_I/count_not0001_inv                                                      |                                                                                                                      |                                                                                                                                    | 3                | 7              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/UARTLITE_RX_I/mid_Start_Bit                                                        |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1_not0001                                                         | 8                | 8              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_or0000                                                       |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_not0001                                                            | 3                | 3              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable                                                       |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                  | 1                | 1              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/reset_RX_FIFO                                                                      |                                                                                                                      |                                                                                                                                    | 3                | 6              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/reset_TX_FIFO                                                                      |                                                                                                                      |                                                                                                                                    | 3                | 6              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/status_Reg_1_or0000                                                                |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/rx_Frame_Error                                                                           | 1                | 1              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/status_Reg_1_or0000                                                                |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/rx_Overrun_Error                                                                         | 1                | 1              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/ip2bus_rdack                                                                                       | mb_plb_SPLB_Rst<3>                                                                                                   |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | RS232_Uart_0/RS232_Uart_0/ip2bus_wrack                                                                                       | mb_plb_SPLB_Rst<3>                                                                                                   |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | dlmb_LMB_Rst                                                                                                                 |                                                                                                                      |                                                                                                                                    | 4                | 4              |
| clk_100_0000MHz       | fit_timer_0/fit_timer_0/Cnt<12>                                                                                              |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | fit_timer_0_Interrupt                                                                                                        |                                                                                                                      |                                                                                                                                    | 4                | 8              |
| clk_100_0000MHz       | fit_timer_1/fit_timer_1/Cnt<12>                                                                                              |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | fit_timer_1_Interrupt                                                                                                        |                                                                                                                      |                                                                                                                                    | 4                | 8              |
| clk_100_0000MHz       | ilmb_LMB_AddrStrobe                                                                                                          | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_in_progress_0_or0000                       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_in_progress_0_and0000                                    | 1                | 1              |
| clk_100_0000MHz       | ilmb_LMB_Rst                                                                                                                 |                                                                                                                      |                                                                                                                                    | 4                | 4              |
| clk_100_0000MHz       | mb_plb/PLB_Rst                                                                                                               |                                                                                                                      |                                                                                                                                    | 35               | 35             |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/N30                                                             | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                              |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb_or0000                                            |                                                                                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb_set                                                     | 1                | 1              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i                                             | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                              |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i                                             | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                              |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_cmb23                                                   | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                              |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_p1_i_and0000                                                |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrLoad                                                        |                                                                                                                      |                                                                                                                                    | 4                | 4              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                      |                                                                                                                      |                                                                                                                                    | 10               | 10             |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                      |                                                                                                                      | mb_plb/N43                                                                                                                         | 2                | 2              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                      |                                                                                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadSecRd                                                             | 2                | 2              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                      |                                                                                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadSecWr                                                             | 2                | 2              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                      |                                                                                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/priRdBurstEn                                                          | 2                | 2              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                      |                                                                                                                      | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/loadAddrSelReg                                                                        | 4                | 4              |
| clk_100_0000MHz       | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/loadAddrSelReg                                                                  | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                              |                                                                                                                                    | 2                | 2              |
| clk_100_0000MHz       | mb_plb_PLB_MTimeout<0>                                                                                                       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                               |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mb_plb_PLB_MTimeout<1>                                                                                                       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                               |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      |                                                                                                                                    | 76               | 76             |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/count_clock_en                                                             | 9                | 33             |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<0>                                                                  | 8                | 8              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<10>                                                                 | 8                | 8              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<16>                                                                 | 8                | 8              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<24>                                                                 | 8                | 8              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/count_clock_en                                            | 9                | 33             |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<0>                                                 | 8                | 8              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<10>                                                | 8                | 8              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<16>                                                | 8                | 8              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<24>                                                | 8                | 8              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<16>                                                                     | 1                | 1              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<21>                                                                     | 2                | 2              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<25>                                                                     | 7                | 7              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<16>                                                                     | 1                | 1              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<25>                                                                     | 7                | 7              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<0>                                                                                                           |                                                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/pair0_Select                                                                     | 2                | 2              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<1>                                                                                                           |                                                                                                                      |                                                                                                                                    | 57               | 57             |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<1>                                                                                                           |                                                                                                                      | xps_intc_0/xps_intc_0/INTC_CORE_I/mer_int_1_and0000                                                                                | 1                | 1              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<1>                                                                                                           |                                                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<7>                                                          | 1                | 1              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<2>                                                                                                           |                                                                                                                      |                                                                                                                                    | 6                | 6              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<2>                                                                                                           |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/enable_interrupts_and0000                                                                                  | 1                | 1              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<2>                                                                                                           |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/mdm_CS                                                                                                     | 2                | 2              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<3>                                                                                                           |                                                                                                                      |                                                                                                                                    | 52               | 52             |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<3>                                                                                                           |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>                                                      | 1                | 1              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<3>                                                                                                           |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                  | 2                | 2              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<3>                                                                                                           |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/UARTLITE_RX_I/running_0_not0001                                                          | 1                | 1              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<3>                                                                                                           |                                                                                                                      | RS232_Uart_0/RS232_Uart_0/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_not0001                                                  | 1                | 1              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<4>                                                                                                           |                                                                                                                      |                                                                                                                                    | 53               | 53             |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<4>                                                                                                           |                                                                                                                      | LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_OE_0_not0001                                                                                  | 8                | 8              |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<5>                                                                                                           |                                                                                                                      |                                                                                                                                    | 53               | 53             |
| clk_100_0000MHz       | mb_plb_SPLB_Rst<5>                                                                                                           |                                                                                                                      | DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_OE_0_not0001                                                                  | 8                | 8              |
| clk_100_0000MHz       | mb_plb_Sl_rdComp<2>                                                                                                          |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading                                                                                     | 8                | 8              |
| clk_100_0000MHz       | mdm_0/Dbg_Update_1                                                                                                           |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Read_or0000                                                                      |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Write_or0000                                                                     |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/set_Ext_BRK                                                                           | mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK                                                                                | GLOBAL_LOGIC0                                                                                                                      | 1                | 1              |
| clk_100_0000MHz       | mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK_or0000                                                                                 |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO                                                                                        |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO                                                                                        |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/rx_Data_Present                                                                                            | 1                | 4              |
| clk_100_0000MHz       | mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO                                                                                        |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO                                                                                        |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Data_Present                                                                           | 1                | 4              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/DReady_inv                                                                       |                                                                                                                      |                                                                                                                                    | 32               | 32             |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_12_or0000                      |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                | 33               | 36             |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op<0>                      |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                        | 17               | 17             |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/Rst                                    |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                | 32               | 32             |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_or0000                   |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                        | 32               | 32             |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_0_or0000      |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_0_or0000      |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_i_0_and0000              | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_0_or0000      |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_i_0_and0000             | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O          |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O          |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O                     | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_bt_hit_hold_0_or0000                                     |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O                     | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_reservation_0_or0000                                     |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_reservation_0_and0000                                          | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ext_nm_brk_hold_or0000                                      |                                                                                                                      | Ext_NM_BRK                                                                                                                         | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                  |                                                                                                                      |                                                                                                                                    | 2                | 2              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                  |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Access_not0001                                        | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                  |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                | 2                | 2              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                  |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                | 2                | 2              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/flush_pipe                                                  |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0_not0001                                                | 2                | 2              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_fetch_in_progress_0_or0000                               |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch_0_not0001                                         | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_jump_nodelay_rst                                         |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_missed_fetch_already_tested_0_or0000                     |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY5/O                     | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Ext_BRK_hold_0_or0000                               |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/OF_Take_Ext_BRK                                                                        | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Ext_BRK_hold_0_or0000                               |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/of_Take_Interrupt                                                                      | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_read_imm_reg_ii_0_or0000                                 |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001                                 | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i_0_or0000 | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i_0_not0001              | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001                                 | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_freeze_i_0_or0000 | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_i_not0001      | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001                                 | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_state_i_0_or0000  | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_i_not0001      | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/DPLB_M_request_or0000         |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_and0000               | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000          |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_and0000               | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst_or0000        | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                               |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_M_request_or0000          |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_M_request_and0000               | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      |                                                                                                                                    | 153              | 153            |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | mb_plb_PLB_MRdDAck<0>                                                                                                              | 32               | 32             |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/MEM_DataBus_Access_not0001                                        | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                | 69               | 92             |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                | 193              | 229            |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_PipeRun_dbg                                                    | 32               | 32             |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_0_not0001                                     | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_0_not0001                                                | 2                | 2              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/if_pc_write                                                       | 32               | 32             |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                        | 22               | 22             |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_set_MSR_IE_hold_0_not0001                                      | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i<0>                                                   | 3                | 3              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_dbg_exception_0_and00001                                       | 5                | 5              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_valid_0_not0001                                                | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_16_not0001              | 33               | 33             |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_hit_0_not0001                | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_single_step_0_not0001 | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_not0001           | 2                | 2              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_not0001           | 1                | 1              |
| clk_100_0000MHz       | microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset                                                                       |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/of_write_imm_reg                                                                       | 16               | 16             |
| clk_100_0000MHz       | microblaze_0_mdm_bus_Debug_Rst                                                                                               |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_and                                                                            |                                                                                                                      | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_nand                                                                                 | 1                | 1              |
| clk_100_0000MHz       | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and                                                                            |                                                                                                                      | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_nand                                                                                 | 1                | 1              |
| clk_100_0000MHz       | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                                            |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                                            |                                                                                                                      | proc_sys_reset_0/proc_sys_reset_0/SEQ/Core_inv                                                                                     | 1                | 1              |
| clk_100_0000MHz       | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                                            |                                                                                                                      | proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec<2>                                                                                   | 1                | 1              |
| clk_100_0000MHz       | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                                            |                                                                                                                      | proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec<2>                                                                                  | 1                | 1              |
| clk_100_0000MHz       | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                                            |                                                                                                                      | proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys_not0001                                                                             | 1                | 1              |
| clk_100_0000MHz       | proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<1>                                                                   |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0_not0001                                                                      |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0_not0001                                                                     |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr_inv                                                                            |                                                                                                                      | proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en                                                                                   | 6                | 6              |
| clk_100_0000MHz       | sys_bus_reset                                                                                                                |                                                                                                                      |                                                                                                                                    | 2                | 2              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/INTC_CORE_I/intr_edge<0>                                                                                     | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/INTC_CORE_I/isr_en                                                                                           | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_2_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/INTC_CORE_I/intr_edge1<2>                                                                                    | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_2_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/INTC_CORE_I/isr_en                                                                                           | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_2_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/ier_0_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<5>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/ier_1_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<5>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/ier_2_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<5>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_1_or0000                                                                        |                                                                                                                      | xps_intc_0/xps_intc_0/INTC_CORE_I/intr_edge0<1>                                                                                    | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_1_or0000                                                                        |                                                                                                                      | xps_intc_0/xps_intc_0/INTC_CORE_I/isr_en                                                                                           | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_1_or0000                                                                        |                                                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/sie<0>                                                                                     | xps_intc_0/xps_intc_0/INTC_CORE_I/ier_0_or0000                                                                       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/sie<1>                                                                                     | xps_intc_0/xps_intc_0/INTC_CORE_I/ier_1_or0000                                                                       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/sie<2>                                                                                     | xps_intc_0/xps_intc_0/INTC_CORE_I/ier_2_or0000                                                                       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/sie_0_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<4>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/sie_1_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<4>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/INTC_CORE_I/sie_2_or0000                                                                               |                                                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<4>                                                          | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>                        |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_sub0000<8>1               |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                            |                                                                                                                      |                                                                                                                                    | 2                | 2              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                         |                                                                                                                      | mb_plb_Sl_addrAck<1>                                                                                                               | 8                | 8              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                   |                                                                                                                      | mb_plb_Sl_addrAck<1>                                                                                                               | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                   |                                                                                                                      | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                    | 4                | 4              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                         |                                                                                                                      | mb_plb_Sl_addrAck<1>                                                                                                               | 8                | 8              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_or0000                                                        |                                                                                                                      | mb_plb_Sl_addrAck<1>                                                                                                               | 4                | 4              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                            |                                                                                                                      |                                                                                                                                    | 6                | 6              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                                         |                                                                                                                      |                                                                                                                                    | 4                | 4              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/ip2bus_rdack                                                                                           | mb_plb_SPLB_Rst<1>                                                                                                   |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | xps_intc_0/xps_intc_0/ip2bus_wrack                                                                                           | mb_plb_SPLB_Rst<1>                                                                                                   |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>                      |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                          |                                                                                                                      |                                                                                                                                    | 2                | 2              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                       |                                                                                                                      | mb_plb_Sl_addrAck<0>                                                                                                               | 6                | 6              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                 |                                                                                                                      | mb_plb_Sl_addrAck<0>                                                                                                               | 1                | 1              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                 |                                                                                                                      | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                  | 4                | 4              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                       |                                                                                                                      | mb_plb_Sl_addrAck<0>                                                                                                               | 6                | 6              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_or0000                                                      |                                                                                                                      | mb_plb_Sl_addrAck<0>                                                                                                               | 5                | 5              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                          |                                                                                                                      |                                                                                                                                    | 6                | 6              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                                       |                                                                                                                      |                                                                                                                                    | 32               | 32             |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_Set<23>                                                              | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Mrom_TCSR0_Reset8                                                  | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<16>                                                                     | 1                | 1              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_Set<23>                                                              | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Mrom_TCSR1_Reset8                                                  | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<16>                                                                     | 1                | 1              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/ip2bus_rdack                                                                                         | mb_plb_SPLB_Rst<0>                                                                                                   |                                                                                                                                    | 1                | 1              |
| clk_100_0000MHz       | xps_timer_0/xps_timer_0/ip2bus_wrack                                                                                         | mb_plb_SPLB_Rst<0>                                                                                                   |                                                                                                                                    | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| fit_timer_0_Interrupt | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_0_or0000                                                                               |                                                                                                                      |                                                                                                                                    | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| fit_timer_1_Interrupt | xps_intc_0/xps_intc_0/INTC_CORE_I/intr_sync0_1_or0000                                                                        |                                                                                                                      |                                                                                                                                    | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| mdm_0/Dbg_Clk_1       |                                                                                                                              |                                                                                                                      |                                                                                                                                    | 37               | 37             |
| mdm_0/Dbg_Clk_1       |                                                                                                                              |                                                                                                                      | GLOBAL_LOGIC0                                                                                                                      | 16               | 16             |
| mdm_0/Dbg_Clk_1       |                                                                                                                              |                                                                                                                      | GLOBAL_LOGIC1                                                                                                                      | 3                | 3              |
| mdm_0/Dbg_Clk_1       |                                                                                                                              |                                                                                                                      | mdm_0/Dbg_Capture_1                                                                                                                | 43               | 43             |
| mdm_0/Dbg_Clk_1       |                                                                                                                              |                                                                                                                      | mdm_0/Dbg_Shift_1                                                                                                                  | 8                | 8              |
| mdm_0/Dbg_Clk_1       |                                                                                                                              |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_and0000                                                                         | 8                | 8              |
| mdm_0/Dbg_Clk_1       |                                                                                                                              |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tdo_reg_not0001                                                                             | 8                | 8              |
| mdm_0/Dbg_Clk_1       |                                                                                                                              |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                   | 32               | 32             |
| mdm_0/Dbg_Clk_1       |                                                                                                                              |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/which_pc                            | 7                | 8              |
| mdm_0/Dbg_Clk_1       | mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv                                                                                  |                                                                                                                      |                                                                                                                                    | 28               | 28             |
| mdm_0/Dbg_Clk_1       | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                              |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/TDI_Shifter_and0000                                                                                        | 4                | 4              |
| mdm_0/Dbg_Clk_1       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_inv         |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| mdm_0/Dbg_Clk_1       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK_or0000      |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| mdm_0/Dbg_Clk_1       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Shift_inv                     |                                                                                                                      |                                                                                                                                    | 2                | 8              |
| mdm_0/Dbg_Clk_1       | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_inv              |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| mdm_0/Dbg_Clk_1       | microblaze_0_mdm_bus_Dbg_Reg_En<3>                                                                                           |                                                                                                                      |                                                                                                                                    | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| mdm_0/Dbg_Update_1    |                                                                                                                              |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_and0000                                                                     | 4                | 4              |
| mdm_0/Dbg_Update_1    |                                                                                                                              |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_1_and0000                                                                           | 8                | 8              |
| mdm_0/Dbg_Update_1    |                                                                                                                              |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/tx_buffered_and0000                                                                         | 1                | 1              |
| mdm_0/Dbg_Update_1    |                                                                                                                              |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                      | 5                | 5              |
| mdm_0/Dbg_Update_1    | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv                                                                          |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| mdm_0/Dbg_Update_1    | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                              |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/MDM_SEL                                                                                                    | 4                | 4              |
| mdm_0/Dbg_Update_1    | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_Rst               |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                      | 2                | 2              |
| mdm_0/Dbg_Update_1    | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk             |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                      | 1                | 1              |
| mdm_0/Dbg_Update_1    | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i              |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                      | 1                | 1              |
| mdm_0/Dbg_Update_1    | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i             |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                      | 1                | 1              |
| mdm_0/Dbg_Update_1    | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step             |                                                                                                                      | microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                      | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| xps_timer_0_Interrupt | xps_intc_0/xps_intc_0/INTC_CORE_I/iar_2_or0000                                                                               |                                                                                                                      |                                                                                                                                    | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~mdm_0/Dbg_Clk_1      | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv                                                                          |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/sync_detected                                                                               | 1                | 1              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~mdm_0/Dbg_Update_1   |                                                                                                                              |                                                                                                                      | mdm_0/mdm_0/MDM_Core_I1/Old_MDM_SEL                                                                                                | 8                | 8              |
| ~mdm_0/Dbg_Update_1   | mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3                                                                          |                                                                                                                      |                                                                                                                                    | 1                | 1              |
| ~mdm_0/Dbg_Update_1   | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                              |                                                                                                                      |                                                                                                                                    | 4                | 4              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
