// Seed: 4136224850
module module_0 (
    input wand id_0,
    input wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri0 id_5,
    output uwire id_6,
    output wand id_7,
    input wand id_8,
    input tri id_9,
    input tri0 id_10,
    input wire id_11,
    input wor id_12,
    output wor id_13
);
  always @(posedge 1) begin : LABEL_0
    if (1) for (id_4 = 1'b0; 1; id_6 = 1) @(posedge ("") - ~&id_8);
  end
  tri1 id_15 = 1;
  assign module_1.type_2 = 0;
  assign id_13 = 1;
  assign id_7 = 1;
  assign id_7 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output tri id_2,
    output wand id_3,
    input wire id_4,
    output wand id_5
);
  initial id_5 = 1 < 1;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_4,
      id_2,
      id_3,
      id_3,
      id_5,
      id_4,
      id_0,
      id_4,
      id_0,
      id_0,
      id_3
  );
endmodule
