-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cornerTracker_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s is
port (
    in_harris_mat_419_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_harris_mat_419_empty_n : IN STD_LOGIC;
    in_harris_mat_419_read : OUT STD_LOGIC;
    out_harris_mat_420_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_harris_mat_420_full_n : IN STD_LOGIC;
    out_harris_mat_420_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (10 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (10 downto 0);
    img_height : IN STD_LOGIC_VECTOR (10 downto 0);
    img_width : IN STD_LOGIC_VECTOR (10 downto 0);
    p_threshold : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    p_read_ap_vld : IN STD_LOGIC;
    p_read1_ap_vld : IN STD_LOGIC;
    img_height_ap_vld : IN STD_LOGIC;
    img_width_ap_vld : IN STD_LOGIC;
    p_threshold_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of cornerTracker_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_s is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_start : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_start_full_n : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_done : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_continue : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_idle : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_start_out : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_start_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_1_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_1_out_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_2_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_2_out_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out1_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out1_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out2_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out2_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out3_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out3_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out4_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out4_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_threshold_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_threshold_out_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_done : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_continue : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_start_out : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_start_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_img_height_read : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_img_width_read : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_rows_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_rows_out_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_cols_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_cols_out_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_rows_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_rows_out_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_cols_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_cols_out_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_rows_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_rows_out_write : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_cols_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_cols_out_write : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_ap_done : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_ap_continue : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_ap_idle : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_in_harris_mat_419_read : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_gradx_mat_49_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_gradx_mat_49_write : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_grady_mat_410_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_grady_mat_410_write : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_1_read : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_2_read : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_start : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_start_full_n : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_done : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_continue : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_idle : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_ready : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_start_out : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_start_write : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx_mat_49_read : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx1_mat_411_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx1_mat_411_write : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx2_mat_413_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx2_mat_413_write : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_read : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_read : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out_write : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out1_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out1_write : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out_write : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out2_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out2_write : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_done : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_continue : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_idle : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_start_out : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_start_write : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx1_mat_411_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx1_mat_411_write : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx2_mat_413_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx2_mat_413_write : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_height_read : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_height_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_height_out_write : STD_LOGIC;
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_out_write : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_start : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_done : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_continue : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_idle : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_ready : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_start_out : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_start_write : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_gradx1_mat_411_read : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_gradx_2_41_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_gradx_2_41_write : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_height_read : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_width_read : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_height_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_height_out_write : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_width_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_width_out_write : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_done : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_continue : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_idle : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx1_mat_411_read : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx_2_41_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx_2_41_write : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_width_read : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_done : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_continue : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_idle : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx2_mat_413_read : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradxy_43_din : STD_LOGIC_VECTOR (15 downto 0);
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradxy_43_write : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_width_read : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_start : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_done : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_continue : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_idle : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_ready : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_gradx_2_41_read : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_gradx2g_44_din : STD_LOGIC_VECTOR (15 downto 0);
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_gradx2g_44_write : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_p_src_mat_1_read : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_p_src_mat_2_read : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_start : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_done : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_continue : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_idle : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_ready : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_gradx_2_41_read : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_gradx2g_44_din : STD_LOGIC_VECTOR (15 downto 0);
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_gradx2g_44_write : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_p_src_mat_1_read : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_p_src_mat_2_read : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_U0_ap_start : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_U0_ap_done : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_U0_ap_continue : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_U0_ap_idle : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_U0_gradx2g_44_din : STD_LOGIC_VECTOR (15 downto 0);
    signal boxFilter_0_3_2_1080_1920_1_false_U0_gradx2g_44_write : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_1_read : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_2_read : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_done : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_continue : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_idle : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_gradx2g_44_read : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_gradxyg_46_read : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_score_47_din : STD_LOGIC_VECTOR (31 downto 0);
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_score_47_write : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_height_read : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_width_read : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_height_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_height_out_write : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_width_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_width_out_write : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_done : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_continue : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_idle : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_start_out : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_start_write : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_thresh_48_din : STD_LOGIC_VECTOR (31 downto 0);
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_thresh_48_write : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_img_height_read : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_img_width_read : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_img_height_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_img_height_out_write : STD_LOGIC;
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_img_width_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal xFThreshold_5_1080_1920_5_1_12_1920_U0_img_width_out_write : STD_LOGIC;
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start : STD_LOGIC;
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_done : STD_LOGIC;
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_continue : STD_LOGIC;
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_idle : STD_LOGIC;
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready : STD_LOGIC;
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_thresh_48_read : STD_LOGIC;
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_out_harris_mat_420_din : STD_LOGIC_VECTOR (7 downto 0);
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_out_harris_mat_420_write : STD_LOGIC;
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_height_read : STD_LOGIC;
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal p_src_mat_1_c_full_n : STD_LOGIC;
    signal p_src_mat_1_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_mat_1_c_empty_n : STD_LOGIC;
    signal p_src_mat_2_c_full_n : STD_LOGIC;
    signal p_src_mat_2_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal p_src_mat_2_c_empty_n : STD_LOGIC;
    signal img_height_c_full_n : STD_LOGIC;
    signal img_height_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_c_empty_n : STD_LOGIC;
    signal img_height_c27_full_n : STD_LOGIC;
    signal img_height_c27_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_c27_empty_n : STD_LOGIC;
    signal img_height_c28_full_n : STD_LOGIC;
    signal img_height_c28_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_c28_empty_n : STD_LOGIC;
    signal img_width_c_full_n : STD_LOGIC;
    signal img_width_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_width_c_empty_n : STD_LOGIC;
    signal img_width_c29_full_n : STD_LOGIC;
    signal img_width_c29_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_width_c29_empty_n : STD_LOGIC;
    signal img_width_c30_full_n : STD_LOGIC;
    signal img_width_c30_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_width_c30_empty_n : STD_LOGIC;
    signal p_threshold_c_full_n : STD_LOGIC;
    signal p_threshold_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal p_threshold_c_empty_n : STD_LOGIC;
    signal gradx_2_rows_c_full_n : STD_LOGIC;
    signal gradx_2_rows_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal gradx_2_rows_c_empty_n : STD_LOGIC;
    signal gradx_2_cols_c_full_n : STD_LOGIC;
    signal gradx_2_cols_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal gradx_2_cols_c_empty_n : STD_LOGIC;
    signal grady_2_rows_c_full_n : STD_LOGIC;
    signal grady_2_rows_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal grady_2_rows_c_empty_n : STD_LOGIC;
    signal grady_2_cols_c_full_n : STD_LOGIC;
    signal grady_2_cols_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal grady_2_cols_c_empty_n : STD_LOGIC;
    signal gradxy_rows_c_full_n : STD_LOGIC;
    signal gradxy_rows_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal gradxy_rows_c_empty_n : STD_LOGIC;
    signal gradxy_cols_c_full_n : STD_LOGIC;
    signal gradxy_cols_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal gradxy_cols_c_empty_n : STD_LOGIC;
    signal gradx_mat_data_full_n : STD_LOGIC;
    signal gradx_mat_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal gradx_mat_data_empty_n : STD_LOGIC;
    signal grady_mat_data_full_n : STD_LOGIC;
    signal grady_mat_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal grady_mat_data_empty_n : STD_LOGIC;
    signal gradx1_mat_data_full_n : STD_LOGIC;
    signal gradx1_mat_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal gradx1_mat_data_empty_n : STD_LOGIC;
    signal gradx2_mat_data_full_n : STD_LOGIC;
    signal gradx2_mat_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal gradx2_mat_data_empty_n : STD_LOGIC;
    signal img_height_c31_full_n : STD_LOGIC;
    signal img_height_c31_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_c31_empty_n : STD_LOGIC;
    signal img_height_c32_full_n : STD_LOGIC;
    signal img_height_c32_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_c32_empty_n : STD_LOGIC;
    signal img_width_c33_full_n : STD_LOGIC;
    signal img_width_c33_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_width_c33_empty_n : STD_LOGIC;
    signal img_width_c34_full_n : STD_LOGIC;
    signal img_width_c34_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_width_c34_empty_n : STD_LOGIC;
    signal grady1_mat_data_full_n : STD_LOGIC;
    signal grady1_mat_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal grady1_mat_data_empty_n : STD_LOGIC;
    signal grady2_mat_data_full_n : STD_LOGIC;
    signal grady2_mat_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal grady2_mat_data_empty_n : STD_LOGIC;
    signal img_height_c35_full_n : STD_LOGIC;
    signal img_height_c35_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_c35_empty_n : STD_LOGIC;
    signal img_width_c36_full_n : STD_LOGIC;
    signal img_width_c36_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_width_c36_empty_n : STD_LOGIC;
    signal gradx_2_data_full_n : STD_LOGIC;
    signal gradx_2_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal gradx_2_data_empty_n : STD_LOGIC;
    signal img_height_c37_full_n : STD_LOGIC;
    signal img_height_c37_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_c37_empty_n : STD_LOGIC;
    signal img_width_c38_full_n : STD_LOGIC;
    signal img_width_c38_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_width_c38_empty_n : STD_LOGIC;
    signal grady_2_data_full_n : STD_LOGIC;
    signal grady_2_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal grady_2_data_empty_n : STD_LOGIC;
    signal gradxy_data_full_n : STD_LOGIC;
    signal gradxy_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal gradxy_data_empty_n : STD_LOGIC;
    signal gradx2g_data_full_n : STD_LOGIC;
    signal gradx2g_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal gradx2g_data_empty_n : STD_LOGIC;
    signal grady2g_data_full_n : STD_LOGIC;
    signal grady2g_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal grady2g_data_empty_n : STD_LOGIC;
    signal gradxyg_data_full_n : STD_LOGIC;
    signal gradxyg_data_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal gradxyg_data_empty_n : STD_LOGIC;
    signal score_data_full_n : STD_LOGIC;
    signal score_data_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal score_data_empty_n : STD_LOGIC;
    signal img_height_c39_full_n : STD_LOGIC;
    signal img_height_c39_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_c39_empty_n : STD_LOGIC;
    signal img_width_c40_full_n : STD_LOGIC;
    signal img_width_c40_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_width_c40_empty_n : STD_LOGIC;
    signal thresh_data_full_n : STD_LOGIC;
    signal thresh_data_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal thresh_data_empty_n : STD_LOGIC;
    signal img_height_c41_full_n : STD_LOGIC;
    signal img_height_c41_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_height_c41_empty_n : STD_LOGIC;
    signal img_width_c42_full_n : STD_LOGIC;
    signal img_width_c42_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal img_width_c42_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready : STD_LOGIC;
    signal xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n : STD_LOGIC;
    signal start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_empty_n : STD_LOGIC;
    signal start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_full_n : STD_LOGIC;
    signal start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_empty_n : STD_LOGIC;
    signal start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n : STD_LOGIC;
    signal start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_empty_n : STD_LOGIC;
    signal start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n : STD_LOGIC;
    signal start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_empty_n : STD_LOGIC;
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_full_n : STD_LOGIC;
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_empty_n : STD_LOGIC;
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_full_n : STD_LOGIC;
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_empty_n : STD_LOGIC;
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n : STD_LOGIC;
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_boxFilter_0_3_2_1080_1920_1_false_U0_empty_n : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_start_full_n : STD_LOGIC;
    signal Sobel_0_3_0_2_1080_1920_1_false_U0_start_write : STD_LOGIC;
    signal start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_full_n : STD_LOGIC;
    signal start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_empty_n : STD_LOGIC;
    signal start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n : STD_LOGIC;
    signal start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_empty_n : STD_LOGIC;
    signal start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n : STD_LOGIC;
    signal start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_empty_n : STD_LOGIC;
    signal start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n : STD_LOGIC;
    signal start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_empty_n : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_start_full_n : STD_LOGIC;
    signal xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_start_write : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_start_full_n : STD_LOGIC;
    signal xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_start_write : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_start_full_n : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_26_U0_start_write : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_start_full_n : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_27_U0_start_write : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_U0_start_full_n : STD_LOGIC;
    signal boxFilter_0_3_2_1080_1920_1_false_U0_start_write : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_start_full_n : STD_LOGIC;
    signal xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_start_write : STD_LOGIC;
    signal start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n : STD_LOGIC;
    signal start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_empty_n : STD_LOGIC;
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_start_full_n : STD_LOGIC;
    signal xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_start_write : STD_LOGIC;

    component cornerTracker_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (10 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (10 downto 0);
        img_height : IN STD_LOGIC_VECTOR (10 downto 0);
        img_width : IN STD_LOGIC_VECTOR (10 downto 0);
        p_threshold : IN STD_LOGIC_VECTOR (15 downto 0);
        p_src_mat_1_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        p_src_mat_1_out_full_n : IN STD_LOGIC;
        p_src_mat_1_out_write : OUT STD_LOGIC;
        p_src_mat_2_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        p_src_mat_2_out_full_n : IN STD_LOGIC;
        p_src_mat_2_out_write : OUT STD_LOGIC;
        img_height_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_height_out_full_n : IN STD_LOGIC;
        img_height_out_write : OUT STD_LOGIC;
        img_height_out1_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_height_out1_full_n : IN STD_LOGIC;
        img_height_out1_write : OUT STD_LOGIC;
        img_height_out2_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_height_out2_full_n : IN STD_LOGIC;
        img_height_out2_write : OUT STD_LOGIC;
        img_width_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_width_out_full_n : IN STD_LOGIC;
        img_width_out_write : OUT STD_LOGIC;
        img_width_out3_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_width_out3_full_n : IN STD_LOGIC;
        img_width_out3_write : OUT STD_LOGIC;
        img_width_out4_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_width_out4_full_n : IN STD_LOGIC;
        img_width_out4_write : OUT STD_LOGIC;
        p_threshold_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_threshold_out_full_n : IN STD_LOGIC;
        p_threshold_out_write : OUT STD_LOGIC );
    end component;


    component cornerTracker_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        img_height_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_height_empty_n : IN STD_LOGIC;
        img_height_read : OUT STD_LOGIC;
        img_width_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_width_empty_n : IN STD_LOGIC;
        img_width_read : OUT STD_LOGIC;
        gradx_2_rows_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        gradx_2_rows_out_full_n : IN STD_LOGIC;
        gradx_2_rows_out_write : OUT STD_LOGIC;
        gradx_2_cols_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        gradx_2_cols_out_full_n : IN STD_LOGIC;
        gradx_2_cols_out_write : OUT STD_LOGIC;
        grady_2_rows_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        grady_2_rows_out_full_n : IN STD_LOGIC;
        grady_2_rows_out_write : OUT STD_LOGIC;
        grady_2_cols_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        grady_2_cols_out_full_n : IN STD_LOGIC;
        grady_2_cols_out_write : OUT STD_LOGIC;
        gradxy_rows_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        gradxy_rows_out_full_n : IN STD_LOGIC;
        gradxy_rows_out_write : OUT STD_LOGIC;
        gradxy_cols_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        gradxy_cols_out_full_n : IN STD_LOGIC;
        gradxy_cols_out_write : OUT STD_LOGIC );
    end component;


    component cornerTracker_Sobel_0_3_0_2_1080_1920_1_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_harris_mat_419_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_harris_mat_419_empty_n : IN STD_LOGIC;
        in_harris_mat_419_read : OUT STD_LOGIC;
        gradx_mat_49_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradx_mat_49_full_n : IN STD_LOGIC;
        gradx_mat_49_write : OUT STD_LOGIC;
        grady_mat_410_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        grady_mat_410_full_n : IN STD_LOGIC;
        grady_mat_410_write : OUT STD_LOGIC;
        p_src_mat_1_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        p_src_mat_1_empty_n : IN STD_LOGIC;
        p_src_mat_1_read : OUT STD_LOGIC;
        p_src_mat_2_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        p_src_mat_2_empty_n : IN STD_LOGIC;
        p_src_mat_2_read : OUT STD_LOGIC );
    end component;


    component cornerTracker_xFDuplicate_2_1080_1920_3_1_5_1920_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        gradx_mat_49_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        gradx_mat_49_empty_n : IN STD_LOGIC;
        gradx_mat_49_read : OUT STD_LOGIC;
        gradx1_mat_411_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradx1_mat_411_full_n : IN STD_LOGIC;
        gradx1_mat_411_write : OUT STD_LOGIC;
        gradx2_mat_413_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradx2_mat_413_full_n : IN STD_LOGIC;
        gradx2_mat_413_write : OUT STD_LOGIC;
        img_height_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_height_empty_n : IN STD_LOGIC;
        img_height_read : OUT STD_LOGIC;
        img_width_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_width_empty_n : IN STD_LOGIC;
        img_width_read : OUT STD_LOGIC;
        img_height_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_height_out_full_n : IN STD_LOGIC;
        img_height_out_write : OUT STD_LOGIC;
        img_height_out1_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_height_out1_full_n : IN STD_LOGIC;
        img_height_out1_write : OUT STD_LOGIC;
        img_width_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_width_out_full_n : IN STD_LOGIC;
        img_width_out_write : OUT STD_LOGIC;
        img_width_out2_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_width_out2_full_n : IN STD_LOGIC;
        img_width_out2_write : OUT STD_LOGIC );
    end component;


    component cornerTracker_xFDuplicate_2_1080_1920_3_1_5_1920_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        gradx_mat_49_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        gradx_mat_49_empty_n : IN STD_LOGIC;
        gradx_mat_49_read : OUT STD_LOGIC;
        gradx1_mat_411_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradx1_mat_411_full_n : IN STD_LOGIC;
        gradx1_mat_411_write : OUT STD_LOGIC;
        gradx2_mat_413_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradx2_mat_413_full_n : IN STD_LOGIC;
        gradx2_mat_413_write : OUT STD_LOGIC;
        img_height_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_height_empty_n : IN STD_LOGIC;
        img_height_read : OUT STD_LOGIC;
        img_width_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_width_empty_n : IN STD_LOGIC;
        img_width_read : OUT STD_LOGIC;
        img_height_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_height_out_full_n : IN STD_LOGIC;
        img_height_out_write : OUT STD_LOGIC;
        img_width_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_width_out_full_n : IN STD_LOGIC;
        img_width_out_write : OUT STD_LOGIC );
    end component;


    component cornerTracker_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        gradx1_mat_411_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        gradx1_mat_411_empty_n : IN STD_LOGIC;
        gradx1_mat_411_read : OUT STD_LOGIC;
        gradx_2_41_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradx_2_41_full_n : IN STD_LOGIC;
        gradx_2_41_write : OUT STD_LOGIC;
        img_height_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_height_empty_n : IN STD_LOGIC;
        img_height_read : OUT STD_LOGIC;
        img_width_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_width_empty_n : IN STD_LOGIC;
        img_width_read : OUT STD_LOGIC;
        img_height_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_height_out_full_n : IN STD_LOGIC;
        img_height_out_write : OUT STD_LOGIC;
        img_width_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_width_out_full_n : IN STD_LOGIC;
        img_width_out_write : OUT STD_LOGIC );
    end component;


    component cornerTracker_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gradx1_mat_411_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        gradx1_mat_411_empty_n : IN STD_LOGIC;
        gradx1_mat_411_read : OUT STD_LOGIC;
        gradx_2_41_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradx_2_41_full_n : IN STD_LOGIC;
        gradx_2_41_write : OUT STD_LOGIC;
        img_height_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_height_empty_n : IN STD_LOGIC;
        img_height_read : OUT STD_LOGIC;
        img_width_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_width_empty_n : IN STD_LOGIC;
        img_width_read : OUT STD_LOGIC );
    end component;


    component cornerTracker_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gradx2_mat_413_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        gradx2_mat_413_empty_n : IN STD_LOGIC;
        gradx2_mat_413_read : OUT STD_LOGIC;
        grady2_mat_414_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        grady2_mat_414_empty_n : IN STD_LOGIC;
        grady2_mat_414_read : OUT STD_LOGIC;
        gradxy_43_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradxy_43_full_n : IN STD_LOGIC;
        gradxy_43_write : OUT STD_LOGIC;
        img_height_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_height_empty_n : IN STD_LOGIC;
        img_height_read : OUT STD_LOGIC;
        img_width_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_width_empty_n : IN STD_LOGIC;
        img_width_read : OUT STD_LOGIC );
    end component;


    component cornerTracker_boxFilter_0_3_2_1080_1920_1_false_26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gradx_2_41_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        gradx_2_41_empty_n : IN STD_LOGIC;
        gradx_2_41_read : OUT STD_LOGIC;
        gradx2g_44_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradx2g_44_full_n : IN STD_LOGIC;
        gradx2g_44_write : OUT STD_LOGIC;
        p_src_mat_1_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        p_src_mat_1_empty_n : IN STD_LOGIC;
        p_src_mat_1_read : OUT STD_LOGIC;
        p_src_mat_2_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        p_src_mat_2_empty_n : IN STD_LOGIC;
        p_src_mat_2_read : OUT STD_LOGIC );
    end component;


    component cornerTracker_boxFilter_0_3_2_1080_1920_1_false_27 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gradx_2_41_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        gradx_2_41_empty_n : IN STD_LOGIC;
        gradx_2_41_read : OUT STD_LOGIC;
        gradx2g_44_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradx2g_44_full_n : IN STD_LOGIC;
        gradx2g_44_write : OUT STD_LOGIC;
        p_src_mat_1_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        p_src_mat_1_empty_n : IN STD_LOGIC;
        p_src_mat_1_read : OUT STD_LOGIC;
        p_src_mat_2_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        p_src_mat_2_empty_n : IN STD_LOGIC;
        p_src_mat_2_read : OUT STD_LOGIC );
    end component;


    component cornerTracker_boxFilter_0_3_2_1080_1920_1_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gradx_2_41_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        gradx_2_41_empty_n : IN STD_LOGIC;
        gradx_2_41_read : OUT STD_LOGIC;
        gradx2g_44_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        gradx2g_44_full_n : IN STD_LOGIC;
        gradx2g_44_write : OUT STD_LOGIC;
        p_src_mat_1_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        p_src_mat_1_empty_n : IN STD_LOGIC;
        p_src_mat_1_read : OUT STD_LOGIC;
        p_src_mat_2_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        p_src_mat_2_empty_n : IN STD_LOGIC;
        p_src_mat_2_read : OUT STD_LOGIC );
    end component;


    component cornerTracker_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gradx2g_44_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        gradx2g_44_empty_n : IN STD_LOGIC;
        gradx2g_44_read : OUT STD_LOGIC;
        grady2g_45_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        grady2g_45_empty_n : IN STD_LOGIC;
        grady2g_45_read : OUT STD_LOGIC;
        gradxyg_46_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        gradxyg_46_empty_n : IN STD_LOGIC;
        gradxyg_46_read : OUT STD_LOGIC;
        score_47_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        score_47_full_n : IN STD_LOGIC;
        score_47_write : OUT STD_LOGIC;
        img_height_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_height_empty_n : IN STD_LOGIC;
        img_height_read : OUT STD_LOGIC;
        img_width_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_width_empty_n : IN STD_LOGIC;
        img_width_read : OUT STD_LOGIC;
        img_height_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_height_out_full_n : IN STD_LOGIC;
        img_height_out_write : OUT STD_LOGIC;
        img_width_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_width_out_full_n : IN STD_LOGIC;
        img_width_out_write : OUT STD_LOGIC );
    end component;


    component cornerTracker_xFThreshold_5_1080_1920_5_1_12_1920_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        score_47_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        score_47_empty_n : IN STD_LOGIC;
        score_47_read : OUT STD_LOGIC;
        thresh_48_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        thresh_48_full_n : IN STD_LOGIC;
        thresh_48_write : OUT STD_LOGIC;
        threshold_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        threshold_empty_n : IN STD_LOGIC;
        threshold_read : OUT STD_LOGIC;
        img_height_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_height_empty_n : IN STD_LOGIC;
        img_height_read : OUT STD_LOGIC;
        img_width_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_width_empty_n : IN STD_LOGIC;
        img_width_read : OUT STD_LOGIC;
        img_height_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_height_out_full_n : IN STD_LOGIC;
        img_height_out_write : OUT STD_LOGIC;
        img_width_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        img_width_out_full_n : IN STD_LOGIC;
        img_width_out_write : OUT STD_LOGIC );
    end component;


    component cornerTracker_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        thresh_48_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        thresh_48_empty_n : IN STD_LOGIC;
        thresh_48_read : OUT STD_LOGIC;
        out_harris_mat_420_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_harris_mat_420_full_n : IN STD_LOGIC;
        out_harris_mat_420_write : OUT STD_LOGIC;
        img_height_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_height_empty_n : IN STD_LOGIC;
        img_height_read : OUT STD_LOGIC;
        img_width_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        img_width_empty_n : IN STD_LOGIC;
        img_width_read : OUT STD_LOGIC );
    end component;


    component cornerTracker_fifo_w11_d2_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (10 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_fifo_w11_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (10 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_fifo_w16_d7_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_fifo_w11_d4_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (10 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_fifo_w32_d2_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_boxFilter_0_3_2_1080_1920_1_false_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0 : component cornerTracker_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_start,
        start_full_n => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_start_full_n,
        ap_done => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_done,
        ap_continue => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_continue,
        ap_idle => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_idle,
        ap_ready => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready,
        start_out => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_start_out,
        start_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_start_write,
        p_read => p_read,
        p_read1 => p_read1,
        img_height => img_height,
        img_width => img_width,
        p_threshold => p_threshold,
        p_src_mat_1_out_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_1_out_din,
        p_src_mat_1_out_full_n => p_src_mat_1_c_full_n,
        p_src_mat_1_out_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_1_out_write,
        p_src_mat_2_out_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_2_out_din,
        p_src_mat_2_out_full_n => p_src_mat_2_c_full_n,
        p_src_mat_2_out_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_2_out_write,
        img_height_out_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out_din,
        img_height_out_full_n => img_height_c_full_n,
        img_height_out_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out_write,
        img_height_out1_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out1_din,
        img_height_out1_full_n => img_height_c27_full_n,
        img_height_out1_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out1_write,
        img_height_out2_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out2_din,
        img_height_out2_full_n => img_height_c28_full_n,
        img_height_out2_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out2_write,
        img_width_out_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out_din,
        img_width_out_full_n => img_width_c_full_n,
        img_width_out_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out_write,
        img_width_out3_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out3_din,
        img_width_out3_full_n => img_width_c29_full_n,
        img_width_out3_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out3_write,
        img_width_out4_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out4_din,
        img_width_out4_full_n => img_width_c30_full_n,
        img_width_out4_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out4_write,
        p_threshold_out_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_threshold_out_din,
        p_threshold_out_full_n => p_threshold_c_full_n,
        p_threshold_out_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_threshold_out_write);

    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0 : component cornerTracker_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start,
        start_full_n => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n,
        ap_done => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_done,
        ap_continue => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_continue,
        ap_idle => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle,
        ap_ready => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready,
        start_out => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_start_out,
        start_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
        img_height_dout => img_height_c_dout,
        img_height_empty_n => img_height_c_empty_n,
        img_height_read => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_img_height_read,
        img_width_dout => img_width_c_dout,
        img_width_empty_n => img_width_c_empty_n,
        img_width_read => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_img_width_read,
        gradx_2_rows_out_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_rows_out_din,
        gradx_2_rows_out_full_n => gradx_2_rows_c_full_n,
        gradx_2_rows_out_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_rows_out_write,
        gradx_2_cols_out_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_cols_out_din,
        gradx_2_cols_out_full_n => gradx_2_cols_c_full_n,
        gradx_2_cols_out_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_cols_out_write,
        grady_2_rows_out_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_rows_out_din,
        grady_2_rows_out_full_n => grady_2_rows_c_full_n,
        grady_2_rows_out_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_rows_out_write,
        grady_2_cols_out_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_cols_out_din,
        grady_2_cols_out_full_n => grady_2_cols_c_full_n,
        grady_2_cols_out_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_cols_out_write,
        gradxy_rows_out_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_rows_out_din,
        gradxy_rows_out_full_n => gradxy_rows_c_full_n,
        gradxy_rows_out_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_rows_out_write,
        gradxy_cols_out_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_cols_out_din,
        gradxy_cols_out_full_n => gradxy_cols_c_full_n,
        gradxy_cols_out_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_cols_out_write);

    Sobel_0_3_0_2_1080_1920_1_false_U0 : component cornerTracker_Sobel_0_3_0_2_1080_1920_1_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start,
        ap_done => Sobel_0_3_0_2_1080_1920_1_false_U0_ap_done,
        ap_continue => Sobel_0_3_0_2_1080_1920_1_false_U0_ap_continue,
        ap_idle => Sobel_0_3_0_2_1080_1920_1_false_U0_ap_idle,
        ap_ready => Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready,
        in_harris_mat_419_dout => in_harris_mat_419_dout,
        in_harris_mat_419_empty_n => in_harris_mat_419_empty_n,
        in_harris_mat_419_read => Sobel_0_3_0_2_1080_1920_1_false_U0_in_harris_mat_419_read,
        gradx_mat_49_din => Sobel_0_3_0_2_1080_1920_1_false_U0_gradx_mat_49_din,
        gradx_mat_49_full_n => gradx_mat_data_full_n,
        gradx_mat_49_write => Sobel_0_3_0_2_1080_1920_1_false_U0_gradx_mat_49_write,
        grady_mat_410_din => Sobel_0_3_0_2_1080_1920_1_false_U0_grady_mat_410_din,
        grady_mat_410_full_n => grady_mat_data_full_n,
        grady_mat_410_write => Sobel_0_3_0_2_1080_1920_1_false_U0_grady_mat_410_write,
        p_src_mat_1_dout => p_src_mat_1_c_dout,
        p_src_mat_1_empty_n => p_src_mat_1_c_empty_n,
        p_src_mat_1_read => Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_1_read,
        p_src_mat_2_dout => p_src_mat_2_c_dout,
        p_src_mat_2_empty_n => p_src_mat_2_c_empty_n,
        p_src_mat_2_read => Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_2_read);

    xFDuplicate_2_1080_1920_3_1_5_1920_24_U0 : component cornerTracker_xFDuplicate_2_1080_1920_3_1_5_1920_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_start,
        start_full_n => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_start_full_n,
        ap_done => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_done,
        ap_continue => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_continue,
        ap_idle => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_idle,
        ap_ready => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_ready,
        start_out => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_start_out,
        start_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_start_write,
        gradx_mat_49_dout => gradx_mat_data_dout,
        gradx_mat_49_empty_n => gradx_mat_data_empty_n,
        gradx_mat_49_read => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx_mat_49_read,
        gradx1_mat_411_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx1_mat_411_din,
        gradx1_mat_411_full_n => gradx1_mat_data_full_n,
        gradx1_mat_411_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx1_mat_411_write,
        gradx2_mat_413_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx2_mat_413_din,
        gradx2_mat_413_full_n => gradx2_mat_data_full_n,
        gradx2_mat_413_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx2_mat_413_write,
        img_height_dout => img_height_c27_dout,
        img_height_empty_n => img_height_c27_empty_n,
        img_height_read => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_read,
        img_width_dout => img_width_c29_dout,
        img_width_empty_n => img_width_c29_empty_n,
        img_width_read => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_read,
        img_height_out_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out_din,
        img_height_out_full_n => img_height_c31_full_n,
        img_height_out_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out_write,
        img_height_out1_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out1_din,
        img_height_out1_full_n => img_height_c32_full_n,
        img_height_out1_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out1_write,
        img_width_out_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out_din,
        img_width_out_full_n => img_width_c33_full_n,
        img_width_out_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out_write,
        img_width_out2_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out2_din,
        img_width_out2_full_n => img_width_c34_full_n,
        img_width_out2_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out2_write);

    xFDuplicate_2_1080_1920_3_1_5_1920_U0 : component cornerTracker_xFDuplicate_2_1080_1920_3_1_5_1920_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start,
        start_full_n => start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n,
        ap_done => xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_done,
        ap_continue => xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_continue,
        ap_idle => xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_idle,
        ap_ready => xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready,
        start_out => xFDuplicate_2_1080_1920_3_1_5_1920_U0_start_out,
        start_write => xFDuplicate_2_1080_1920_3_1_5_1920_U0_start_write,
        gradx_mat_49_dout => grady_mat_data_dout,
        gradx_mat_49_empty_n => grady_mat_data_empty_n,
        gradx_mat_49_read => xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read,
        gradx1_mat_411_din => xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx1_mat_411_din,
        gradx1_mat_411_full_n => grady1_mat_data_full_n,
        gradx1_mat_411_write => xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx1_mat_411_write,
        gradx2_mat_413_din => xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx2_mat_413_din,
        gradx2_mat_413_full_n => grady2_mat_data_full_n,
        gradx2_mat_413_write => xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx2_mat_413_write,
        img_height_dout => img_height_c28_dout,
        img_height_empty_n => img_height_c28_empty_n,
        img_height_read => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_height_read,
        img_width_dout => img_width_c30_dout,
        img_width_empty_n => img_width_c30_empty_n,
        img_width_read => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read,
        img_height_out_din => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_height_out_din,
        img_height_out_full_n => img_height_c35_full_n,
        img_height_out_write => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_height_out_write,
        img_width_out_din => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_out_din,
        img_width_out_full_n => img_width_c36_full_n,
        img_width_out_write => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_out_write);

    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0 : component cornerTracker_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_start,
        start_full_n => start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n,
        ap_done => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_done,
        ap_continue => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_continue,
        ap_idle => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_idle,
        ap_ready => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_ready,
        start_out => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_start_out,
        start_write => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_start_write,
        gradx1_mat_411_dout => gradx1_mat_data_dout,
        gradx1_mat_411_empty_n => gradx1_mat_data_empty_n,
        gradx1_mat_411_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_gradx1_mat_411_read,
        gradx_2_41_din => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_gradx_2_41_din,
        gradx_2_41_full_n => gradx_2_data_full_n,
        gradx_2_41_write => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_gradx_2_41_write,
        img_height_dout => img_height_c31_dout,
        img_height_empty_n => img_height_c31_empty_n,
        img_height_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_height_read,
        img_width_dout => img_width_c33_dout,
        img_width_empty_n => img_width_c33_empty_n,
        img_width_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_width_read,
        img_height_out_din => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_height_out_din,
        img_height_out_full_n => img_height_c37_full_n,
        img_height_out_write => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_height_out_write,
        img_width_out_din => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_width_out_din,
        img_width_out_full_n => img_width_c38_full_n,
        img_width_out_write => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_width_out_write);

    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0 : component cornerTracker_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start,
        ap_done => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_done,
        ap_continue => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_continue,
        ap_idle => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_idle,
        ap_ready => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready,
        gradx1_mat_411_dout => grady1_mat_data_dout,
        gradx1_mat_411_empty_n => grady1_mat_data_empty_n,
        gradx1_mat_411_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx1_mat_411_read,
        gradx_2_41_din => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx_2_41_din,
        gradx_2_41_full_n => grady_2_data_full_n,
        gradx_2_41_write => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx_2_41_write,
        img_height_dout => img_height_c35_dout,
        img_height_empty_n => img_height_c35_empty_n,
        img_height_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read,
        img_width_dout => img_width_c36_dout,
        img_width_empty_n => img_width_c36_empty_n,
        img_width_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_width_read);

    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0 : component cornerTracker_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start,
        ap_done => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_done,
        ap_continue => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_continue,
        ap_idle => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_idle,
        ap_ready => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready,
        gradx2_mat_413_dout => gradx2_mat_data_dout,
        gradx2_mat_413_empty_n => gradx2_mat_data_empty_n,
        gradx2_mat_413_read => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx2_mat_413_read,
        grady2_mat_414_dout => grady2_mat_data_dout,
        grady2_mat_414_empty_n => grady2_mat_data_empty_n,
        grady2_mat_414_read => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read,
        gradxy_43_din => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradxy_43_din,
        gradxy_43_full_n => gradxy_data_full_n,
        gradxy_43_write => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradxy_43_write,
        img_height_dout => img_height_c32_dout,
        img_height_empty_n => img_height_c32_empty_n,
        img_height_read => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read,
        img_width_dout => img_width_c34_dout,
        img_width_empty_n => img_width_c34_empty_n,
        img_width_read => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_width_read);

    boxFilter_0_3_2_1080_1920_1_false_26_U0 : component cornerTracker_boxFilter_0_3_2_1080_1920_1_false_26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_start,
        ap_done => boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_done,
        ap_continue => boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_continue,
        ap_idle => boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_idle,
        ap_ready => boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_ready,
        gradx_2_41_dout => gradx_2_data_dout,
        gradx_2_41_empty_n => gradx_2_data_empty_n,
        gradx_2_41_read => boxFilter_0_3_2_1080_1920_1_false_26_U0_gradx_2_41_read,
        gradx2g_44_din => boxFilter_0_3_2_1080_1920_1_false_26_U0_gradx2g_44_din,
        gradx2g_44_full_n => gradx2g_data_full_n,
        gradx2g_44_write => boxFilter_0_3_2_1080_1920_1_false_26_U0_gradx2g_44_write,
        p_src_mat_1_dout => gradx_2_rows_c_dout,
        p_src_mat_1_empty_n => gradx_2_rows_c_empty_n,
        p_src_mat_1_read => boxFilter_0_3_2_1080_1920_1_false_26_U0_p_src_mat_1_read,
        p_src_mat_2_dout => gradx_2_cols_c_dout,
        p_src_mat_2_empty_n => gradx_2_cols_c_empty_n,
        p_src_mat_2_read => boxFilter_0_3_2_1080_1920_1_false_26_U0_p_src_mat_2_read);

    boxFilter_0_3_2_1080_1920_1_false_27_U0 : component cornerTracker_boxFilter_0_3_2_1080_1920_1_false_27
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_start,
        ap_done => boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_done,
        ap_continue => boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_continue,
        ap_idle => boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_idle,
        ap_ready => boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_ready,
        gradx_2_41_dout => grady_2_data_dout,
        gradx_2_41_empty_n => grady_2_data_empty_n,
        gradx_2_41_read => boxFilter_0_3_2_1080_1920_1_false_27_U0_gradx_2_41_read,
        gradx2g_44_din => boxFilter_0_3_2_1080_1920_1_false_27_U0_gradx2g_44_din,
        gradx2g_44_full_n => grady2g_data_full_n,
        gradx2g_44_write => boxFilter_0_3_2_1080_1920_1_false_27_U0_gradx2g_44_write,
        p_src_mat_1_dout => grady_2_rows_c_dout,
        p_src_mat_1_empty_n => grady_2_rows_c_empty_n,
        p_src_mat_1_read => boxFilter_0_3_2_1080_1920_1_false_27_U0_p_src_mat_1_read,
        p_src_mat_2_dout => grady_2_cols_c_dout,
        p_src_mat_2_empty_n => grady_2_cols_c_empty_n,
        p_src_mat_2_read => boxFilter_0_3_2_1080_1920_1_false_27_U0_p_src_mat_2_read);

    boxFilter_0_3_2_1080_1920_1_false_U0 : component cornerTracker_boxFilter_0_3_2_1080_1920_1_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => boxFilter_0_3_2_1080_1920_1_false_U0_ap_start,
        ap_done => boxFilter_0_3_2_1080_1920_1_false_U0_ap_done,
        ap_continue => boxFilter_0_3_2_1080_1920_1_false_U0_ap_continue,
        ap_idle => boxFilter_0_3_2_1080_1920_1_false_U0_ap_idle,
        ap_ready => boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready,
        gradx_2_41_dout => gradxy_data_dout,
        gradx_2_41_empty_n => gradxy_data_empty_n,
        gradx_2_41_read => boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read,
        gradx2g_44_din => boxFilter_0_3_2_1080_1920_1_false_U0_gradx2g_44_din,
        gradx2g_44_full_n => gradxyg_data_full_n,
        gradx2g_44_write => boxFilter_0_3_2_1080_1920_1_false_U0_gradx2g_44_write,
        p_src_mat_1_dout => gradxy_rows_c_dout,
        p_src_mat_1_empty_n => gradxy_rows_c_empty_n,
        p_src_mat_1_read => boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_1_read,
        p_src_mat_2_dout => gradxy_cols_c_dout,
        p_src_mat_2_empty_n => gradxy_cols_c_empty_n,
        p_src_mat_2_read => boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_2_read);

    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0 : component cornerTracker_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start,
        ap_done => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_done,
        ap_continue => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_continue,
        ap_idle => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_idle,
        ap_ready => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready,
        gradx2g_44_dout => gradx2g_data_dout,
        gradx2g_44_empty_n => gradx2g_data_empty_n,
        gradx2g_44_read => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_gradx2g_44_read,
        grady2g_45_dout => grady2g_data_dout,
        grady2g_45_empty_n => grady2g_data_empty_n,
        grady2g_45_read => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read,
        gradxyg_46_dout => gradxyg_data_dout,
        gradxyg_46_empty_n => gradxyg_data_empty_n,
        gradxyg_46_read => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_gradxyg_46_read,
        score_47_din => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_score_47_din,
        score_47_full_n => score_data_full_n,
        score_47_write => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_score_47_write,
        img_height_dout => img_height_c37_dout,
        img_height_empty_n => img_height_c37_empty_n,
        img_height_read => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_height_read,
        img_width_dout => img_width_c38_dout,
        img_width_empty_n => img_width_c38_empty_n,
        img_width_read => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_width_read,
        img_height_out_din => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_height_out_din,
        img_height_out_full_n => img_height_c39_full_n,
        img_height_out_write => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_height_out_write,
        img_width_out_din => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_width_out_din,
        img_width_out_full_n => img_width_c40_full_n,
        img_width_out_write => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_width_out_write);

    xFThreshold_5_1080_1920_5_1_12_1920_U0 : component cornerTracker_xFThreshold_5_1080_1920_5_1_12_1920_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start,
        start_full_n => start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n,
        ap_done => xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_done,
        ap_continue => xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_continue,
        ap_idle => xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_idle,
        ap_ready => xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready,
        start_out => xFThreshold_5_1080_1920_5_1_12_1920_U0_start_out,
        start_write => xFThreshold_5_1080_1920_5_1_12_1920_U0_start_write,
        score_47_dout => score_data_dout,
        score_47_empty_n => score_data_empty_n,
        score_47_read => xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read,
        thresh_48_din => xFThreshold_5_1080_1920_5_1_12_1920_U0_thresh_48_din,
        thresh_48_full_n => thresh_data_full_n,
        thresh_48_write => xFThreshold_5_1080_1920_5_1_12_1920_U0_thresh_48_write,
        threshold_dout => p_threshold_c_dout,
        threshold_empty_n => p_threshold_c_empty_n,
        threshold_read => xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read,
        img_height_dout => img_height_c39_dout,
        img_height_empty_n => img_height_c39_empty_n,
        img_height_read => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_height_read,
        img_width_dout => img_width_c40_dout,
        img_width_empty_n => img_width_c40_empty_n,
        img_width_read => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_width_read,
        img_height_out_din => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_height_out_din,
        img_height_out_full_n => img_height_c41_full_n,
        img_height_out_write => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_height_out_write,
        img_width_out_din => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_width_out_din,
        img_width_out_full_n => img_width_c42_full_n,
        img_width_out_write => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_width_out_write);

    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0 : component cornerTracker_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start,
        ap_done => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_done,
        ap_continue => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_continue,
        ap_idle => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_idle,
        ap_ready => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready,
        thresh_48_dout => thresh_data_dout,
        thresh_48_empty_n => thresh_data_empty_n,
        thresh_48_read => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_thresh_48_read,
        out_harris_mat_420_din => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_out_harris_mat_420_din,
        out_harris_mat_420_full_n => out_harris_mat_420_full_n,
        out_harris_mat_420_write => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_out_harris_mat_420_write,
        img_height_dout => img_height_c41_dout,
        img_height_empty_n => img_height_c41_empty_n,
        img_height_read => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_height_read,
        img_width_dout => img_width_c42_dout,
        img_width_empty_n => img_width_c42_empty_n,
        img_width_read => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read);

    p_src_mat_1_c_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_1_out_din,
        if_full_n => p_src_mat_1_c_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_1_out_write,
        if_dout => p_src_mat_1_c_dout,
        if_empty_n => p_src_mat_1_c_empty_n,
        if_read => Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_1_read);

    p_src_mat_2_c_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_2_out_din,
        if_full_n => p_src_mat_2_c_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_src_mat_2_out_write,
        if_dout => p_src_mat_2_c_dout,
        if_empty_n => p_src_mat_2_c_empty_n,
        if_read => Sobel_0_3_0_2_1080_1920_1_false_U0_p_src_mat_2_read);

    img_height_c_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out_din,
        if_full_n => img_height_c_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out_write,
        if_dout => img_height_c_dout,
        if_empty_n => img_height_c_empty_n,
        if_read => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_img_height_read);

    img_height_c27_U : component cornerTracker_fifo_w11_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out1_din,
        if_full_n => img_height_c27_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out1_write,
        if_dout => img_height_c27_dout,
        if_empty_n => img_height_c27_empty_n,
        if_read => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_read);

    img_height_c28_U : component cornerTracker_fifo_w11_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out2_din,
        if_full_n => img_height_c28_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_height_out2_write,
        if_dout => img_height_c28_dout,
        if_empty_n => img_height_c28_empty_n,
        if_read => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_height_read);

    img_width_c_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out_din,
        if_full_n => img_width_c_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out_write,
        if_dout => img_width_c_dout,
        if_empty_n => img_width_c_empty_n,
        if_read => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_img_width_read);

    img_width_c29_U : component cornerTracker_fifo_w11_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out3_din,
        if_full_n => img_width_c29_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out3_write,
        if_dout => img_width_c29_dout,
        if_empty_n => img_width_c29_empty_n,
        if_read => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_read);

    img_width_c30_U : component cornerTracker_fifo_w11_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out4_din,
        if_full_n => img_width_c30_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_img_width_out4_write,
        if_dout => img_width_c30_dout,
        if_empty_n => img_width_c30_empty_n,
        if_read => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_read);

    p_threshold_c_U : component cornerTracker_fifo_w16_d7_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_threshold_out_din,
        if_full_n => p_threshold_c_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_p_threshold_out_write,
        if_dout => p_threshold_c_dout,
        if_empty_n => p_threshold_c_empty_n,
        if_read => xFThreshold_5_1080_1920_5_1_12_1920_U0_threshold_read);

    gradx_2_rows_c_U : component cornerTracker_fifo_w11_d4_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_rows_out_din,
        if_full_n => gradx_2_rows_c_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_rows_out_write,
        if_dout => gradx_2_rows_c_dout,
        if_empty_n => gradx_2_rows_c_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_26_U0_p_src_mat_1_read);

    gradx_2_cols_c_U : component cornerTracker_fifo_w11_d4_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_cols_out_din,
        if_full_n => gradx_2_cols_c_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradx_2_cols_out_write,
        if_dout => gradx_2_cols_c_dout,
        if_empty_n => gradx_2_cols_c_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_26_U0_p_src_mat_2_read);

    grady_2_rows_c_U : component cornerTracker_fifo_w11_d4_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_rows_out_din,
        if_full_n => grady_2_rows_c_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_rows_out_write,
        if_dout => grady_2_rows_c_dout,
        if_empty_n => grady_2_rows_c_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_27_U0_p_src_mat_1_read);

    grady_2_cols_c_U : component cornerTracker_fifo_w11_d4_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_cols_out_din,
        if_full_n => grady_2_cols_c_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_grady_2_cols_out_write,
        if_dout => grady_2_cols_c_dout,
        if_empty_n => grady_2_cols_c_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_27_U0_p_src_mat_2_read);

    gradxy_rows_c_U : component cornerTracker_fifo_w11_d4_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_rows_out_din,
        if_full_n => gradxy_rows_c_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_rows_out_write,
        if_dout => gradxy_rows_c_dout,
        if_empty_n => gradxy_rows_c_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_1_read);

    gradxy_cols_c_U : component cornerTracker_fifo_w11_d4_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_cols_out_din,
        if_full_n => gradxy_cols_c_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_gradxy_cols_out_write,
        if_dout => gradxy_cols_c_dout,
        if_empty_n => gradxy_cols_c_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_U0_p_src_mat_2_read);

    gradx_mat_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_0_3_0_2_1080_1920_1_false_U0_gradx_mat_49_din,
        if_full_n => gradx_mat_data_full_n,
        if_write => Sobel_0_3_0_2_1080_1920_1_false_U0_gradx_mat_49_write,
        if_dout => gradx_mat_data_dout,
        if_empty_n => gradx_mat_data_empty_n,
        if_read => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx_mat_49_read);

    grady_mat_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Sobel_0_3_0_2_1080_1920_1_false_U0_grady_mat_410_din,
        if_full_n => grady_mat_data_full_n,
        if_write => Sobel_0_3_0_2_1080_1920_1_false_U0_grady_mat_410_write,
        if_dout => grady_mat_data_dout,
        if_empty_n => grady_mat_data_empty_n,
        if_read => xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx_mat_49_read);

    gradx1_mat_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx1_mat_411_din,
        if_full_n => gradx1_mat_data_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx1_mat_411_write,
        if_dout => gradx1_mat_data_dout,
        if_empty_n => gradx1_mat_data_empty_n,
        if_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_gradx1_mat_411_read);

    gradx2_mat_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx2_mat_413_din,
        if_full_n => gradx2_mat_data_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_gradx2_mat_413_write,
        if_dout => gradx2_mat_data_dout,
        if_empty_n => gradx2_mat_data_empty_n,
        if_read => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx2_mat_413_read);

    img_height_c31_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out_din,
        if_full_n => img_height_c31_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out_write,
        if_dout => img_height_c31_dout,
        if_empty_n => img_height_c31_empty_n,
        if_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_height_read);

    img_height_c32_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out1_din,
        if_full_n => img_height_c32_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_height_out1_write,
        if_dout => img_height_c32_dout,
        if_empty_n => img_height_c32_empty_n,
        if_read => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read);

    img_width_c33_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out_din,
        if_full_n => img_width_c33_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out_write,
        if_dout => img_width_c33_dout,
        if_empty_n => img_width_c33_empty_n,
        if_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_width_read);

    img_width_c34_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out2_din,
        if_full_n => img_width_c34_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_img_width_out2_write,
        if_dout => img_width_c34_dout,
        if_empty_n => img_width_c34_empty_n,
        if_read => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_width_read);

    grady1_mat_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx1_mat_411_din,
        if_full_n => grady1_mat_data_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx1_mat_411_write,
        if_dout => grady1_mat_data_dout,
        if_empty_n => grady1_mat_data_empty_n,
        if_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx1_mat_411_read);

    grady2_mat_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx2_mat_413_din,
        if_full_n => grady2_mat_data_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_U0_gradx2_mat_413_write,
        if_dout => grady2_mat_data_dout,
        if_empty_n => grady2_mat_data_empty_n,
        if_read => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_grady2_mat_414_read);

    img_height_c35_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_height_out_din,
        if_full_n => img_height_c35_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_height_out_write,
        if_dout => img_height_c35_dout,
        if_empty_n => img_height_c35_empty_n,
        if_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_height_read);

    img_width_c36_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_out_din,
        if_full_n => img_width_c36_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_U0_img_width_out_write,
        if_dout => img_width_c36_dout,
        if_empty_n => img_width_c36_empty_n,
        if_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_img_width_read);

    gradx_2_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_gradx_2_41_din,
        if_full_n => gradx_2_data_full_n,
        if_write => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_gradx_2_41_write,
        if_dout => gradx_2_data_dout,
        if_empty_n => gradx_2_data_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_26_U0_gradx_2_41_read);

    img_height_c37_U : component cornerTracker_fifo_w11_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_height_out_din,
        if_full_n => img_height_c37_full_n,
        if_write => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_height_out_write,
        if_dout => img_height_c37_dout,
        if_empty_n => img_height_c37_empty_n,
        if_read => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_height_read);

    img_width_c38_U : component cornerTracker_fifo_w11_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_width_out_din,
        if_full_n => img_width_c38_full_n,
        if_write => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_img_width_out_write,
        if_dout => img_width_c38_dout,
        if_empty_n => img_width_c38_empty_n,
        if_read => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_width_read);

    grady_2_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx_2_41_din,
        if_full_n => grady_2_data_full_n,
        if_write => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradx_2_41_write,
        if_dout => grady_2_data_dout,
        if_empty_n => grady_2_data_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_27_U0_gradx_2_41_read);

    gradxy_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradxy_43_din,
        if_full_n => gradxy_data_full_n,
        if_write => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_gradxy_43_write,
        if_dout => gradxy_data_dout,
        if_empty_n => gradxy_data_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_U0_gradx_2_41_read);

    gradx2g_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => boxFilter_0_3_2_1080_1920_1_false_26_U0_gradx2g_44_din,
        if_full_n => gradx2g_data_full_n,
        if_write => boxFilter_0_3_2_1080_1920_1_false_26_U0_gradx2g_44_write,
        if_dout => gradx2g_data_dout,
        if_empty_n => gradx2g_data_empty_n,
        if_read => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_gradx2g_44_read);

    grady2g_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => boxFilter_0_3_2_1080_1920_1_false_27_U0_gradx2g_44_din,
        if_full_n => grady2g_data_full_n,
        if_write => boxFilter_0_3_2_1080_1920_1_false_27_U0_gradx2g_44_write,
        if_dout => grady2g_data_dout,
        if_empty_n => grady2g_data_empty_n,
        if_read => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_grady2g_45_read);

    gradxyg_data_U : component cornerTracker_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => boxFilter_0_3_2_1080_1920_1_false_U0_gradx2g_44_din,
        if_full_n => gradxyg_data_full_n,
        if_write => boxFilter_0_3_2_1080_1920_1_false_U0_gradx2g_44_write,
        if_dout => gradxyg_data_dout,
        if_empty_n => gradxyg_data_empty_n,
        if_read => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_gradxyg_46_read);

    score_data_U : component cornerTracker_fifo_w32_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_score_47_din,
        if_full_n => score_data_full_n,
        if_write => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_score_47_write,
        if_dout => score_data_dout,
        if_empty_n => score_data_empty_n,
        if_read => xFThreshold_5_1080_1920_5_1_12_1920_U0_score_47_read);

    img_height_c39_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_height_out_din,
        if_full_n => img_height_c39_full_n,
        if_write => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_height_out_write,
        if_dout => img_height_c39_dout,
        if_empty_n => img_height_c39_empty_n,
        if_read => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_height_read);

    img_width_c40_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_width_out_din,
        if_full_n => img_width_c40_full_n,
        if_write => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_img_width_out_write,
        if_dout => img_width_c40_dout,
        if_empty_n => img_width_c40_empty_n,
        if_read => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_width_read);

    thresh_data_U : component cornerTracker_fifo_w32_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFThreshold_5_1080_1920_5_1_12_1920_U0_thresh_48_din,
        if_full_n => thresh_data_full_n,
        if_write => xFThreshold_5_1080_1920_5_1_12_1920_U0_thresh_48_write,
        if_dout => thresh_data_dout,
        if_empty_n => thresh_data_empty_n,
        if_read => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_thresh_48_read);

    img_height_c41_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_height_out_din,
        if_full_n => img_height_c41_full_n,
        if_write => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_height_out_write,
        if_dout => img_height_c41_dout,
        if_empty_n => img_height_c41_empty_n,
        if_read => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_height_read);

    img_width_c42_U : component cornerTracker_fifo_w11_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_width_out_din,
        if_full_n => img_width_c42_full_n,
        if_write => xFThreshold_5_1080_1920_5_1_12_1920_U0_img_width_out_write,
        if_dout => img_width_c42_dout,
        if_empty_n => img_width_c42_empty_n,
        if_read => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_img_width_read);

    start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb_U : component cornerTracker_start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Bbkb
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_din,
        if_full_n => start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_start_write,
        if_dout => start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_dout,
        if_empty_n => start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_empty_n,
        if_read => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_ready);

    start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_U : component cornerTracker_start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_din,
        if_full_n => start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_start_write,
        if_dout => start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_dout,
        if_empty_n => start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_empty_n,
        if_read => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_ready);

    start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_U : component cornerTracker_start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_din,
        if_full_n => start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_start_write,
        if_dout => start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_dout,
        if_empty_n => start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_empty_n,
        if_read => xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_ready);

    start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_U : component cornerTracker_start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_din,
        if_full_n => start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_start_write,
        if_dout => start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_dout,
        if_empty_n => start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_empty_n,
        if_read => xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_ready);

    start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_U : component cornerTracker_start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_din,
        if_full_n => start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
        if_dout => start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_dout,
        if_empty_n => start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_ready);

    start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_U : component cornerTracker_start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_din,
        if_full_n => start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
        if_dout => start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_dout,
        if_empty_n => start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_ready);

    start_for_boxFilter_0_3_2_1080_1920_1_false_U0_U : component cornerTracker_start_for_boxFilter_0_3_2_1080_1920_1_false_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_boxFilter_0_3_2_1080_1920_1_false_U0_din,
        if_full_n => start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n,
        if_write => xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_start_write,
        if_dout => start_for_boxFilter_0_3_2_1080_1920_1_false_U0_dout,
        if_empty_n => start_for_boxFilter_0_3_2_1080_1920_1_false_U0_empty_n,
        if_read => boxFilter_0_3_2_1080_1920_1_false_U0_ap_ready);

    start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_U : component cornerTracker_start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_din,
        if_full_n => start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_start_write,
        if_dout => start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_dout,
        if_empty_n => start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_empty_n,
        if_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_ready);

    start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U : component cornerTracker_start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_din,
        if_full_n => start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_start_write,
        if_dout => start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_dout,
        if_empty_n => start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_empty_n,
        if_read => xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready);

    start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_U : component cornerTracker_start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_din,
        if_full_n => start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n,
        if_write => xFDuplicate_2_1080_1920_3_1_5_1920_U0_start_write,
        if_dout => start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_dout,
        if_empty_n => start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_empty_n,
        if_read => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_ready);

    start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_U : component cornerTracker_start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_din,
        if_full_n => start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_full_n,
        if_write => xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_start_write,
        if_dout => start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_dout,
        if_empty_n => start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_empty_n,
        if_read => xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_ready);

    start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_U : component cornerTracker_start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_din,
        if_full_n => start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_full_n,
        if_write => xFThreshold_5_1080_1920_5_1_12_1920_U0_start_write,
        if_dout => start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_dout,
        if_empty_n => start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_empty_n,
        if_read => xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_ready);





    ap_sync_reg_Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready <= ap_sync_Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready <= ap_sync_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (ap_const_logic_0 = Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready))) then 
                Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready_count <= std_logic_vector(unsigned(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready))) then 
                Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready_count <= std_logic_vector(unsigned(Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready = ap_const_logic_0))) then 
                xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready_count <= std_logic_vector(unsigned(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready = ap_const_logic_1))) then 
                xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready_count <= std_logic_vector(unsigned(xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    Sobel_0_3_0_2_1080_1920_1_false_U0_ap_continue <= ap_const_logic_1;
    Sobel_0_3_0_2_1080_1920_1_false_U0_ap_start <= ((ap_sync_reg_Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Sobel_0_3_0_2_1080_1920_1_false_U0_start_full_n <= ap_const_logic_1;
    Sobel_0_3_0_2_1080_1920_1_false_U0_start_write <= ap_const_logic_0;
    ap_done <= xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_done;
    ap_idle <= (xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_idle and xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_idle and xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_idle and xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_idle and xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_idle and xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_idle and xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_idle and xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_idle and xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_idle and xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_idle and boxFilter_0_3_2_1080_1920_1_false_U0_ap_idle and boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_idle and boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_idle and Sobel_0_3_0_2_1080_1920_1_false_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready <= (ap_sync_reg_Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready or Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready);
    ap_sync_continue <= ap_continue;
    ap_sync_done <= xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_done;
    ap_sync_ready <= (ap_sync_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready and ap_sync_Sobel_0_3_0_2_1080_1920_1_false_U0_ap_ready);
    ap_sync_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready <= (xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready or ap_sync_reg_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready);
    boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_continue <= ap_const_logic_1;
    boxFilter_0_3_2_1080_1920_1_false_26_U0_ap_start <= start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_empty_n;
    boxFilter_0_3_2_1080_1920_1_false_26_U0_start_full_n <= ap_const_logic_1;
    boxFilter_0_3_2_1080_1920_1_false_26_U0_start_write <= ap_const_logic_0;
    boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_continue <= ap_const_logic_1;
    boxFilter_0_3_2_1080_1920_1_false_27_U0_ap_start <= start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_empty_n;
    boxFilter_0_3_2_1080_1920_1_false_27_U0_start_full_n <= ap_const_logic_1;
    boxFilter_0_3_2_1080_1920_1_false_27_U0_start_write <= ap_const_logic_0;
    boxFilter_0_3_2_1080_1920_1_false_U0_ap_continue <= ap_const_logic_1;
    boxFilter_0_3_2_1080_1920_1_false_U0_ap_start <= start_for_boxFilter_0_3_2_1080_1920_1_false_U0_empty_n;
    boxFilter_0_3_2_1080_1920_1_false_U0_start_full_n <= ap_const_logic_1;
    boxFilter_0_3_2_1080_1920_1_false_U0_start_write <= ap_const_logic_0;
    in_harris_mat_419_read <= Sobel_0_3_0_2_1080_1920_1_false_U0_in_harris_mat_419_read;
    out_harris_mat_420_din <= xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_out_harris_mat_420_din;
    out_harris_mat_420_write <= xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_out_harris_mat_420_write;
    start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_boxFilter_0_3_2_1080_1920_1_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_din <= (0=>ap_const_logic_1, others=>'-');
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_continue <= ap_const_logic_1;
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_ap_start <= start_for_xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_empty_n;
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_start_full_n <= ap_const_logic_1;
    xFComputeScore_2_5_1080_1920_3_5_1_5_12_1920_U0_start_write <= ap_const_logic_0;
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_continue <= ap_const_logic_1;
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start <= start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_empty_n;
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_start_full_n <= (start_for_boxFilter_0_3_2_1080_1920_1_false_U0_full_n and start_for_boxFilter_0_3_2_1080_1920_1_false_27_U0_full_n and start_for_boxFilter_0_3_2_1080_1920_1_false_26_U0_full_n);
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_continue <= ap_const_logic_1;
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_start <= ((ap_sync_reg_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_ap_ready xor ap_const_logic_1) and ap_start);
    xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_entry50_U0_start_full_n <= (start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_full_n and start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_full_n and start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_full_n and start_for_xFCornerHarrisDetector_3_3_0_1080_1920_1_0_1_1_12_1920_5_12_false_Block_ZN2xf2cv3MatILi2ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc_U0_full_n);
    xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_continue <= ap_const_logic_1;
    xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_ap_start <= start_for_xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_empty_n;
    xFDuplicate_2_1080_1920_3_1_5_1920_24_U0_start_full_n <= (start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_full_n and start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_full_n);
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_continue <= ap_const_logic_1;
    xFDuplicate_2_1080_1920_3_1_5_1920_U0_ap_start <= start_for_xFDuplicate_2_1080_1920_3_1_5_1920_U0_empty_n;
    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_continue <= ap_continue;
    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_ap_start <= start_for_xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_empty_n;
    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_start_full_n <= ap_const_logic_1;
    xFMaxSuppression_5_0_1080_1920_5_0_1_12_1_U0_start_write <= ap_const_logic_0;
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_continue <= ap_const_logic_1;
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start <= start_for_xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_empty_n;
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_start_full_n <= ap_const_logic_1;
    xFMultiply_2_2_1080_1920_3_3_1_5_5_1920_int_U0_start_write <= ap_const_logic_0;
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_continue <= ap_const_logic_1;
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_ap_start <= start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_25_U0_empty_n;
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_continue <= ap_const_logic_1;
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_ap_start <= start_for_xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_empty_n;
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_start_full_n <= ap_const_logic_1;
    xFSquare_2_2_1080_1920_3_3_1_5_5_1920_int_U0_start_write <= ap_const_logic_0;
    xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_continue <= ap_const_logic_1;
    xFThreshold_5_1080_1920_5_1_12_1920_U0_ap_start <= start_for_xFThreshold_5_1080_1920_5_1_12_1920_U0_empty_n;
end behav;
