ARM GAS  /tmp/ccAUbEKe.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gpio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_GPIO_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_GPIO_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccAUbEKe.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 56
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 32
  36              		.cfi_offset 4, -32
  37              		.cfi_offset 5, -28
  38              		.cfi_offset 6, -24
  39              		.cfi_offset 7, -20
  40              		.cfi_offset 8, -16
  41              		.cfi_offset 9, -12
  42              		.cfi_offset 10, -8
  43              		.cfi_offset 14, -4
  44 0004 8EB0     		sub	sp, sp, #56
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 88
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 45 3 view .LVU1
  48              		.loc 1 45 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0994     		str	r4, [sp, #36]
  51 000a 0A94     		str	r4, [sp, #40]
  52 000c 0B94     		str	r4, [sp, #44]
  53 000e 0C94     		str	r4, [sp, #48]
  54 0010 0D94     		str	r4, [sp, #52]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  55              		.loc 1 48 3 is_stmt 1 view .LVU3
  56              	.LBB2:
  57              		.loc 1 48 3 view .LVU4
  58 0012 0094     		str	r4, [sp]
  59              		.loc 1 48 3 view .LVU5
  60 0014 604B     		ldr	r3, .L3
  61 0016 1A6B     		ldr	r2, [r3, #48]
  62 0018 42F00202 		orr	r2, r2, #2
  63 001c 1A63     		str	r2, [r3, #48]
  64              		.loc 1 48 3 view .LVU6
  65 001e 1A6B     		ldr	r2, [r3, #48]
  66 0020 02F00202 		and	r2, r2, #2
  67 0024 0092     		str	r2, [sp]
ARM GAS  /tmp/ccAUbEKe.s 			page 3


  68              		.loc 1 48 3 view .LVU7
  69 0026 009A     		ldr	r2, [sp]
  70              	.LBE2:
  71              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  72              		.loc 1 49 3 view .LVU9
  73              	.LBB3:
  74              		.loc 1 49 3 view .LVU10
  75 0028 0194     		str	r4, [sp, #4]
  76              		.loc 1 49 3 view .LVU11
  77 002a 1A6B     		ldr	r2, [r3, #48]
  78 002c 42F00102 		orr	r2, r2, #1
  79 0030 1A63     		str	r2, [r3, #48]
  80              		.loc 1 49 3 view .LVU12
  81 0032 1A6B     		ldr	r2, [r3, #48]
  82 0034 02F00102 		and	r2, r2, #1
  83 0038 0192     		str	r2, [sp, #4]
  84              		.loc 1 49 3 view .LVU13
  85 003a 019A     		ldr	r2, [sp, #4]
  86              	.LBE3:
  87              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  88              		.loc 1 50 3 view .LVU15
  89              	.LBB4:
  90              		.loc 1 50 3 view .LVU16
  91 003c 0294     		str	r4, [sp, #8]
  92              		.loc 1 50 3 view .LVU17
  93 003e 1A6B     		ldr	r2, [r3, #48]
  94 0040 42F00802 		orr	r2, r2, #8
  95 0044 1A63     		str	r2, [r3, #48]
  96              		.loc 1 50 3 view .LVU18
  97 0046 1A6B     		ldr	r2, [r3, #48]
  98 0048 02F00802 		and	r2, r2, #8
  99 004c 0292     		str	r2, [sp, #8]
 100              		.loc 1 50 3 view .LVU19
 101 004e 029A     		ldr	r2, [sp, #8]
 102              	.LBE4:
 103              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 104              		.loc 1 51 3 view .LVU21
 105              	.LBB5:
 106              		.loc 1 51 3 view .LVU22
 107 0050 0394     		str	r4, [sp, #12]
 108              		.loc 1 51 3 view .LVU23
 109 0052 1A6B     		ldr	r2, [r3, #48]
 110 0054 42F00402 		orr	r2, r2, #4
 111 0058 1A63     		str	r2, [r3, #48]
 112              		.loc 1 51 3 view .LVU24
 113 005a 1A6B     		ldr	r2, [r3, #48]
 114 005c 02F00402 		and	r2, r2, #4
 115 0060 0392     		str	r2, [sp, #12]
 116              		.loc 1 51 3 view .LVU25
 117 0062 039A     		ldr	r2, [sp, #12]
 118              	.LBE5:
 119              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 120              		.loc 1 52 3 view .LVU27
ARM GAS  /tmp/ccAUbEKe.s 			page 4


 121              	.LBB6:
 122              		.loc 1 52 3 view .LVU28
 123 0064 0494     		str	r4, [sp, #16]
 124              		.loc 1 52 3 view .LVU29
 125 0066 1A6B     		ldr	r2, [r3, #48]
 126 0068 42F48072 		orr	r2, r2, #256
 127 006c 1A63     		str	r2, [r3, #48]
 128              		.loc 1 52 3 view .LVU30
 129 006e 1A6B     		ldr	r2, [r3, #48]
 130 0070 02F48072 		and	r2, r2, #256
 131 0074 0492     		str	r2, [sp, #16]
 132              		.loc 1 52 3 view .LVU31
 133 0076 049A     		ldr	r2, [sp, #16]
 134              	.LBE6:
 135              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 136              		.loc 1 53 3 view .LVU33
 137              	.LBB7:
 138              		.loc 1 53 3 view .LVU34
 139 0078 0594     		str	r4, [sp, #20]
 140              		.loc 1 53 3 view .LVU35
 141 007a 1A6B     		ldr	r2, [r3, #48]
 142 007c 42F08002 		orr	r2, r2, #128
 143 0080 1A63     		str	r2, [r3, #48]
 144              		.loc 1 53 3 view .LVU36
 145 0082 1A6B     		ldr	r2, [r3, #48]
 146 0084 02F08002 		and	r2, r2, #128
 147 0088 0592     		str	r2, [sp, #20]
 148              		.loc 1 53 3 view .LVU37
 149 008a 059A     		ldr	r2, [sp, #20]
 150              	.LBE7:
 151              		.loc 1 53 3 view .LVU38
  54:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 152              		.loc 1 54 3 view .LVU39
 153              	.LBB8:
 154              		.loc 1 54 3 view .LVU40
 155 008c 0694     		str	r4, [sp, #24]
 156              		.loc 1 54 3 view .LVU41
 157 008e 1A6B     		ldr	r2, [r3, #48]
 158 0090 42F04002 		orr	r2, r2, #64
 159 0094 1A63     		str	r2, [r3, #48]
 160              		.loc 1 54 3 view .LVU42
 161 0096 1A6B     		ldr	r2, [r3, #48]
 162 0098 02F04002 		and	r2, r2, #64
 163 009c 0692     		str	r2, [sp, #24]
 164              		.loc 1 54 3 view .LVU43
 165 009e 069A     		ldr	r2, [sp, #24]
 166              	.LBE8:
 167              		.loc 1 54 3 view .LVU44
  55:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 168              		.loc 1 55 3 view .LVU45
 169              	.LBB9:
 170              		.loc 1 55 3 view .LVU46
 171 00a0 0794     		str	r4, [sp, #28]
 172              		.loc 1 55 3 view .LVU47
 173 00a2 1A6B     		ldr	r2, [r3, #48]
 174 00a4 42F02002 		orr	r2, r2, #32
ARM GAS  /tmp/ccAUbEKe.s 			page 5


 175 00a8 1A63     		str	r2, [r3, #48]
 176              		.loc 1 55 3 view .LVU48
 177 00aa 1A6B     		ldr	r2, [r3, #48]
 178 00ac 02F02002 		and	r2, r2, #32
 179 00b0 0792     		str	r2, [sp, #28]
 180              		.loc 1 55 3 view .LVU49
 181 00b2 079A     		ldr	r2, [sp, #28]
 182              	.LBE9:
 183              		.loc 1 55 3 view .LVU50
  56:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 184              		.loc 1 56 3 view .LVU51
 185              	.LBB10:
 186              		.loc 1 56 3 view .LVU52
 187 00b4 0894     		str	r4, [sp, #32]
 188              		.loc 1 56 3 view .LVU53
 189 00b6 1A6B     		ldr	r2, [r3, #48]
 190 00b8 42F01002 		orr	r2, r2, #16
 191 00bc 1A63     		str	r2, [r3, #48]
 192              		.loc 1 56 3 view .LVU54
 193 00be 1B6B     		ldr	r3, [r3, #48]
 194 00c0 03F01003 		and	r3, r3, #16
 195 00c4 0893     		str	r3, [sp, #32]
 196              		.loc 1 56 3 view .LVU55
 197 00c6 089B     		ldr	r3, [sp, #32]
 198              	.LBE10:
 199              		.loc 1 56 3 view .LVU56
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  59:Core/Src/gpio.c ****   HAL_GPIO_WritePin(RSTN_IST8310_GPIO_Port, RSTN_IST8310_Pin, GPIO_PIN_SET);
 200              		.loc 1 59 3 view .LVU57
 201 00c8 344F     		ldr	r7, .L3+4
 202 00ca 0122     		movs	r2, #1
 203 00cc 4021     		movs	r1, #64
 204 00ce 3846     		mov	r0, r7
 205 00d0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 206              	.LVL0:
  60:Core/Src/gpio.c **** 
  61:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  62:Core/Src/gpio.c ****   HAL_GPIO_WritePin(CS1_ACCEL_GPIO_Port, CS1_ACCEL_Pin, GPIO_PIN_SET);
 207              		.loc 1 62 3 view .LVU58
 208 00d4 DFF8CCA0 		ldr	r10, .L3+12
 209 00d8 0122     		movs	r2, #1
 210 00da 1021     		movs	r1, #16
 211 00dc 5046     		mov	r0, r10
 212 00de FFF7FEFF 		bl	HAL_GPIO_WritePin
 213              	.LVL1:
  63:Core/Src/gpio.c **** 
  64:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  65:Core/Src/gpio.c ****   HAL_GPIO_WritePin(CS1_GYRO_GPIO_Port, CS1_GYRO_Pin, GPIO_PIN_SET);
 214              		.loc 1 65 3 view .LVU59
 215 00e2 DFF8C480 		ldr	r8, .L3+16
 216 00e6 0122     		movs	r2, #1
 217 00e8 1146     		mov	r1, r2
 218 00ea 4046     		mov	r0, r8
 219 00ec FFF7FEFF 		bl	HAL_GPIO_WritePin
 220              	.LVL2:
  66:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccAUbEKe.s 			page 6


  67:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = RSTN_IST8310_Pin;
 221              		.loc 1 68 3 view .LVU60
 222              		.loc 1 68 23 is_stmt 0 view .LVU61
 223 00f0 4023     		movs	r3, #64
 224 00f2 0993     		str	r3, [sp, #36]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 225              		.loc 1 69 3 is_stmt 1 view .LVU62
 226              		.loc 1 69 24 is_stmt 0 view .LVU63
 227 00f4 0125     		movs	r5, #1
 228 00f6 0A95     		str	r5, [sp, #40]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 229              		.loc 1 70 3 is_stmt 1 view .LVU64
 230              		.loc 1 70 24 is_stmt 0 view .LVU65
 231 00f8 0B95     		str	r5, [sp, #44]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 232              		.loc 1 71 3 is_stmt 1 view .LVU66
 233              		.loc 1 71 25 is_stmt 0 view .LVU67
 234 00fa 0C95     		str	r5, [sp, #48]
  72:Core/Src/gpio.c ****   HAL_GPIO_Init(RSTN_IST8310_GPIO_Port, &GPIO_InitStruct);
 235              		.loc 1 72 3 is_stmt 1 view .LVU68
 236 00fc 09A9     		add	r1, sp, #36
 237 00fe 3846     		mov	r0, r7
 238 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 239              	.LVL3:
  73:Core/Src/gpio.c **** 
  74:Core/Src/gpio.c ****   /*Configure GPIO pins : PGPin PG0 */
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = DRDY_IST8310_Pin|GPIO_PIN_0;
 240              		.loc 1 75 3 view .LVU69
 241              		.loc 1 75 23 is_stmt 0 view .LVU70
 242 0104 0926     		movs	r6, #9
 243 0106 0996     		str	r6, [sp, #36]
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 244              		.loc 1 76 3 is_stmt 1 view .LVU71
 245              		.loc 1 76 24 is_stmt 0 view .LVU72
 246 0108 4FF40419 		mov	r9, #2162688
 247 010c CDF82890 		str	r9, [sp, #40]
  77:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 248              		.loc 1 77 3 is_stmt 1 view .LVU73
 249              		.loc 1 77 24 is_stmt 0 view .LVU74
 250 0110 0B95     		str	r5, [sp, #44]
  78:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 251              		.loc 1 78 3 is_stmt 1 view .LVU75
 252 0112 09A9     		add	r1, sp, #36
 253 0114 3846     		mov	r0, r7
 254 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 255              	.LVL4:
  79:Core/Src/gpio.c **** 
  80:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  81:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = CS1_ACCEL_Pin;
 256              		.loc 1 81 3 view .LVU76
 257              		.loc 1 81 23 is_stmt 0 view .LVU77
 258 011a 1023     		movs	r3, #16
 259 011c 0993     		str	r3, [sp, #36]
  82:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 260              		.loc 1 82 3 is_stmt 1 view .LVU78
 261              		.loc 1 82 24 is_stmt 0 view .LVU79
ARM GAS  /tmp/ccAUbEKe.s 			page 7


 262 011e 0A95     		str	r5, [sp, #40]
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 263              		.loc 1 83 3 is_stmt 1 view .LVU80
 264              		.loc 1 83 24 is_stmt 0 view .LVU81
 265 0120 0B95     		str	r5, [sp, #44]
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 266              		.loc 1 84 3 is_stmt 1 view .LVU82
 267              		.loc 1 84 25 is_stmt 0 view .LVU83
 268 0122 0227     		movs	r7, #2
 269 0124 0C97     		str	r7, [sp, #48]
  85:Core/Src/gpio.c ****   HAL_GPIO_Init(CS1_ACCEL_GPIO_Port, &GPIO_InitStruct);
 270              		.loc 1 85 3 is_stmt 1 view .LVU84
 271 0126 09A9     		add	r1, sp, #36
 272 0128 5046     		mov	r0, r10
 273 012a FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL5:
  86:Core/Src/gpio.c **** 
  87:Core/Src/gpio.c ****   /*Configure GPIO pins : PCPin PCPin */
  88:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = INT1_ACCEL_Pin|INT1_GYRO_Pin;
 275              		.loc 1 88 3 view .LVU85
 276              		.loc 1 88 23 is_stmt 0 view .LVU86
 277 012e 3023     		movs	r3, #48
 278 0130 0993     		str	r3, [sp, #36]
  89:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 279              		.loc 1 89 3 is_stmt 1 view .LVU87
 280              		.loc 1 89 24 is_stmt 0 view .LVU88
 281 0132 CDF82890 		str	r9, [sp, #40]
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 282              		.loc 1 90 3 is_stmt 1 view .LVU89
 283              		.loc 1 90 24 is_stmt 0 view .LVU90
 284 0136 0B95     		str	r5, [sp, #44]
  91:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 285              		.loc 1 91 3 is_stmt 1 view .LVU91
 286 0138 09A9     		add	r1, sp, #36
 287 013a 1948     		ldr	r0, .L3+8
 288 013c FFF7FEFF 		bl	HAL_GPIO_Init
 289              	.LVL6:
  92:Core/Src/gpio.c **** 
  93:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  94:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = CS1_GYRO_Pin;
 290              		.loc 1 94 3 view .LVU92
 291              		.loc 1 94 23 is_stmt 0 view .LVU93
 292 0140 0995     		str	r5, [sp, #36]
  95:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 293              		.loc 1 95 3 is_stmt 1 view .LVU94
 294              		.loc 1 95 24 is_stmt 0 view .LVU95
 295 0142 0A95     		str	r5, [sp, #40]
  96:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 296              		.loc 1 96 3 is_stmt 1 view .LVU96
 297              		.loc 1 96 24 is_stmt 0 view .LVU97
 298 0144 0B95     		str	r5, [sp, #44]
  97:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 299              		.loc 1 97 3 is_stmt 1 view .LVU98
 300              		.loc 1 97 25 is_stmt 0 view .LVU99
 301 0146 0C97     		str	r7, [sp, #48]
  98:Core/Src/gpio.c ****   HAL_GPIO_Init(CS1_GYRO_GPIO_Port, &GPIO_InitStruct);
 302              		.loc 1 98 3 is_stmt 1 view .LVU100
ARM GAS  /tmp/ccAUbEKe.s 			page 8


 303 0148 09A9     		add	r1, sp, #36
 304 014a 4046     		mov	r0, r8
 305 014c FFF7FEFF 		bl	HAL_GPIO_Init
 306              	.LVL7:
  99:Core/Src/gpio.c **** 
 100:Core/Src/gpio.c ****   /* EXTI interrupt init*/
 101:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 6, 0);
 307              		.loc 1 101 3 view .LVU101
 308 0150 2246     		mov	r2, r4
 309 0152 0621     		movs	r1, #6
 310 0154 0846     		mov	r0, r1
 311 0156 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 312              	.LVL8:
 102:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 313              		.loc 1 102 3 view .LVU102
 314 015a 0620     		movs	r0, #6
 315 015c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 316              	.LVL9:
 103:Core/Src/gpio.c **** 
 104:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 317              		.loc 1 104 3 view .LVU103
 318 0160 2246     		mov	r2, r4
 319 0162 0521     		movs	r1, #5
 320 0164 3046     		mov	r0, r6
 321 0166 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 322              	.LVL10:
 105:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 323              		.loc 1 105 3 view .LVU104
 324 016a 3046     		mov	r0, r6
 325 016c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 326              	.LVL11:
 106:Core/Src/gpio.c **** 
 107:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 327              		.loc 1 107 3 view .LVU105
 328 0170 2246     		mov	r2, r4
 329 0172 0521     		movs	r1, #5
 330 0174 0A20     		movs	r0, #10
 331 0176 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 332              	.LVL12:
 108:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 333              		.loc 1 108 3 view .LVU106
 334 017a 0A20     		movs	r0, #10
 335 017c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 336              	.LVL13:
 109:Core/Src/gpio.c **** 
 110:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 337              		.loc 1 110 3 view .LVU107
 338 0180 2246     		mov	r2, r4
 339 0182 0521     		movs	r1, #5
 340 0184 1720     		movs	r0, #23
 341 0186 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 342              	.LVL14:
 111:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 343              		.loc 1 111 3 view .LVU108
 344 018a 1720     		movs	r0, #23
 345 018c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 346              	.LVL15:
ARM GAS  /tmp/ccAUbEKe.s 			page 9


 112:Core/Src/gpio.c **** 
 113:Core/Src/gpio.c **** }
 347              		.loc 1 113 1 is_stmt 0 view .LVU109
 348 0190 0EB0     		add	sp, sp, #56
 349              	.LCFI2:
 350              		.cfi_def_cfa_offset 32
 351              		@ sp needed
 352 0192 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 353              	.L4:
 354 0196 00BF     		.align	2
 355              	.L3:
 356 0198 00380240 		.word	1073887232
 357 019c 00180240 		.word	1073879040
 358 01a0 00080240 		.word	1073874944
 359 01a4 00000240 		.word	1073872896
 360 01a8 00040240 		.word	1073873920
 361              		.cfi_endproc
 362              	.LFE130:
 364              		.text
 365              	.Letext0:
 366              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 367              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 368              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 369              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 370              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 371              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 372              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccAUbEKe.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccAUbEKe.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccAUbEKe.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccAUbEKe.s:356    .text.MX_GPIO_Init:0000000000000198 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
