//--------------------------------------------------------------------------------
// Auto-generated by Migen (5c5486b) & LiteX (33d7cc5) on 2019-07-29 23:56:27
//--------------------------------------------------------------------------------
module top(
	output reg serial_tx,
	input serial_rx,
	input clk32,
	output sdram_clock,
	output reg [12:0] sdram_a,
	inout [15:0] sdram_dq,
	output reg sdram_we_n,
	output reg sdram_ras_n,
	output reg sdram_cas_n,
	output reg sdram_cs_n,
	output reg sdram_cke,
	output reg [1:0] sdram_ba,
	output reg [1:0] sdram_dm
);

wire ctrl_reset_reset_re;
wire ctrl_reset_reset_r;
reg ctrl_reset_reset_w = 1'd0;
reg [31:0] ctrl_storage_full = 32'd305419896;
wire [31:0] ctrl_storage;
reg ctrl_re = 1'd0;
wire [31:0] ctrl_bus_errors_status;
wire ctrl_reset;
wire ctrl_bus_error;
reg [31:0] ctrl_bus_errors = 32'd0;
wire rocketrv64_reset;
reg [3:0] rocketrv64_interrupt = 4'd0;
wire rocketrv64_mem_axi_aw_valid;
reg rocketrv64_mem_axi_aw_ready = 1'd0;
reg rocketrv64_mem_axi_aw_first = 1'd0;
reg rocketrv64_mem_axi_aw_last = 1'd0;
wire [31:0] rocketrv64_mem_axi_aw_payload_addr;
wire [1:0] rocketrv64_mem_axi_aw_payload_burst;
wire [7:0] rocketrv64_mem_axi_aw_payload_len;
wire [3:0] rocketrv64_mem_axi_aw_payload_size;
wire [1:0] rocketrv64_mem_axi_aw_payload_lock;
wire [2:0] rocketrv64_mem_axi_aw_payload_prot;
wire [3:0] rocketrv64_mem_axi_aw_payload_cache;
wire [3:0] rocketrv64_mem_axi_aw_payload_qos;
wire [3:0] rocketrv64_mem_axi_aw_payload_id;
wire rocketrv64_mem_axi_w_valid;
reg rocketrv64_mem_axi_w_ready = 1'd0;
wire rocketrv64_mem_axi_w_last;
wire [63:0] rocketrv64_mem_axi_w_payload_data;
wire [7:0] rocketrv64_mem_axi_w_payload_strb;
reg rocketrv64_mem_axi_b_valid = 1'd0;
wire rocketrv64_mem_axi_b_ready;
reg [1:0] rocketrv64_mem_axi_b_payload_resp = 2'd0;
reg [3:0] rocketrv64_mem_axi_b_payload_id = 4'd0;
wire rocketrv64_mem_axi_ar_valid;
reg rocketrv64_mem_axi_ar_ready = 1'd0;
reg rocketrv64_mem_axi_ar_first = 1'd0;
reg rocketrv64_mem_axi_ar_last = 1'd0;
wire [31:0] rocketrv64_mem_axi_ar_payload_addr;
wire [1:0] rocketrv64_mem_axi_ar_payload_burst;
wire [7:0] rocketrv64_mem_axi_ar_payload_len;
wire [3:0] rocketrv64_mem_axi_ar_payload_size;
wire [1:0] rocketrv64_mem_axi_ar_payload_lock;
wire [2:0] rocketrv64_mem_axi_ar_payload_prot;
wire [3:0] rocketrv64_mem_axi_ar_payload_cache;
wire [3:0] rocketrv64_mem_axi_ar_payload_qos;
wire [3:0] rocketrv64_mem_axi_ar_payload_id;
reg rocketrv64_mem_axi_r_valid = 1'd0;
wire rocketrv64_mem_axi_r_ready;
reg rocketrv64_mem_axi_r_last = 1'd0;
reg [1:0] rocketrv64_mem_axi_r_payload_resp = 2'd0;
reg [63:0] rocketrv64_mem_axi_r_payload_data = 64'd0;
reg [3:0] rocketrv64_mem_axi_r_payload_id = 4'd0;
wire rocketrv64_mmio_axi_aw_valid;
reg rocketrv64_mmio_axi_aw_ready = 1'd0;
reg rocketrv64_mmio_axi_aw_first = 1'd0;
reg rocketrv64_mmio_axi_aw_last = 1'd0;
wire [31:0] rocketrv64_mmio_axi_aw_payload_addr;
wire [1:0] rocketrv64_mmio_axi_aw_payload_burst;
wire [7:0] rocketrv64_mmio_axi_aw_payload_len;
wire [3:0] rocketrv64_mmio_axi_aw_payload_size;
wire [1:0] rocketrv64_mmio_axi_aw_payload_lock;
wire [2:0] rocketrv64_mmio_axi_aw_payload_prot;
wire [3:0] rocketrv64_mmio_axi_aw_payload_cache;
wire [3:0] rocketrv64_mmio_axi_aw_payload_qos;
wire [3:0] rocketrv64_mmio_axi_aw_payload_id;
wire rocketrv64_mmio_axi_w_valid;
reg rocketrv64_mmio_axi_w_ready = 1'd0;
wire rocketrv64_mmio_axi_w_last;
wire [63:0] rocketrv64_mmio_axi_w_payload_data;
wire [7:0] rocketrv64_mmio_axi_w_payload_strb;
reg rocketrv64_mmio_axi_b_valid = 1'd0;
wire rocketrv64_mmio_axi_b_ready;
reg [1:0] rocketrv64_mmio_axi_b_payload_resp = 2'd0;
reg [3:0] rocketrv64_mmio_axi_b_payload_id = 4'd0;
wire rocketrv64_mmio_axi_ar_valid;
reg rocketrv64_mmio_axi_ar_ready = 1'd0;
reg rocketrv64_mmio_axi_ar_first = 1'd0;
reg rocketrv64_mmio_axi_ar_last = 1'd0;
wire [31:0] rocketrv64_mmio_axi_ar_payload_addr;
wire [1:0] rocketrv64_mmio_axi_ar_payload_burst;
wire [7:0] rocketrv64_mmio_axi_ar_payload_len;
wire [3:0] rocketrv64_mmio_axi_ar_payload_size;
wire [1:0] rocketrv64_mmio_axi_ar_payload_lock;
wire [2:0] rocketrv64_mmio_axi_ar_payload_prot;
wire [3:0] rocketrv64_mmio_axi_ar_payload_cache;
wire [3:0] rocketrv64_mmio_axi_ar_payload_qos;
wire [3:0] rocketrv64_mmio_axi_ar_payload_id;
reg rocketrv64_mmio_axi_r_valid = 1'd0;
wire rocketrv64_mmio_axi_r_ready;
reg rocketrv64_mmio_axi_r_last = 1'd0;
reg [1:0] rocketrv64_mmio_axi_r_payload_resp = 2'd0;
reg [63:0] rocketrv64_mmio_axi_r_payload_data = 64'd0;
reg [3:0] rocketrv64_mmio_axi_r_payload_id = 4'd0;
reg [28:0] rocketrv64_mem_wb_adr = 29'd0;
reg [63:0] rocketrv64_mem_wb_dat_w = 64'd0;
wire [63:0] rocketrv64_mem_wb_dat_r;
reg [7:0] rocketrv64_mem_wb_sel = 8'd0;
reg rocketrv64_mem_wb_cyc = 1'd0;
reg rocketrv64_mem_wb_stb = 1'd0;
reg rocketrv64_mem_wb_ack = 1'd0;
reg rocketrv64_mem_wb_we = 1'd0;
reg [28:0] rocketrv64_mmio_wb_adr = 29'd0;
reg [63:0] rocketrv64_mmio_wb_dat_w = 64'd0;
wire [63:0] rocketrv64_mmio_wb_dat_r;
reg [7:0] rocketrv64_mmio_wb_sel = 8'd0;
reg rocketrv64_mmio_wb_cyc = 1'd0;
reg rocketrv64_mmio_wb_stb = 1'd0;
reg rocketrv64_mmio_wb_ack = 1'd0;
reg rocketrv64_mmio_wb_we = 1'd0;
wire [29:0] rocketrv64_ibus_adr;
reg [31:0] rocketrv64_ibus_dat_w = 32'd0;
wire [31:0] rocketrv64_ibus_dat_r;
reg [3:0] rocketrv64_ibus_sel = 4'd0;
reg rocketrv64_ibus_cyc = 1'd0;
reg rocketrv64_ibus_stb = 1'd0;
wire rocketrv64_ibus_ack;
reg rocketrv64_ibus_we = 1'd0;
reg [2:0] rocketrv64_ibus_cti = 3'd0;
reg [1:0] rocketrv64_ibus_bte = 2'd0;
wire rocketrv64_ibus_err;
wire [29:0] rocketrv64_dbus_adr;
reg [31:0] rocketrv64_dbus_dat_w = 32'd0;
wire [31:0] rocketrv64_dbus_dat_r;
reg [3:0] rocketrv64_dbus_sel = 4'd0;
reg rocketrv64_dbus_cyc = 1'd0;
reg rocketrv64_dbus_stb = 1'd0;
wire rocketrv64_dbus_ack;
reg rocketrv64_dbus_we = 1'd0;
reg [2:0] rocketrv64_dbus_cti = 3'd0;
reg [1:0] rocketrv64_dbus_bte = 2'd0;
wire rocketrv64_dbus_err;
reg rocketrv64_axi2wishbone0_aw_valid = 1'd0;
reg rocketrv64_axi2wishbone0_aw_ready = 1'd0;
reg [31:0] rocketrv64_axi2wishbone0_aw_payload_addr = 32'd0;
reg rocketrv64_axi2wishbone0_w_valid = 1'd0;
reg rocketrv64_axi2wishbone0_w_ready = 1'd0;
reg [63:0] rocketrv64_axi2wishbone0_w_payload_data = 64'd0;
reg [7:0] rocketrv64_axi2wishbone0_w_payload_strb = 8'd0;
reg rocketrv64_axi2wishbone0_b_valid = 1'd0;
wire rocketrv64_axi2wishbone0_b_ready;
reg [1:0] rocketrv64_axi2wishbone0_b_payload_resp = 2'd0;
reg rocketrv64_axi2wishbone0_ar_valid = 1'd0;
reg rocketrv64_axi2wishbone0_ar_ready = 1'd0;
reg [31:0] rocketrv64_axi2wishbone0_ar_payload_addr = 32'd0;
reg rocketrv64_axi2wishbone0_r_valid = 1'd0;
reg rocketrv64_axi2wishbone0_r_ready = 1'd0;
reg [1:0] rocketrv64_axi2wishbone0_r_payload_resp = 2'd0;
reg [63:0] rocketrv64_axi2wishbone0_r_payload_data = 64'd0;
wire rocketrv64_axi2wishbone0_axi2axi_lite_sink_valid;
wire rocketrv64_axi2wishbone0_axi2axi_lite_sink_ready;
wire rocketrv64_axi2wishbone0_axi2axi_lite_sink_first;
wire rocketrv64_axi2wishbone0_axi2axi_lite_sink_last;
wire [31:0] rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_addr;
wire [1:0] rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_burst;
wire [7:0] rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_len;
wire [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_size;
wire [1:0] rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_lock;
wire [2:0] rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_prot;
wire [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_cache;
wire [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_qos;
wire [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_id;
wire rocketrv64_axi2wishbone0_axi2axi_lite_source_valid;
reg rocketrv64_axi2wishbone0_axi2axi_lite_source_ready = 1'd0;
wire rocketrv64_axi2wishbone0_axi2axi_lite_source_first;
wire rocketrv64_axi2wishbone0_axi2axi_lite_source_last;
reg [31:0] rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_addr = 32'd0;
reg [1:0] rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_burst = 2'd0;
reg [7:0] rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_len = 8'd0;
reg [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_size = 4'd0;
reg [1:0] rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_lock = 2'd0;
reg [2:0] rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_prot = 3'd0;
reg [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_cache = 4'd0;
reg [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_qos = 4'd0;
reg [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_id = 4'd0;
wire rocketrv64_axi2wishbone0_axi2axi_lite_pipe_ce;
wire rocketrv64_axi2wishbone0_axi2axi_lite_busy;
reg rocketrv64_axi2wishbone0_axi2axi_lite_valid_n = 1'd0;
reg rocketrv64_axi2wishbone0_axi2axi_lite_first_n = 1'd0;
reg rocketrv64_axi2wishbone0_axi2axi_lite_last_n = 1'd0;
reg rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_valid = 1'd0;
wire rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_ready;
reg rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_first = 1'd0;
reg rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_last = 1'd0;
reg [31:0] rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_addr = 32'd0;
reg [1:0] rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_burst = 2'd0;
reg [7:0] rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_len = 8'd0;
reg [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_size = 4'd0;
reg [1:0] rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_lock = 2'd0;
reg [2:0] rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_prot = 3'd0;
reg [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_cache = 4'd0;
reg [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_qos = 4'd0;
reg [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_id = 4'd0;
wire rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_valid;
reg rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_ready = 1'd0;
wire rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_first;
wire rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_last;
wire [31:0] rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_payload_addr;
wire [3:0] rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_payload_id;
reg [7:0] rocketrv64_axi2wishbone0_axi2axi_lite_beat_count = 8'd0;
wire [11:0] rocketrv64_axi2wishbone0_axi2axi_lite_beat_size;
reg [11:0] rocketrv64_axi2wishbone0_axi2axi_lite_beat_offset = 12'd0;
wire [11:0] rocketrv64_axi2wishbone0_axi2axi_lite_beat_wrap;
reg rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done = 1'd0;
reg rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n = 1'd0;
reg [63:0] rocketrv64_axi2wishbone0_axi_lite2wishbone_data = 64'd0;
wire [31:0] rocketrv64_axi2wishbone0_axi_lite2wishbone_r_addr;
wire [31:0] rocketrv64_axi2wishbone0_axi_lite2wishbone_w_addr;
reg rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n = 1'd0;
wire rocketrv64_mem_a2w_reset;
reg rocketrv64_axi2wishbone1_aw_valid = 1'd0;
reg rocketrv64_axi2wishbone1_aw_ready = 1'd0;
reg [31:0] rocketrv64_axi2wishbone1_aw_payload_addr = 32'd0;
reg rocketrv64_axi2wishbone1_w_valid = 1'd0;
reg rocketrv64_axi2wishbone1_w_ready = 1'd0;
reg [63:0] rocketrv64_axi2wishbone1_w_payload_data = 64'd0;
reg [7:0] rocketrv64_axi2wishbone1_w_payload_strb = 8'd0;
reg rocketrv64_axi2wishbone1_b_valid = 1'd0;
wire rocketrv64_axi2wishbone1_b_ready;
reg [1:0] rocketrv64_axi2wishbone1_b_payload_resp = 2'd0;
reg rocketrv64_axi2wishbone1_ar_valid = 1'd0;
reg rocketrv64_axi2wishbone1_ar_ready = 1'd0;
reg [31:0] rocketrv64_axi2wishbone1_ar_payload_addr = 32'd0;
reg rocketrv64_axi2wishbone1_r_valid = 1'd0;
reg rocketrv64_axi2wishbone1_r_ready = 1'd0;
reg [1:0] rocketrv64_axi2wishbone1_r_payload_resp = 2'd0;
reg [63:0] rocketrv64_axi2wishbone1_r_payload_data = 64'd0;
wire rocketrv64_axi2wishbone1_axi2axi_lite_sink_valid;
wire rocketrv64_axi2wishbone1_axi2axi_lite_sink_ready;
wire rocketrv64_axi2wishbone1_axi2axi_lite_sink_first;
wire rocketrv64_axi2wishbone1_axi2axi_lite_sink_last;
wire [31:0] rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_addr;
wire [1:0] rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_burst;
wire [7:0] rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_len;
wire [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_size;
wire [1:0] rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_lock;
wire [2:0] rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_prot;
wire [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_cache;
wire [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_qos;
wire [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_id;
wire rocketrv64_axi2wishbone1_axi2axi_lite_source_valid;
reg rocketrv64_axi2wishbone1_axi2axi_lite_source_ready = 1'd0;
wire rocketrv64_axi2wishbone1_axi2axi_lite_source_first;
wire rocketrv64_axi2wishbone1_axi2axi_lite_source_last;
reg [31:0] rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_addr = 32'd0;
reg [1:0] rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_burst = 2'd0;
reg [7:0] rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_len = 8'd0;
reg [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_size = 4'd0;
reg [1:0] rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_lock = 2'd0;
reg [2:0] rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_prot = 3'd0;
reg [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_cache = 4'd0;
reg [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_qos = 4'd0;
reg [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_id = 4'd0;
wire rocketrv64_axi2wishbone1_axi2axi_lite_pipe_ce;
wire rocketrv64_axi2wishbone1_axi2axi_lite_busy;
reg rocketrv64_axi2wishbone1_axi2axi_lite_valid_n = 1'd0;
reg rocketrv64_axi2wishbone1_axi2axi_lite_first_n = 1'd0;
reg rocketrv64_axi2wishbone1_axi2axi_lite_last_n = 1'd0;
reg rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_valid = 1'd0;
wire rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_ready;
reg rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_first = 1'd0;
reg rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_last = 1'd0;
reg [31:0] rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_addr = 32'd0;
reg [1:0] rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_burst = 2'd0;
reg [7:0] rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_len = 8'd0;
reg [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_size = 4'd0;
reg [1:0] rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_lock = 2'd0;
reg [2:0] rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_prot = 3'd0;
reg [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_cache = 4'd0;
reg [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_qos = 4'd0;
reg [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_id = 4'd0;
wire rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_valid;
reg rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_ready = 1'd0;
wire rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_first;
wire rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_last;
wire [31:0] rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_payload_addr;
wire [3:0] rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_payload_id;
reg [7:0] rocketrv64_axi2wishbone1_axi2axi_lite_beat_count = 8'd0;
wire [11:0] rocketrv64_axi2wishbone1_axi2axi_lite_beat_size;
reg [11:0] rocketrv64_axi2wishbone1_axi2axi_lite_beat_offset = 12'd0;
wire [11:0] rocketrv64_axi2wishbone1_axi2axi_lite_beat_wrap;
reg rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done = 1'd0;
reg rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n = 1'd0;
reg [63:0] rocketrv64_axi2wishbone1_axi_lite2wishbone_data = 64'd0;
wire [31:0] rocketrv64_axi2wishbone1_axi_lite2wishbone_r_addr;
wire [31:0] rocketrv64_axi2wishbone1_axi_lite2wishbone_w_addr;
reg rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n = 1'd0;
wire rocketrv64_mmio_a2w_reset;
reg rocketrv64_mem_dc_read = 1'd0;
reg rocketrv64_mem_dc_write = 1'd0;
reg rocketrv64_mem_dc_counter = 1'd0;
reg rocketrv64_mem_dc_counter_reset = 1'd0;
reg rocketrv64_mem_dc_counter_ce = 1'd0;
wire rocketrv64_mem_dc_counter_done;
reg [63:0] rocketrv64_mem_dc_cached_data = 64'd0;
reg rocketrv64_mmio_dc_read = 1'd0;
reg rocketrv64_mmio_dc_write = 1'd0;
reg rocketrv64_mmio_dc_counter = 1'd0;
reg rocketrv64_mmio_dc_counter_reset = 1'd0;
reg rocketrv64_mmio_dc_counter_ce = 1'd0;
wire rocketrv64_mmio_dc_counter_done;
reg [63:0] rocketrv64_mmio_dc_cached_data = 64'd0;
wire [29:0] rom_bus_adr;
wire [31:0] rom_bus_dat_w;
wire [31:0] rom_bus_dat_r;
wire [3:0] rom_bus_sel;
wire rom_bus_cyc;
wire rom_bus_stb;
reg rom_bus_ack = 1'd0;
wire rom_bus_we;
wire [2:0] rom_bus_cti;
wire [1:0] rom_bus_bte;
reg rom_bus_err = 1'd0;
wire [12:0] rom_adr;
wire [31:0] rom_dat_r;
wire [29:0] sram_bus_adr;
wire [31:0] sram_bus_dat_w;
wire [31:0] sram_bus_dat_r;
wire [3:0] sram_bus_sel;
wire sram_bus_cyc;
wire sram_bus_stb;
reg sram_bus_ack = 1'd0;
wire sram_bus_we;
wire [2:0] sram_bus_cti;
wire [1:0] sram_bus_bte;
reg sram_bus_err = 1'd0;
wire [9:0] sram_adr;
wire [31:0] sram_dat_r;
reg [3:0] sram_we = 4'd0;
wire [31:0] sram_dat_w;
reg [13:0] interface_adr = 14'd0;
reg interface_we = 1'd0;
reg [7:0] interface_dat_w = 8'd0;
wire [7:0] interface_dat_r;
wire [29:0] bus_wishbone_adr;
wire [31:0] bus_wishbone_dat_w;
reg [31:0] bus_wishbone_dat_r = 32'd0;
wire [3:0] bus_wishbone_sel;
wire bus_wishbone_cyc;
wire bus_wishbone_stb;
reg bus_wishbone_ack = 1'd0;
wire bus_wishbone_we;
wire [2:0] bus_wishbone_cti;
wire [1:0] bus_wishbone_bte;
reg bus_wishbone_err = 1'd0;
reg [1:0] counter = 2'd0;
reg [31:0] uart_phy_storage_full = 32'd6184752;
wire [31:0] uart_phy_storage;
reg uart_phy_re = 1'd0;
wire uart_phy_sink_valid;
reg uart_phy_sink_ready = 1'd0;
wire uart_phy_sink_first;
wire uart_phy_sink_last;
wire [7:0] uart_phy_sink_payload_data;
reg uart_phy_uart_clk_txen = 1'd0;
reg [31:0] uart_phy_phase_accumulator_tx = 32'd0;
reg [7:0] uart_phy_tx_reg = 8'd0;
reg [3:0] uart_phy_tx_bitcount = 4'd0;
reg uart_phy_tx_busy = 1'd0;
reg uart_phy_source_valid = 1'd0;
wire uart_phy_source_ready;
reg uart_phy_source_first = 1'd0;
reg uart_phy_source_last = 1'd0;
reg [7:0] uart_phy_source_payload_data = 8'd0;
reg uart_phy_uart_clk_rxen = 1'd0;
reg [31:0] uart_phy_phase_accumulator_rx = 32'd0;
wire uart_phy_rx;
reg uart_phy_rx_r = 1'd0;
reg [7:0] uart_phy_rx_reg = 8'd0;
reg [3:0] uart_phy_rx_bitcount = 4'd0;
reg uart_phy_rx_busy = 1'd0;
wire uart_rxtx_re;
wire [7:0] uart_rxtx_r;
wire [7:0] uart_rxtx_w;
wire uart_txfull_status;
wire uart_rxempty_status;
wire uart_irq;
wire uart_tx_status;
reg uart_tx_pending = 1'd0;
wire uart_tx_trigger;
reg uart_tx_clear = 1'd0;
reg uart_tx_old_trigger = 1'd0;
wire uart_rx_status;
reg uart_rx_pending = 1'd0;
wire uart_rx_trigger;
reg uart_rx_clear = 1'd0;
reg uart_rx_old_trigger = 1'd0;
wire uart_eventmanager_status_re;
wire [1:0] uart_eventmanager_status_r;
reg [1:0] uart_eventmanager_status_w = 2'd0;
wire uart_eventmanager_pending_re;
wire [1:0] uart_eventmanager_pending_r;
reg [1:0] uart_eventmanager_pending_w = 2'd0;
reg [1:0] uart_eventmanager_storage_full = 2'd0;
wire [1:0] uart_eventmanager_storage;
reg uart_eventmanager_re = 1'd0;
wire uart_tx_fifo_sink_valid;
wire uart_tx_fifo_sink_ready;
reg uart_tx_fifo_sink_first = 1'd0;
reg uart_tx_fifo_sink_last = 1'd0;
wire [7:0] uart_tx_fifo_sink_payload_data;
wire uart_tx_fifo_source_valid;
wire uart_tx_fifo_source_ready;
wire uart_tx_fifo_source_first;
wire uart_tx_fifo_source_last;
wire [7:0] uart_tx_fifo_source_payload_data;
wire uart_tx_fifo_re;
reg uart_tx_fifo_readable = 1'd0;
wire uart_tx_fifo_syncfifo_we;
wire uart_tx_fifo_syncfifo_writable;
wire uart_tx_fifo_syncfifo_re;
wire uart_tx_fifo_syncfifo_readable;
wire [9:0] uart_tx_fifo_syncfifo_din;
wire [9:0] uart_tx_fifo_syncfifo_dout;
reg [4:0] uart_tx_fifo_level0 = 5'd0;
reg uart_tx_fifo_replace = 1'd0;
reg [3:0] uart_tx_fifo_produce = 4'd0;
reg [3:0] uart_tx_fifo_consume = 4'd0;
reg [3:0] uart_tx_fifo_wrport_adr = 4'd0;
wire [9:0] uart_tx_fifo_wrport_dat_r;
wire uart_tx_fifo_wrport_we;
wire [9:0] uart_tx_fifo_wrport_dat_w;
wire uart_tx_fifo_do_read;
wire [3:0] uart_tx_fifo_rdport_adr;
wire [9:0] uart_tx_fifo_rdport_dat_r;
wire uart_tx_fifo_rdport_re;
wire [4:0] uart_tx_fifo_level1;
wire [7:0] uart_tx_fifo_fifo_in_payload_data;
wire uart_tx_fifo_fifo_in_first;
wire uart_tx_fifo_fifo_in_last;
wire [7:0] uart_tx_fifo_fifo_out_payload_data;
wire uart_tx_fifo_fifo_out_first;
wire uart_tx_fifo_fifo_out_last;
wire uart_rx_fifo_sink_valid;
wire uart_rx_fifo_sink_ready;
wire uart_rx_fifo_sink_first;
wire uart_rx_fifo_sink_last;
wire [7:0] uart_rx_fifo_sink_payload_data;
wire uart_rx_fifo_source_valid;
wire uart_rx_fifo_source_ready;
wire uart_rx_fifo_source_first;
wire uart_rx_fifo_source_last;
wire [7:0] uart_rx_fifo_source_payload_data;
wire uart_rx_fifo_re;
reg uart_rx_fifo_readable = 1'd0;
wire uart_rx_fifo_syncfifo_we;
wire uart_rx_fifo_syncfifo_writable;
wire uart_rx_fifo_syncfifo_re;
wire uart_rx_fifo_syncfifo_readable;
wire [9:0] uart_rx_fifo_syncfifo_din;
wire [9:0] uart_rx_fifo_syncfifo_dout;
reg [4:0] uart_rx_fifo_level0 = 5'd0;
reg uart_rx_fifo_replace = 1'd0;
reg [3:0] uart_rx_fifo_produce = 4'd0;
reg [3:0] uart_rx_fifo_consume = 4'd0;
reg [3:0] uart_rx_fifo_wrport_adr = 4'd0;
wire [9:0] uart_rx_fifo_wrport_dat_r;
wire uart_rx_fifo_wrport_we;
wire [9:0] uart_rx_fifo_wrport_dat_w;
wire uart_rx_fifo_do_read;
wire [3:0] uart_rx_fifo_rdport_adr;
wire [9:0] uart_rx_fifo_rdport_dat_r;
wire uart_rx_fifo_rdport_re;
wire [4:0] uart_rx_fifo_level1;
wire [7:0] uart_rx_fifo_fifo_in_payload_data;
wire uart_rx_fifo_fifo_in_first;
wire uart_rx_fifo_fifo_in_last;
wire [7:0] uart_rx_fifo_fifo_out_payload_data;
wire uart_rx_fifo_fifo_out_first;
wire uart_rx_fifo_fifo_out_last;
reg uart_reset = 1'd0;
reg [31:0] timer0_load_storage_full = 32'd0;
wire [31:0] timer0_load_storage;
reg timer0_load_re = 1'd0;
reg [31:0] timer0_reload_storage_full = 32'd0;
wire [31:0] timer0_reload_storage;
reg timer0_reload_re = 1'd0;
reg timer0_en_storage_full = 1'd0;
wire timer0_en_storage;
reg timer0_en_re = 1'd0;
wire timer0_update_value_re;
wire timer0_update_value_r;
reg timer0_update_value_w = 1'd0;
reg [31:0] timer0_value_status = 32'd0;
wire timer0_irq;
wire timer0_zero_status;
reg timer0_zero_pending = 1'd0;
wire timer0_zero_trigger;
reg timer0_zero_clear = 1'd0;
reg timer0_zero_old_trigger = 1'd0;
wire timer0_eventmanager_status_re;
wire timer0_eventmanager_status_r;
wire timer0_eventmanager_status_w;
wire timer0_eventmanager_pending_re;
wire timer0_eventmanager_pending_r;
wire timer0_eventmanager_pending_w;
reg timer0_eventmanager_storage_full = 1'd0;
wire timer0_eventmanager_storage;
reg timer0_eventmanager_re = 1'd0;
reg [31:0] timer0_value = 32'd0;
wire [29:0] interface0_wb_sdram_adr;
wire [31:0] interface0_wb_sdram_dat_w;
wire [31:0] interface0_wb_sdram_dat_r;
wire [3:0] interface0_wb_sdram_sel;
wire interface0_wb_sdram_cyc;
wire interface0_wb_sdram_stb;
reg interface0_wb_sdram_ack = 1'd0;
wire interface0_wb_sdram_we;
wire [2:0] interface0_wb_sdram_cti;
wire [1:0] interface0_wb_sdram_bte;
reg interface0_wb_sdram_err = 1'd0;
(* keep = "true" *) wire sys_clk;
wire sys_rst;
(* keep = "true" *) wire sys_ps_clk;
reg sys_ps_rst = 1'd0;
wire clk32a;
wire clk32b;
wire pll_lckd;
wire pll_fb;
wire [5:0] pll;
wire [12:0] dfi_p0_address;
wire [1:0] dfi_p0_bank;
wire dfi_p0_cas_n;
wire dfi_p0_cs_n;
wire dfi_p0_ras_n;
wire dfi_p0_we_n;
wire dfi_p0_cke;
wire dfi_p0_odt;
wire dfi_p0_reset_n;
wire dfi_p0_act_n;
wire [15:0] dfi_p0_wrdata;
wire dfi_p0_wrdata_en;
wire [1:0] dfi_p0_wrdata_mask;
wire dfi_p0_rddata_en;
reg [15:0] dfi_p0_rddata = 16'd0;
wire dfi_p0_rddata_valid;
reg [15:0] dq_o = 16'd0;
wire dq_oe;
wire [15:0] dq_i;
reg [15:0] dq_in = 16'd0;
reg wrdata_en = 1'd0;
reg [3:0] rddata_en = 4'd0;
wire [12:0] sdram_inti_p0_address;
wire [1:0] sdram_inti_p0_bank;
reg sdram_inti_p0_cas_n = 1'd1;
reg sdram_inti_p0_cs_n = 1'd1;
reg sdram_inti_p0_ras_n = 1'd1;
reg sdram_inti_p0_we_n = 1'd1;
wire sdram_inti_p0_cke;
wire sdram_inti_p0_odt;
wire sdram_inti_p0_reset_n;
reg sdram_inti_p0_act_n = 1'd1;
wire [15:0] sdram_inti_p0_wrdata;
wire sdram_inti_p0_wrdata_en;
wire [1:0] sdram_inti_p0_wrdata_mask;
wire sdram_inti_p0_rddata_en;
reg [15:0] sdram_inti_p0_rddata = 16'd0;
reg sdram_inti_p0_rddata_valid = 1'd0;
wire [12:0] sdram_slave_p0_address;
wire [1:0] sdram_slave_p0_bank;
wire sdram_slave_p0_cas_n;
wire sdram_slave_p0_cs_n;
wire sdram_slave_p0_ras_n;
wire sdram_slave_p0_we_n;
wire sdram_slave_p0_cke;
wire sdram_slave_p0_odt;
wire sdram_slave_p0_reset_n;
wire sdram_slave_p0_act_n;
wire [15:0] sdram_slave_p0_wrdata;
wire sdram_slave_p0_wrdata_en;
wire [1:0] sdram_slave_p0_wrdata_mask;
wire sdram_slave_p0_rddata_en;
reg [15:0] sdram_slave_p0_rddata = 16'd0;
reg sdram_slave_p0_rddata_valid = 1'd0;
reg [12:0] sdram_master_p0_address = 13'd0;
reg [1:0] sdram_master_p0_bank = 2'd0;
reg sdram_master_p0_cas_n = 1'd1;
reg sdram_master_p0_cs_n = 1'd1;
reg sdram_master_p0_ras_n = 1'd1;
reg sdram_master_p0_we_n = 1'd1;
reg sdram_master_p0_cke = 1'd0;
reg sdram_master_p0_odt = 1'd0;
reg sdram_master_p0_reset_n = 1'd0;
reg sdram_master_p0_act_n = 1'd1;
reg [15:0] sdram_master_p0_wrdata = 16'd0;
reg sdram_master_p0_wrdata_en = 1'd0;
reg [1:0] sdram_master_p0_wrdata_mask = 2'd0;
reg sdram_master_p0_rddata_en = 1'd0;
wire [15:0] sdram_master_p0_rddata;
wire sdram_master_p0_rddata_valid;
reg [3:0] sdram_storage_full = 4'd0;
wire [3:0] sdram_storage;
reg sdram_re = 1'd0;
reg [5:0] sdram_command_storage_full = 6'd0;
wire [5:0] sdram_command_storage;
reg sdram_command_re = 1'd0;
wire sdram_command_issue_re;
wire sdram_command_issue_r;
reg sdram_command_issue_w = 1'd0;
reg [12:0] sdram_address_storage_full = 13'd0;
wire [12:0] sdram_address_storage;
reg sdram_address_re = 1'd0;
reg [1:0] sdram_baddress_storage_full = 2'd0;
wire [1:0] sdram_baddress_storage;
reg sdram_baddress_re = 1'd0;
reg [15:0] sdram_wrdata_storage_full = 16'd0;
wire [15:0] sdram_wrdata_storage;
reg sdram_wrdata_re = 1'd0;
reg [15:0] sdram_status = 16'd0;
reg [12:0] sdram_dfi_p0_address = 13'd0;
reg [1:0] sdram_dfi_p0_bank = 2'd0;
reg sdram_dfi_p0_cas_n = 1'd1;
reg sdram_dfi_p0_cs_n = 1'd1;
reg sdram_dfi_p0_ras_n = 1'd1;
reg sdram_dfi_p0_we_n = 1'd1;
wire sdram_dfi_p0_cke;
wire sdram_dfi_p0_odt;
wire sdram_dfi_p0_reset_n;
reg sdram_dfi_p0_act_n = 1'd1;
wire [15:0] sdram_dfi_p0_wrdata;
reg sdram_dfi_p0_wrdata_en = 1'd0;
wire [1:0] sdram_dfi_p0_wrdata_mask;
reg sdram_dfi_p0_rddata_en = 1'd0;
wire [15:0] sdram_dfi_p0_rddata;
wire sdram_dfi_p0_rddata_valid;
wire sdram_interface_bank0_valid;
wire sdram_interface_bank0_ready;
wire sdram_interface_bank0_we;
wire [21:0] sdram_interface_bank0_addr;
wire sdram_interface_bank0_lock;
wire sdram_interface_bank0_wdata_ready;
wire sdram_interface_bank0_rdata_valid;
wire sdram_interface_bank1_valid;
wire sdram_interface_bank1_ready;
wire sdram_interface_bank1_we;
wire [21:0] sdram_interface_bank1_addr;
wire sdram_interface_bank1_lock;
wire sdram_interface_bank1_wdata_ready;
wire sdram_interface_bank1_rdata_valid;
wire sdram_interface_bank2_valid;
wire sdram_interface_bank2_ready;
wire sdram_interface_bank2_we;
wire [21:0] sdram_interface_bank2_addr;
wire sdram_interface_bank2_lock;
wire sdram_interface_bank2_wdata_ready;
wire sdram_interface_bank2_rdata_valid;
wire sdram_interface_bank3_valid;
wire sdram_interface_bank3_ready;
wire sdram_interface_bank3_we;
wire [21:0] sdram_interface_bank3_addr;
wire sdram_interface_bank3_lock;
wire sdram_interface_bank3_wdata_ready;
wire sdram_interface_bank3_rdata_valid;
reg [15:0] sdram_interface_wdata = 16'd0;
reg [1:0] sdram_interface_wdata_we = 2'd0;
wire [15:0] sdram_interface_rdata;
reg sdram_cmd_valid = 1'd0;
reg sdram_cmd_ready = 1'd0;
reg sdram_cmd_last = 1'd0;
reg [12:0] sdram_cmd_payload_a = 13'd0;
reg [1:0] sdram_cmd_payload_ba = 2'd0;
reg sdram_cmd_payload_cas = 1'd0;
reg sdram_cmd_payload_ras = 1'd0;
reg sdram_cmd_payload_we = 1'd0;
reg sdram_cmd_payload_is_read = 1'd0;
reg sdram_cmd_payload_is_write = 1'd0;
wire sdram_timer_wait;
wire sdram_timer_done;
reg [9:0] sdram_timer_count = 10'd625;
reg sdram_timer_load = 1'd0;
reg [9:0] sdram_timer_load_count = 10'd0;
wire sdram_timer_reset;
reg sdram_generator_start = 1'd0;
reg sdram_generator_done = 1'd0;
reg [3:0] sdram_generator_counter = 4'd0;
wire sdram_bankmachine0_req_valid;
wire sdram_bankmachine0_req_ready;
wire sdram_bankmachine0_req_we;
wire [21:0] sdram_bankmachine0_req_addr;
wire sdram_bankmachine0_req_lock;
reg sdram_bankmachine0_req_wdata_ready = 1'd0;
reg sdram_bankmachine0_req_rdata_valid = 1'd0;
wire sdram_bankmachine0_refresh_req;
reg sdram_bankmachine0_refresh_gnt = 1'd0;
reg sdram_bankmachine0_cmd_valid = 1'd0;
reg sdram_bankmachine0_cmd_ready = 1'd0;
reg [12:0] sdram_bankmachine0_cmd_payload_a = 13'd0;
wire [1:0] sdram_bankmachine0_cmd_payload_ba;
reg sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg sdram_bankmachine0_cmd_payload_we = 1'd0;
reg sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine0_auto_precharge = 1'd0;
wire sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine0_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine0_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine0_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine0_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
wire [21:0] sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we;
wire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
wire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re;
wire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
wire [24:0] sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
wire [24:0] sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
reg [3:0] sdram_bankmachine0_cmd_buffer_lookahead_level = 4'd0;
reg sdram_bankmachine0_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
wire [24:0] sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine0_cmd_buffer_lookahead_do_read;
wire [2:0] sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr;
wire [24:0] sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine0_cmd_buffer_sink_valid;
wire sdram_bankmachine0_cmd_buffer_sink_ready;
wire sdram_bankmachine0_cmd_buffer_sink_first;
wire sdram_bankmachine0_cmd_buffer_sink_last;
wire sdram_bankmachine0_cmd_buffer_sink_payload_we;
wire [21:0] sdram_bankmachine0_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine0_cmd_buffer_source_valid;
wire sdram_bankmachine0_cmd_buffer_source_ready;
wire sdram_bankmachine0_cmd_buffer_source_first;
wire sdram_bankmachine0_cmd_buffer_source_last;
reg sdram_bankmachine0_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] sdram_bankmachine0_cmd_buffer_source_payload_addr = 22'd0;
wire sdram_bankmachine0_cmd_buffer_pipe_ce;
wire sdram_bankmachine0_cmd_buffer_busy;
reg sdram_bankmachine0_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine0_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine0_cmd_buffer_last_n = 1'd0;
reg [12:0] sdram_bankmachine0_row = 13'd0;
reg sdram_bankmachine0_row_opened = 1'd0;
wire sdram_bankmachine0_row_hit;
reg sdram_bankmachine0_row_open = 1'd0;
reg sdram_bankmachine0_row_close = 1'd0;
reg sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine0_twtpcon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine0_twtpcon_ready = 1'd1;
reg [1:0] sdram_bankmachine0_twtpcon_count = 2'd0;
wire sdram_bankmachine0_trccon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine0_trccon_ready = 1'd1;
wire sdram_bankmachine0_trascon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine0_trascon_ready = 1'd1;
wire sdram_bankmachine1_req_valid;
wire sdram_bankmachine1_req_ready;
wire sdram_bankmachine1_req_we;
wire [21:0] sdram_bankmachine1_req_addr;
wire sdram_bankmachine1_req_lock;
reg sdram_bankmachine1_req_wdata_ready = 1'd0;
reg sdram_bankmachine1_req_rdata_valid = 1'd0;
wire sdram_bankmachine1_refresh_req;
reg sdram_bankmachine1_refresh_gnt = 1'd0;
reg sdram_bankmachine1_cmd_valid = 1'd0;
reg sdram_bankmachine1_cmd_ready = 1'd0;
reg [12:0] sdram_bankmachine1_cmd_payload_a = 13'd0;
wire [1:0] sdram_bankmachine1_cmd_payload_ba;
reg sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg sdram_bankmachine1_cmd_payload_we = 1'd0;
reg sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine1_auto_precharge = 1'd0;
wire sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine1_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine1_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine1_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine1_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
wire [21:0] sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we;
wire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
wire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re;
wire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
wire [24:0] sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
wire [24:0] sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
reg [3:0] sdram_bankmachine1_cmd_buffer_lookahead_level = 4'd0;
reg sdram_bankmachine1_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
wire [24:0] sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine1_cmd_buffer_lookahead_do_read;
wire [2:0] sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr;
wire [24:0] sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine1_cmd_buffer_sink_valid;
wire sdram_bankmachine1_cmd_buffer_sink_ready;
wire sdram_bankmachine1_cmd_buffer_sink_first;
wire sdram_bankmachine1_cmd_buffer_sink_last;
wire sdram_bankmachine1_cmd_buffer_sink_payload_we;
wire [21:0] sdram_bankmachine1_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine1_cmd_buffer_source_valid;
wire sdram_bankmachine1_cmd_buffer_source_ready;
wire sdram_bankmachine1_cmd_buffer_source_first;
wire sdram_bankmachine1_cmd_buffer_source_last;
reg sdram_bankmachine1_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] sdram_bankmachine1_cmd_buffer_source_payload_addr = 22'd0;
wire sdram_bankmachine1_cmd_buffer_pipe_ce;
wire sdram_bankmachine1_cmd_buffer_busy;
reg sdram_bankmachine1_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine1_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine1_cmd_buffer_last_n = 1'd0;
reg [12:0] sdram_bankmachine1_row = 13'd0;
reg sdram_bankmachine1_row_opened = 1'd0;
wire sdram_bankmachine1_row_hit;
reg sdram_bankmachine1_row_open = 1'd0;
reg sdram_bankmachine1_row_close = 1'd0;
reg sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine1_twtpcon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine1_twtpcon_ready = 1'd1;
reg [1:0] sdram_bankmachine1_twtpcon_count = 2'd0;
wire sdram_bankmachine1_trccon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine1_trccon_ready = 1'd1;
wire sdram_bankmachine1_trascon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine1_trascon_ready = 1'd1;
wire sdram_bankmachine2_req_valid;
wire sdram_bankmachine2_req_ready;
wire sdram_bankmachine2_req_we;
wire [21:0] sdram_bankmachine2_req_addr;
wire sdram_bankmachine2_req_lock;
reg sdram_bankmachine2_req_wdata_ready = 1'd0;
reg sdram_bankmachine2_req_rdata_valid = 1'd0;
wire sdram_bankmachine2_refresh_req;
reg sdram_bankmachine2_refresh_gnt = 1'd0;
reg sdram_bankmachine2_cmd_valid = 1'd0;
reg sdram_bankmachine2_cmd_ready = 1'd0;
reg [12:0] sdram_bankmachine2_cmd_payload_a = 13'd0;
wire [1:0] sdram_bankmachine2_cmd_payload_ba;
reg sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg sdram_bankmachine2_cmd_payload_we = 1'd0;
reg sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine2_auto_precharge = 1'd0;
wire sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine2_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine2_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine2_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine2_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
wire [21:0] sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we;
wire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
wire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re;
wire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
wire [24:0] sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
wire [24:0] sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
reg [3:0] sdram_bankmachine2_cmd_buffer_lookahead_level = 4'd0;
reg sdram_bankmachine2_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
wire [24:0] sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine2_cmd_buffer_lookahead_do_read;
wire [2:0] sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr;
wire [24:0] sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine2_cmd_buffer_sink_valid;
wire sdram_bankmachine2_cmd_buffer_sink_ready;
wire sdram_bankmachine2_cmd_buffer_sink_first;
wire sdram_bankmachine2_cmd_buffer_sink_last;
wire sdram_bankmachine2_cmd_buffer_sink_payload_we;
wire [21:0] sdram_bankmachine2_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine2_cmd_buffer_source_valid;
wire sdram_bankmachine2_cmd_buffer_source_ready;
wire sdram_bankmachine2_cmd_buffer_source_first;
wire sdram_bankmachine2_cmd_buffer_source_last;
reg sdram_bankmachine2_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] sdram_bankmachine2_cmd_buffer_source_payload_addr = 22'd0;
wire sdram_bankmachine2_cmd_buffer_pipe_ce;
wire sdram_bankmachine2_cmd_buffer_busy;
reg sdram_bankmachine2_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine2_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine2_cmd_buffer_last_n = 1'd0;
reg [12:0] sdram_bankmachine2_row = 13'd0;
reg sdram_bankmachine2_row_opened = 1'd0;
wire sdram_bankmachine2_row_hit;
reg sdram_bankmachine2_row_open = 1'd0;
reg sdram_bankmachine2_row_close = 1'd0;
reg sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine2_twtpcon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine2_twtpcon_ready = 1'd1;
reg [1:0] sdram_bankmachine2_twtpcon_count = 2'd0;
wire sdram_bankmachine2_trccon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine2_trccon_ready = 1'd1;
wire sdram_bankmachine2_trascon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine2_trascon_ready = 1'd1;
wire sdram_bankmachine3_req_valid;
wire sdram_bankmachine3_req_ready;
wire sdram_bankmachine3_req_we;
wire [21:0] sdram_bankmachine3_req_addr;
wire sdram_bankmachine3_req_lock;
reg sdram_bankmachine3_req_wdata_ready = 1'd0;
reg sdram_bankmachine3_req_rdata_valid = 1'd0;
wire sdram_bankmachine3_refresh_req;
reg sdram_bankmachine3_refresh_gnt = 1'd0;
reg sdram_bankmachine3_cmd_valid = 1'd0;
reg sdram_bankmachine3_cmd_ready = 1'd0;
reg [12:0] sdram_bankmachine3_cmd_payload_a = 13'd0;
wire [1:0] sdram_bankmachine3_cmd_payload_ba;
reg sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg sdram_bankmachine3_cmd_payload_we = 1'd0;
reg sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg sdram_bankmachine3_auto_precharge = 1'd0;
wire sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
wire sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
reg sdram_bankmachine3_cmd_buffer_lookahead_sink_first = 1'd0;
reg sdram_bankmachine3_cmd_buffer_lookahead_sink_last = 1'd0;
wire sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
wire [21:0] sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
wire sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
wire sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
wire sdram_bankmachine3_cmd_buffer_lookahead_source_first;
wire sdram_bankmachine3_cmd_buffer_lookahead_source_last;
wire sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
wire [21:0] sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
wire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we;
wire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
wire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re;
wire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
wire [24:0] sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
wire [24:0] sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
reg [3:0] sdram_bankmachine3_cmd_buffer_lookahead_level = 4'd0;
reg sdram_bankmachine3_cmd_buffer_lookahead_replace = 1'd0;
reg [2:0] sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'd0;
reg [2:0] sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'd0;
reg [2:0] sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'd0;
wire [24:0] sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r;
wire sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
wire [24:0] sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
wire sdram_bankmachine3_cmd_buffer_lookahead_do_read;
wire [2:0] sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr;
wire [24:0] sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we;
wire [21:0] sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
wire [21:0] sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
wire sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
wire sdram_bankmachine3_cmd_buffer_sink_valid;
wire sdram_bankmachine3_cmd_buffer_sink_ready;
wire sdram_bankmachine3_cmd_buffer_sink_first;
wire sdram_bankmachine3_cmd_buffer_sink_last;
wire sdram_bankmachine3_cmd_buffer_sink_payload_we;
wire [21:0] sdram_bankmachine3_cmd_buffer_sink_payload_addr;
wire sdram_bankmachine3_cmd_buffer_source_valid;
wire sdram_bankmachine3_cmd_buffer_source_ready;
wire sdram_bankmachine3_cmd_buffer_source_first;
wire sdram_bankmachine3_cmd_buffer_source_last;
reg sdram_bankmachine3_cmd_buffer_source_payload_we = 1'd0;
reg [21:0] sdram_bankmachine3_cmd_buffer_source_payload_addr = 22'd0;
wire sdram_bankmachine3_cmd_buffer_pipe_ce;
wire sdram_bankmachine3_cmd_buffer_busy;
reg sdram_bankmachine3_cmd_buffer_valid_n = 1'd0;
reg sdram_bankmachine3_cmd_buffer_first_n = 1'd0;
reg sdram_bankmachine3_cmd_buffer_last_n = 1'd0;
reg [12:0] sdram_bankmachine3_row = 13'd0;
reg sdram_bankmachine3_row_opened = 1'd0;
wire sdram_bankmachine3_row_hit;
reg sdram_bankmachine3_row_open = 1'd0;
reg sdram_bankmachine3_row_close = 1'd0;
reg sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire sdram_bankmachine3_twtpcon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine3_twtpcon_ready = 1'd1;
reg [1:0] sdram_bankmachine3_twtpcon_count = 2'd0;
wire sdram_bankmachine3_trccon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine3_trccon_ready = 1'd1;
wire sdram_bankmachine3_trascon_valid;
(* register_balancing = "no" *) reg sdram_bankmachine3_trascon_ready = 1'd1;
wire sdram_ras_allowed;
wire sdram_cas_allowed;
reg sdram_choose_cmd_want_reads = 1'd0;
reg sdram_choose_cmd_want_writes = 1'd0;
reg sdram_choose_cmd_want_cmds = 1'd0;
reg sdram_choose_cmd_want_activates = 1'd0;
wire sdram_choose_cmd_cmd_valid;
reg sdram_choose_cmd_cmd_ready = 1'd0;
wire [12:0] sdram_choose_cmd_cmd_payload_a;
wire [1:0] sdram_choose_cmd_cmd_payload_ba;
reg sdram_choose_cmd_cmd_payload_cas = 1'd0;
reg sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg sdram_choose_cmd_cmd_payload_we = 1'd0;
wire sdram_choose_cmd_cmd_payload_is_cmd;
wire sdram_choose_cmd_cmd_payload_is_read;
wire sdram_choose_cmd_cmd_payload_is_write;
reg [3:0] sdram_choose_cmd_valids = 4'd0;
wire [3:0] sdram_choose_cmd_request;
reg [1:0] sdram_choose_cmd_grant = 2'd0;
wire sdram_choose_cmd_ce;
reg sdram_choose_req_want_reads = 1'd0;
reg sdram_choose_req_want_writes = 1'd0;
wire sdram_choose_req_want_cmds;
reg sdram_choose_req_want_activates = 1'd0;
wire sdram_choose_req_cmd_valid;
reg sdram_choose_req_cmd_ready = 1'd0;
wire [12:0] sdram_choose_req_cmd_payload_a;
wire [1:0] sdram_choose_req_cmd_payload_ba;
reg sdram_choose_req_cmd_payload_cas = 1'd0;
reg sdram_choose_req_cmd_payload_ras = 1'd0;
reg sdram_choose_req_cmd_payload_we = 1'd0;
wire sdram_choose_req_cmd_payload_is_cmd;
wire sdram_choose_req_cmd_payload_is_read;
wire sdram_choose_req_cmd_payload_is_write;
reg [3:0] sdram_choose_req_valids = 4'd0;
wire [3:0] sdram_choose_req_request;
reg [1:0] sdram_choose_req_grant = 2'd0;
wire sdram_choose_req_ce;
reg [12:0] sdram_nop_a = 13'd0;
reg [1:0] sdram_nop_ba = 2'd0;
reg [1:0] sdram_steerer_sel = 2'd0;
reg sdram_steerer0 = 1'd1;
reg sdram_steerer1 = 1'd1;
wire sdram_trrdcon_valid;
(* register_balancing = "no" *) reg sdram_trrdcon_ready = 1'd1;
wire sdram_tfawcon_valid;
(* register_balancing = "no" *) reg sdram_tfawcon_ready = 1'd1;
wire sdram_tccdcon_valid;
(* register_balancing = "no" *) reg sdram_tccdcon_ready = 1'd1;
reg sdram_tccdcon_count = 1'd0;
wire sdram_twtrcon_valid;
(* register_balancing = "no" *) reg sdram_twtrcon_ready = 1'd1;
reg [2:0] sdram_twtrcon_count = 3'd0;
wire sdram_read_available;
wire sdram_write_available;
reg sdram_en0 = 1'd0;
wire sdram_max_time0;
reg [4:0] sdram_time0 = 5'd0;
reg sdram_en1 = 1'd0;
wire sdram_max_time1;
reg [3:0] sdram_time1 = 4'd0;
wire sdram_go_to_refresh;
wire [29:0] interface1_wb_sdram_adr;
wire [31:0] interface1_wb_sdram_dat_w;
wire [31:0] interface1_wb_sdram_dat_r;
wire [3:0] interface1_wb_sdram_sel;
wire interface1_wb_sdram_cyc;
wire interface1_wb_sdram_stb;
wire interface1_wb_sdram_ack;
wire interface1_wb_sdram_we;
wire [2:0] interface1_wb_sdram_cti;
wire [1:0] interface1_wb_sdram_bte;
wire interface1_wb_sdram_err;
reg port_cmd_valid = 1'd0;
wire port_cmd_ready;
reg port_cmd_payload_we = 1'd0;
reg [23:0] port_cmd_payload_addr = 24'd0;
reg port_wdata_valid = 1'd0;
wire port_wdata_ready;
reg [15:0] port_wdata_payload_data = 16'd0;
reg [1:0] port_wdata_payload_we = 2'd0;
wire port_rdata_valid;
reg port_rdata_ready = 1'd0;
wire [15:0] port_rdata_payload_data;
wire [29:0] adr;
reg [15:0] dat_w = 16'd0;
reg [15:0] dat_r = 16'd0;
wire [1:0] sel;
reg cyc = 1'd0;
reg stb = 1'd0;
reg ack = 1'd0;
reg we = 1'd0;
reg cache = 1'd0;
wire [10:0] cache_data_port_adr;
wire [31:0] cache_data_port_dat_r;
reg [3:0] cache_data_port_we = 4'd0;
reg [31:0] cache_data_port_dat_w = 32'd0;
reg cache_write_from_slave = 1'd0;
wire [10:0] cache_tag_port_adr;
wire [19:0] cache_tag_port_dat_r;
reg cache_tag_port_we = 1'd0;
wire [19:0] cache_tag_port_dat_w;
wire [18:0] cache_tag_do_tag;
wire cache_tag_do_dirty;
wire [18:0] cache_tag_di_tag;
reg cache_tag_di_dirty = 1'd0;
reg cache_word_clr = 1'd0;
reg cache_word_inc = 1'd0;
reg [1:0] axi2axilite0_state = 2'd0;
reg [1:0] axi2axilite0_next_state = 2'd0;
reg rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value0 = 1'd0;
reg rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value_ce0 = 1'd0;
reg rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value1 = 1'd0;
reg rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value_ce1 = 1'd0;
reg [2:0] axilite2wishbone0_state = 3'd0;
reg [2:0] axilite2wishbone0_next_state = 3'd0;
reg rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value0 = 1'd0;
reg rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value_ce0 = 1'd0;
reg [63:0] rocketrv64_axi2wishbone0_axi_lite2wishbone_data_axilite2wishbone0_next_value1 = 64'd0;
reg rocketrv64_axi2wishbone0_axi_lite2wishbone_data_axilite2wishbone0_next_value_ce1 = 1'd0;
reg [1:0] converter0_state = 2'd0;
reg [1:0] converter0_next_state = 2'd0;
reg [1:0] axi2axilite1_state = 2'd0;
reg [1:0] axi2axilite1_next_state = 2'd0;
reg rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value0 = 1'd0;
reg rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value_ce0 = 1'd0;
reg rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value1 = 1'd0;
reg rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value_ce1 = 1'd0;
reg [2:0] axilite2wishbone1_state = 3'd0;
reg [2:0] axilite2wishbone1_next_state = 3'd0;
reg rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value0 = 1'd0;
reg rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value_ce0 = 1'd0;
reg [63:0] rocketrv64_axi2wishbone1_axi_lite2wishbone_data_axilite2wishbone1_next_value1 = 64'd0;
reg rocketrv64_axi2wishbone1_axi_lite2wishbone_data_axilite2wishbone1_next_value_ce1 = 1'd0;
reg [1:0] converter1_state = 2'd0;
reg [1:0] converter1_next_state = 2'd0;
reg [1:0] refresher_state = 2'd0;
reg [1:0] refresher_next_state = 2'd0;
reg [2:0] bankmachine0_state = 3'd0;
reg [2:0] bankmachine0_next_state = 3'd0;
reg [2:0] bankmachine1_state = 3'd0;
reg [2:0] bankmachine1_next_state = 3'd0;
reg [2:0] bankmachine2_state = 3'd0;
reg [2:0] bankmachine2_next_state = 3'd0;
reg [2:0] bankmachine3_state = 3'd0;
reg [2:0] bankmachine3_next_state = 3'd0;
reg [2:0] multiplexer_state = 3'd0;
reg [2:0] multiplexer_next_state = 3'd0;
wire roundrobin0_request;
wire roundrobin0_grant;
wire roundrobin0_ce;
wire roundrobin1_request;
wire roundrobin1_grant;
wire roundrobin1_ce;
wire roundrobin2_request;
wire roundrobin2_grant;
wire roundrobin2_ce;
wire roundrobin3_request;
wire roundrobin3_grant;
wire roundrobin3_ce;
reg [1:0] rbank = 2'd0;
reg [1:0] wbank = 2'd0;
reg locked0 = 1'd0;
reg locked1 = 1'd0;
reg locked2 = 1'd0;
reg locked3 = 1'd0;
reg new_master_wdata_ready = 1'd0;
reg new_master_rdata_valid0 = 1'd0;
reg new_master_rdata_valid1 = 1'd0;
reg new_master_rdata_valid2 = 1'd0;
reg new_master_rdata_valid3 = 1'd0;
reg new_master_rdata_valid4 = 1'd0;
reg [2:0] cache_state = 3'd0;
reg [2:0] cache_next_state = 3'd0;
reg [1:0] litedramwishbone2native_state = 2'd0;
reg [1:0] litedramwishbone2native_next_state = 2'd0;
wire wb_sdram_con_request;
wire wb_sdram_con_grant;
wire [29:0] basesoc_shared_adr;
wire [31:0] basesoc_shared_dat_w;
reg [31:0] basesoc_shared_dat_r = 32'd0;
wire [3:0] basesoc_shared_sel;
wire basesoc_shared_cyc;
wire basesoc_shared_stb;
reg basesoc_shared_ack = 1'd0;
wire basesoc_shared_we;
wire [2:0] basesoc_shared_cti;
wire [1:0] basesoc_shared_bte;
wire basesoc_shared_err;
wire [1:0] basesoc_request;
reg basesoc_grant = 1'd0;
reg [3:0] basesoc_slave_sel = 4'd0;
reg [3:0] basesoc_slave_sel_r = 4'd0;
reg basesoc_error = 1'd0;
wire basesoc_wait;
wire basesoc_done;
reg [19:0] basesoc_count = 20'd1000000;
wire [13:0] basesoc_interface0_bank_bus_adr;
wire basesoc_interface0_bank_bus_we;
wire [7:0] basesoc_interface0_bank_bus_dat_w;
reg [7:0] basesoc_interface0_bank_bus_dat_r = 8'd0;
wire basesoc_csrbank0_scratch3_re;
wire [7:0] basesoc_csrbank0_scratch3_r;
wire [7:0] basesoc_csrbank0_scratch3_w;
wire basesoc_csrbank0_scratch2_re;
wire [7:0] basesoc_csrbank0_scratch2_r;
wire [7:0] basesoc_csrbank0_scratch2_w;
wire basesoc_csrbank0_scratch1_re;
wire [7:0] basesoc_csrbank0_scratch1_r;
wire [7:0] basesoc_csrbank0_scratch1_w;
wire basesoc_csrbank0_scratch0_re;
wire [7:0] basesoc_csrbank0_scratch0_r;
wire [7:0] basesoc_csrbank0_scratch0_w;
wire basesoc_csrbank0_bus_errors3_re;
wire [7:0] basesoc_csrbank0_bus_errors3_r;
wire [7:0] basesoc_csrbank0_bus_errors3_w;
wire basesoc_csrbank0_bus_errors2_re;
wire [7:0] basesoc_csrbank0_bus_errors2_r;
wire [7:0] basesoc_csrbank0_bus_errors2_w;
wire basesoc_csrbank0_bus_errors1_re;
wire [7:0] basesoc_csrbank0_bus_errors1_r;
wire [7:0] basesoc_csrbank0_bus_errors1_w;
wire basesoc_csrbank0_bus_errors0_re;
wire [7:0] basesoc_csrbank0_bus_errors0_r;
wire [7:0] basesoc_csrbank0_bus_errors0_w;
wire basesoc_csrbank0_sel;
wire [13:0] basesoc_interface1_bank_bus_adr;
wire basesoc_interface1_bank_bus_we;
wire [7:0] basesoc_interface1_bank_bus_dat_w;
reg [7:0] basesoc_interface1_bank_bus_dat_r = 8'd0;
wire basesoc_csrbank1_dfii_control0_re;
wire [3:0] basesoc_csrbank1_dfii_control0_r;
wire [3:0] basesoc_csrbank1_dfii_control0_w;
wire basesoc_csrbank1_dfii_pi0_command0_re;
wire [5:0] basesoc_csrbank1_dfii_pi0_command0_r;
wire [5:0] basesoc_csrbank1_dfii_pi0_command0_w;
wire basesoc_csrbank1_dfii_pi0_address1_re;
wire [4:0] basesoc_csrbank1_dfii_pi0_address1_r;
wire [4:0] basesoc_csrbank1_dfii_pi0_address1_w;
wire basesoc_csrbank1_dfii_pi0_address0_re;
wire [7:0] basesoc_csrbank1_dfii_pi0_address0_r;
wire [7:0] basesoc_csrbank1_dfii_pi0_address0_w;
wire basesoc_csrbank1_dfii_pi0_baddress0_re;
wire [1:0] basesoc_csrbank1_dfii_pi0_baddress0_r;
wire [1:0] basesoc_csrbank1_dfii_pi0_baddress0_w;
wire basesoc_csrbank1_dfii_pi0_wrdata1_re;
wire [7:0] basesoc_csrbank1_dfii_pi0_wrdata1_r;
wire [7:0] basesoc_csrbank1_dfii_pi0_wrdata1_w;
wire basesoc_csrbank1_dfii_pi0_wrdata0_re;
wire [7:0] basesoc_csrbank1_dfii_pi0_wrdata0_r;
wire [7:0] basesoc_csrbank1_dfii_pi0_wrdata0_w;
wire basesoc_csrbank1_dfii_pi0_rddata1_re;
wire [7:0] basesoc_csrbank1_dfii_pi0_rddata1_r;
wire [7:0] basesoc_csrbank1_dfii_pi0_rddata1_w;
wire basesoc_csrbank1_dfii_pi0_rddata0_re;
wire [7:0] basesoc_csrbank1_dfii_pi0_rddata0_r;
wire [7:0] basesoc_csrbank1_dfii_pi0_rddata0_w;
wire basesoc_csrbank1_sel;
wire [13:0] basesoc_interface2_bank_bus_adr;
wire basesoc_interface2_bank_bus_we;
wire [7:0] basesoc_interface2_bank_bus_dat_w;
reg [7:0] basesoc_interface2_bank_bus_dat_r = 8'd0;
wire basesoc_csrbank2_load3_re;
wire [7:0] basesoc_csrbank2_load3_r;
wire [7:0] basesoc_csrbank2_load3_w;
wire basesoc_csrbank2_load2_re;
wire [7:0] basesoc_csrbank2_load2_r;
wire [7:0] basesoc_csrbank2_load2_w;
wire basesoc_csrbank2_load1_re;
wire [7:0] basesoc_csrbank2_load1_r;
wire [7:0] basesoc_csrbank2_load1_w;
wire basesoc_csrbank2_load0_re;
wire [7:0] basesoc_csrbank2_load0_r;
wire [7:0] basesoc_csrbank2_load0_w;
wire basesoc_csrbank2_reload3_re;
wire [7:0] basesoc_csrbank2_reload3_r;
wire [7:0] basesoc_csrbank2_reload3_w;
wire basesoc_csrbank2_reload2_re;
wire [7:0] basesoc_csrbank2_reload2_r;
wire [7:0] basesoc_csrbank2_reload2_w;
wire basesoc_csrbank2_reload1_re;
wire [7:0] basesoc_csrbank2_reload1_r;
wire [7:0] basesoc_csrbank2_reload1_w;
wire basesoc_csrbank2_reload0_re;
wire [7:0] basesoc_csrbank2_reload0_r;
wire [7:0] basesoc_csrbank2_reload0_w;
wire basesoc_csrbank2_en0_re;
wire basesoc_csrbank2_en0_r;
wire basesoc_csrbank2_en0_w;
wire basesoc_csrbank2_value3_re;
wire [7:0] basesoc_csrbank2_value3_r;
wire [7:0] basesoc_csrbank2_value3_w;
wire basesoc_csrbank2_value2_re;
wire [7:0] basesoc_csrbank2_value2_r;
wire [7:0] basesoc_csrbank2_value2_w;
wire basesoc_csrbank2_value1_re;
wire [7:0] basesoc_csrbank2_value1_r;
wire [7:0] basesoc_csrbank2_value1_w;
wire basesoc_csrbank2_value0_re;
wire [7:0] basesoc_csrbank2_value0_r;
wire [7:0] basesoc_csrbank2_value0_w;
wire basesoc_csrbank2_ev_enable0_re;
wire basesoc_csrbank2_ev_enable0_r;
wire basesoc_csrbank2_ev_enable0_w;
wire basesoc_csrbank2_sel;
wire [13:0] basesoc_interface3_bank_bus_adr;
wire basesoc_interface3_bank_bus_we;
wire [7:0] basesoc_interface3_bank_bus_dat_w;
reg [7:0] basesoc_interface3_bank_bus_dat_r = 8'd0;
wire basesoc_csrbank3_txfull_re;
wire basesoc_csrbank3_txfull_r;
wire basesoc_csrbank3_txfull_w;
wire basesoc_csrbank3_rxempty_re;
wire basesoc_csrbank3_rxempty_r;
wire basesoc_csrbank3_rxempty_w;
wire basesoc_csrbank3_ev_enable0_re;
wire [1:0] basesoc_csrbank3_ev_enable0_r;
wire [1:0] basesoc_csrbank3_ev_enable0_w;
wire basesoc_csrbank3_sel;
wire [13:0] basesoc_interface4_bank_bus_adr;
wire basesoc_interface4_bank_bus_we;
wire [7:0] basesoc_interface4_bank_bus_dat_w;
reg [7:0] basesoc_interface4_bank_bus_dat_r = 8'd0;
wire basesoc_csrbank4_tuning_word3_re;
wire [7:0] basesoc_csrbank4_tuning_word3_r;
wire [7:0] basesoc_csrbank4_tuning_word3_w;
wire basesoc_csrbank4_tuning_word2_re;
wire [7:0] basesoc_csrbank4_tuning_word2_r;
wire [7:0] basesoc_csrbank4_tuning_word2_w;
wire basesoc_csrbank4_tuning_word1_re;
wire [7:0] basesoc_csrbank4_tuning_word1_r;
wire [7:0] basesoc_csrbank4_tuning_word1_w;
wire basesoc_csrbank4_tuning_word0_re;
wire [7:0] basesoc_csrbank4_tuning_word0_r;
wire [7:0] basesoc_csrbank4_tuning_word0_w;
wire basesoc_csrbank4_sel;
wire [13:0] basesoc_adr;
wire basesoc_we;
wire [7:0] basesoc_dat_w;
wire [7:0] basesoc_dat_r;
reg rhs_array_muxed0 = 1'd0;
reg [12:0] rhs_array_muxed1 = 13'd0;
reg [1:0] rhs_array_muxed2 = 2'd0;
reg rhs_array_muxed3 = 1'd0;
reg rhs_array_muxed4 = 1'd0;
reg rhs_array_muxed5 = 1'd0;
reg t_array_muxed0 = 1'd0;
reg t_array_muxed1 = 1'd0;
reg t_array_muxed2 = 1'd0;
reg rhs_array_muxed6 = 1'd0;
reg [12:0] rhs_array_muxed7 = 13'd0;
reg [1:0] rhs_array_muxed8 = 2'd0;
reg rhs_array_muxed9 = 1'd0;
reg rhs_array_muxed10 = 1'd0;
reg rhs_array_muxed11 = 1'd0;
reg t_array_muxed3 = 1'd0;
reg t_array_muxed4 = 1'd0;
reg t_array_muxed5 = 1'd0;
reg [21:0] rhs_array_muxed12 = 22'd0;
reg rhs_array_muxed13 = 1'd0;
reg rhs_array_muxed14 = 1'd0;
reg [21:0] rhs_array_muxed15 = 22'd0;
reg rhs_array_muxed16 = 1'd0;
reg rhs_array_muxed17 = 1'd0;
reg [21:0] rhs_array_muxed18 = 22'd0;
reg rhs_array_muxed19 = 1'd0;
reg rhs_array_muxed20 = 1'd0;
reg [21:0] rhs_array_muxed21 = 22'd0;
reg rhs_array_muxed22 = 1'd0;
reg rhs_array_muxed23 = 1'd0;
reg [29:0] rhs_array_muxed24 = 30'd0;
reg [31:0] rhs_array_muxed25 = 32'd0;
reg [3:0] rhs_array_muxed26 = 4'd0;
reg rhs_array_muxed27 = 1'd0;
reg rhs_array_muxed28 = 1'd0;
reg rhs_array_muxed29 = 1'd0;
reg [2:0] rhs_array_muxed30 = 3'd0;
reg [1:0] rhs_array_muxed31 = 2'd0;
reg [29:0] rhs_array_muxed32 = 30'd0;
reg [31:0] rhs_array_muxed33 = 32'd0;
reg [3:0] rhs_array_muxed34 = 4'd0;
reg rhs_array_muxed35 = 1'd0;
reg rhs_array_muxed36 = 1'd0;
reg rhs_array_muxed37 = 1'd0;
reg [2:0] rhs_array_muxed38 = 3'd0;
reg [1:0] rhs_array_muxed39 = 2'd0;
reg [1:0] array_muxed0 = 2'd0;
reg [12:0] array_muxed1 = 13'd0;
reg array_muxed2 = 1'd0;
reg array_muxed3 = 1'd0;
reg array_muxed4 = 1'd0;
reg array_muxed5 = 1'd0;
reg array_muxed6 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg regs0 = 1'd0;
(* register_balancing = "no", shreg_extract = "no" *) reg regs1 = 1'd0;
wire xilinxasyncresetsynchronizerimpl;
wire xilinxasyncresetsynchronizerimpl_rst_meta;

assign rocketrv64_reset = ctrl_reset;
assign ctrl_bus_error = basesoc_error;
always @(*) begin
	rocketrv64_interrupt <= 4'd0;
	rocketrv64_interrupt[1] <= timer0_irq;
	rocketrv64_interrupt[0] <= uart_irq;
end
assign ctrl_reset = ctrl_reset_reset_re;
assign ctrl_bus_errors_status = ctrl_bus_errors;
assign rocketrv64_mem_a2w_reset = (sys_rst | rocketrv64_reset);
assign rocketrv64_mmio_a2w_reset = (sys_rst | rocketrv64_reset);
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_valid = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_valid;
assign rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_ready = rocketrv64_axi2wishbone0_axi2axi_lite_sink_ready;
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_first = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_first;
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_last = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_last;
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_addr = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_addr;
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_burst = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_burst;
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_len = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_len;
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_size = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_size;
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_lock = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_lock;
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_prot = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_prot;
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_cache = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_cache;
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_qos = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_qos;
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_id = rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_id;
assign rocketrv64_axi2wishbone0_b_ready = 1'd1;
assign rocketrv64_axi2wishbone0_axi2axi_lite_pipe_ce = (rocketrv64_axi2wishbone0_axi2axi_lite_source_ready | (~rocketrv64_axi2wishbone0_axi2axi_lite_valid_n));
assign rocketrv64_axi2wishbone0_axi2axi_lite_sink_ready = rocketrv64_axi2wishbone0_axi2axi_lite_pipe_ce;
assign rocketrv64_axi2wishbone0_axi2axi_lite_source_valid = rocketrv64_axi2wishbone0_axi2axi_lite_valid_n;
assign rocketrv64_axi2wishbone0_axi2axi_lite_busy = (1'd0 | rocketrv64_axi2wishbone0_axi2axi_lite_valid_n);
assign rocketrv64_axi2wishbone0_axi2axi_lite_source_first = rocketrv64_axi2wishbone0_axi2axi_lite_first_n;
assign rocketrv64_axi2wishbone0_axi2axi_lite_source_last = rocketrv64_axi2wishbone0_axi2axi_lite_last_n;
assign rocketrv64_axi2wishbone0_axi2axi_lite_beat_size = (1'd1 <<< rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_size);
assign rocketrv64_axi2wishbone0_axi2axi_lite_beat_wrap = (rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_len * rocketrv64_axi2wishbone0_axi2axi_lite_beat_size);
assign rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_valid = (rocketrv64_axi2wishbone0_axi2axi_lite_source_valid | (~rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_first));
assign rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_first = (rocketrv64_axi2wishbone0_axi2axi_lite_beat_count == 1'd0);
assign rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_last = (rocketrv64_axi2wishbone0_axi2axi_lite_beat_count == rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_len);
assign rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_payload_addr = (rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_addr + rocketrv64_axi2wishbone0_axi2axi_lite_beat_offset);
assign rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_payload_id = rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_id;
always @(*) begin
	rocketrv64_axi2wishbone0_axi2axi_lite_source_ready <= 1'd0;
	if (rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_ready) begin
		if (rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_last) begin
			rocketrv64_axi2wishbone0_axi2axi_lite_source_ready <= 1'd1;
		end
	end
end
always @(*) begin
	axi2axilite0_next_state <= 2'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value0 <= 1'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value_ce0 <= 1'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value1 <= 1'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value_ce1 <= 1'd0;
	rocketrv64_mem_axi_aw_ready <= 1'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_valid <= 1'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_first <= 1'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_last <= 1'd0;
	rocketrv64_axi2wishbone0_aw_valid <= 1'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_addr <= 32'd0;
	rocketrv64_mem_axi_w_ready <= 1'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_burst <= 2'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_len <= 8'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_size <= 4'd0;
	rocketrv64_axi2wishbone0_aw_payload_addr <= 32'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_lock <= 2'd0;
	rocketrv64_axi2wishbone0_w_valid <= 1'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_prot <= 3'd0;
	rocketrv64_mem_axi_b_valid <= 1'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_cache <= 4'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_qos <= 4'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_id <= 4'd0;
	rocketrv64_axi2wishbone0_w_payload_data <= 64'd0;
	rocketrv64_axi2wishbone0_w_payload_strb <= 8'd0;
	rocketrv64_mem_axi_b_payload_resp <= 2'd0;
	rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_ready <= 1'd0;
	rocketrv64_mem_axi_b_payload_id <= 4'd0;
	rocketrv64_mem_axi_ar_ready <= 1'd0;
	rocketrv64_axi2wishbone0_ar_valid <= 1'd0;
	rocketrv64_axi2wishbone0_ar_payload_addr <= 32'd0;
	rocketrv64_axi2wishbone0_r_ready <= 1'd0;
	rocketrv64_mem_axi_r_valid <= 1'd0;
	rocketrv64_mem_axi_r_last <= 1'd0;
	rocketrv64_mem_axi_r_payload_resp <= 2'd0;
	rocketrv64_mem_axi_r_payload_data <= 64'd0;
	rocketrv64_mem_axi_r_payload_id <= 4'd0;
	axi2axilite0_next_state <= axi2axilite0_state;
	case (axi2axilite0_state)
		1'd1: begin
			rocketrv64_axi2wishbone0_ar_valid <= (rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_valid & (~rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done));
			rocketrv64_axi2wishbone0_ar_payload_addr <= rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_payload_addr;
			rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_ready <= (rocketrv64_axi2wishbone0_ar_ready & (~rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done));
			if ((rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_valid & rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_last)) begin
				if (rocketrv64_axi2wishbone0_ar_ready) begin
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_ready <= 1'd0;
					rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value0 <= 1'd1;
					rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value_ce0 <= 1'd1;
				end
			end
			rocketrv64_mem_axi_r_valid <= rocketrv64_axi2wishbone0_r_valid;
			rocketrv64_mem_axi_r_last <= rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done;
			rocketrv64_mem_axi_r_payload_resp <= 1'd0;
			rocketrv64_mem_axi_r_payload_id <= rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_payload_id;
			rocketrv64_mem_axi_r_payload_data <= rocketrv64_axi2wishbone0_r_payload_data;
			rocketrv64_axi2wishbone0_r_ready <= rocketrv64_mem_axi_r_ready;
			if (((rocketrv64_mem_axi_r_valid & rocketrv64_mem_axi_r_last) & rocketrv64_mem_axi_r_ready)) begin
				rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_ready <= 1'd1;
				axi2axilite0_next_state <= 1'd0;
			end
		end
		2'd2: begin
			rocketrv64_axi2wishbone0_aw_valid <= (rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_valid & (~rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done));
			rocketrv64_axi2wishbone0_aw_payload_addr <= rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_payload_addr;
			rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_ready <= (rocketrv64_axi2wishbone0_aw_ready & (~rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done));
			if ((rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_valid & rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_last)) begin
				if (rocketrv64_axi2wishbone0_aw_ready) begin
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_ready <= 1'd0;
					rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value0 <= 1'd1;
					rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value_ce0 <= 1'd1;
				end
			end
			rocketrv64_axi2wishbone0_w_valid <= rocketrv64_mem_axi_w_valid;
			rocketrv64_axi2wishbone0_w_payload_data <= rocketrv64_mem_axi_w_payload_data;
			rocketrv64_axi2wishbone0_w_payload_strb <= rocketrv64_mem_axi_w_payload_strb;
			rocketrv64_mem_axi_w_ready <= rocketrv64_axi2wishbone0_w_ready;
			if (((rocketrv64_mem_axi_w_valid & rocketrv64_mem_axi_w_last) & rocketrv64_mem_axi_w_ready)) begin
				axi2axilite0_next_state <= 2'd3;
			end
		end
		2'd3: begin
			rocketrv64_mem_axi_b_valid <= 1'd1;
			rocketrv64_mem_axi_b_payload_resp <= 1'd0;
			rocketrv64_mem_axi_b_payload_id <= rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_payload_id;
			if (rocketrv64_mem_axi_b_ready) begin
				rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_ready <= 1'd1;
				axi2axilite0_next_state <= 1'd0;
			end
		end
		default: begin
			rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value0 <= 1'd0;
			rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value_ce0 <= 1'd1;
			if ((rocketrv64_mem_axi_ar_valid & rocketrv64_mem_axi_aw_valid)) begin
				if (rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n) begin
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_valid <= rocketrv64_mem_axi_aw_valid;
					rocketrv64_mem_axi_aw_ready <= rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_ready;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_first <= rocketrv64_mem_axi_aw_first;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_last <= rocketrv64_mem_axi_aw_last;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_addr <= rocketrv64_mem_axi_aw_payload_addr;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_burst <= rocketrv64_mem_axi_aw_payload_burst;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_len <= rocketrv64_mem_axi_aw_payload_len;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_size <= rocketrv64_mem_axi_aw_payload_size;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_lock <= rocketrv64_mem_axi_aw_payload_lock;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_prot <= rocketrv64_mem_axi_aw_payload_prot;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_cache <= rocketrv64_mem_axi_aw_payload_cache;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_qos <= rocketrv64_mem_axi_aw_payload_qos;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_id <= rocketrv64_mem_axi_aw_payload_id;
					rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value1 <= 1'd0;
					rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value_ce1 <= 1'd1;
					axi2axilite0_next_state <= 2'd2;
				end else begin
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_valid <= rocketrv64_mem_axi_ar_valid;
					rocketrv64_mem_axi_ar_ready <= rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_ready;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_first <= rocketrv64_mem_axi_ar_first;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_last <= rocketrv64_mem_axi_ar_last;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_addr <= rocketrv64_mem_axi_ar_payload_addr;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_burst <= rocketrv64_mem_axi_ar_payload_burst;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_len <= rocketrv64_mem_axi_ar_payload_len;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_size <= rocketrv64_mem_axi_ar_payload_size;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_lock <= rocketrv64_mem_axi_ar_payload_lock;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_prot <= rocketrv64_mem_axi_ar_payload_prot;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_cache <= rocketrv64_mem_axi_ar_payload_cache;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_qos <= rocketrv64_mem_axi_ar_payload_qos;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_id <= rocketrv64_mem_axi_ar_payload_id;
					rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value1 <= 1'd1;
					rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value_ce1 <= 1'd1;
					axi2axilite0_next_state <= 1'd1;
				end
			end else begin
				if (rocketrv64_mem_axi_ar_valid) begin
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_valid <= rocketrv64_mem_axi_ar_valid;
					rocketrv64_mem_axi_ar_ready <= rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_ready;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_first <= rocketrv64_mem_axi_ar_first;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_last <= rocketrv64_mem_axi_ar_last;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_addr <= rocketrv64_mem_axi_ar_payload_addr;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_burst <= rocketrv64_mem_axi_ar_payload_burst;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_len <= rocketrv64_mem_axi_ar_payload_len;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_size <= rocketrv64_mem_axi_ar_payload_size;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_lock <= rocketrv64_mem_axi_ar_payload_lock;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_prot <= rocketrv64_mem_axi_ar_payload_prot;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_cache <= rocketrv64_mem_axi_ar_payload_cache;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_qos <= rocketrv64_mem_axi_ar_payload_qos;
					rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_id <= rocketrv64_mem_axi_ar_payload_id;
					rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value1 <= 1'd1;
					rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value_ce1 <= 1'd1;
					axi2axilite0_next_state <= 1'd1;
				end else begin
					if (rocketrv64_mem_axi_aw_valid) begin
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_valid <= rocketrv64_mem_axi_aw_valid;
						rocketrv64_mem_axi_aw_ready <= rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_ready;
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_first <= rocketrv64_mem_axi_aw_first;
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_last <= rocketrv64_mem_axi_aw_last;
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_addr <= rocketrv64_mem_axi_aw_payload_addr;
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_burst <= rocketrv64_mem_axi_aw_payload_burst;
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_len <= rocketrv64_mem_axi_aw_payload_len;
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_size <= rocketrv64_mem_axi_aw_payload_size;
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_lock <= rocketrv64_mem_axi_aw_payload_lock;
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_prot <= rocketrv64_mem_axi_aw_payload_prot;
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_cache <= rocketrv64_mem_axi_aw_payload_cache;
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_qos <= rocketrv64_mem_axi_aw_payload_qos;
						rocketrv64_axi2wishbone0_axi2axi_lite_ax_burst_payload_id <= rocketrv64_mem_axi_aw_payload_id;
						rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value1 <= 1'd0;
						rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value_ce1 <= 1'd1;
						axi2axilite0_next_state <= 2'd2;
					end
				end
			end
		end
	endcase
end
assign rocketrv64_axi2wishbone0_axi_lite2wishbone_r_addr = (rocketrv64_axi2wishbone0_ar_payload_addr - 1'd0);
assign rocketrv64_axi2wishbone0_axi_lite2wishbone_w_addr = (rocketrv64_axi2wishbone0_aw_payload_addr - 1'd0);
always @(*) begin
	rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value0 <= 1'd0;
	rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value_ce0 <= 1'd0;
	rocketrv64_axi2wishbone0_w_ready <= 1'd0;
	rocketrv64_axi2wishbone0_axi_lite2wishbone_data_axilite2wishbone0_next_value1 <= 64'd0;
	rocketrv64_axi2wishbone0_b_valid <= 1'd0;
	rocketrv64_axi2wishbone0_axi_lite2wishbone_data_axilite2wishbone0_next_value_ce1 <= 1'd0;
	rocketrv64_mem_wb_adr <= 29'd0;
	rocketrv64_axi2wishbone0_b_payload_resp <= 2'd0;
	rocketrv64_mem_wb_dat_w <= 64'd0;
	rocketrv64_axi2wishbone0_ar_ready <= 1'd0;
	rocketrv64_mem_wb_sel <= 8'd0;
	rocketrv64_mem_wb_cyc <= 1'd0;
	rocketrv64_mem_wb_stb <= 1'd0;
	rocketrv64_axi2wishbone0_r_valid <= 1'd0;
	rocketrv64_mem_wb_we <= 1'd0;
	rocketrv64_axi2wishbone0_r_payload_resp <= 2'd0;
	rocketrv64_axi2wishbone0_r_payload_data <= 64'd0;
	axilite2wishbone0_next_state <= 3'd0;
	rocketrv64_axi2wishbone0_aw_ready <= 1'd0;
	axilite2wishbone0_next_state <= axilite2wishbone0_state;
	case (axilite2wishbone0_state)
		1'd1: begin
			rocketrv64_mem_wb_stb <= 1'd1;
			rocketrv64_mem_wb_cyc <= 1'd1;
			rocketrv64_mem_wb_adr <= rocketrv64_axi2wishbone0_axi_lite2wishbone_r_addr[31:3];
			if (rocketrv64_mem_wb_ack) begin
				rocketrv64_axi2wishbone0_ar_ready <= 1'd1;
				rocketrv64_axi2wishbone0_axi_lite2wishbone_data_axilite2wishbone0_next_value1 <= rocketrv64_mem_wb_dat_r;
				rocketrv64_axi2wishbone0_axi_lite2wishbone_data_axilite2wishbone0_next_value_ce1 <= 1'd1;
				axilite2wishbone0_next_state <= 2'd2;
			end
		end
		2'd2: begin
			rocketrv64_axi2wishbone0_r_valid <= 1'd1;
			rocketrv64_axi2wishbone0_r_payload_resp <= 1'd0;
			rocketrv64_axi2wishbone0_r_payload_data <= rocketrv64_axi2wishbone0_axi_lite2wishbone_data;
			if (rocketrv64_axi2wishbone0_r_ready) begin
				axilite2wishbone0_next_state <= 1'd0;
			end
		end
		2'd3: begin
			rocketrv64_mem_wb_stb <= rocketrv64_axi2wishbone0_w_valid;
			rocketrv64_mem_wb_cyc <= rocketrv64_axi2wishbone0_w_valid;
			rocketrv64_mem_wb_we <= 1'd1;
			rocketrv64_mem_wb_adr <= rocketrv64_axi2wishbone0_axi_lite2wishbone_w_addr[31:3];
			rocketrv64_mem_wb_sel <= rocketrv64_axi2wishbone0_w_payload_strb;
			rocketrv64_mem_wb_dat_w <= rocketrv64_axi2wishbone0_w_payload_data;
			if (rocketrv64_mem_wb_ack) begin
				rocketrv64_axi2wishbone0_aw_ready <= 1'd1;
				rocketrv64_axi2wishbone0_w_ready <= 1'd1;
				axilite2wishbone0_next_state <= 3'd4;
			end
		end
		3'd4: begin
			rocketrv64_axi2wishbone0_b_valid <= 1'd1;
			rocketrv64_axi2wishbone0_b_payload_resp <= 1'd0;
			if (rocketrv64_axi2wishbone0_b_ready) begin
				axilite2wishbone0_next_state <= 1'd0;
			end
		end
		default: begin
			if ((rocketrv64_axi2wishbone0_ar_valid & rocketrv64_axi2wishbone0_aw_valid)) begin
				if (rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n) begin
					rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value0 <= 1'd0;
					rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value_ce0 <= 1'd1;
					axilite2wishbone0_next_state <= 2'd3;
				end else begin
					rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value0 <= 1'd1;
					rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value_ce0 <= 1'd1;
					axilite2wishbone0_next_state <= 1'd1;
				end
			end else begin
				if (rocketrv64_axi2wishbone0_ar_valid) begin
					rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value0 <= 1'd1;
					rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value_ce0 <= 1'd1;
					axilite2wishbone0_next_state <= 1'd1;
				end else begin
					if (rocketrv64_axi2wishbone0_aw_valid) begin
						rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value0 <= 1'd0;
						rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value_ce0 <= 1'd1;
						axilite2wishbone0_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign rocketrv64_mem_dc_counter_done = (rocketrv64_mem_dc_counter == 1'd1);
always @(*) begin
	rocketrv64_ibus_cti <= 3'd0;
	if (rocketrv64_mem_dc_counter_done) begin
		rocketrv64_ibus_cti <= 3'd7;
	end else begin
		rocketrv64_ibus_cti <= 2'd2;
	end
end
assign rocketrv64_ibus_adr = {rocketrv64_mem_wb_adr, rocketrv64_mem_dc_counter};
always @(*) begin
	rocketrv64_ibus_dat_w <= 32'd0;
	rocketrv64_ibus_sel <= 4'd0;
	case (rocketrv64_mem_dc_counter)
		1'd0: begin
			rocketrv64_ibus_sel <= rocketrv64_mem_wb_sel[7:0];
			rocketrv64_ibus_dat_w <= rocketrv64_mem_wb_dat_w[31:0];
		end
		1'd1: begin
			rocketrv64_ibus_sel <= rocketrv64_mem_wb_sel[7:4];
			rocketrv64_ibus_dat_w <= rocketrv64_mem_wb_dat_w[63:32];
		end
	endcase
end
assign rocketrv64_mem_wb_dat_r = {rocketrv64_ibus_dat_r, rocketrv64_mem_dc_cached_data[63:32]};
always @(*) begin
	rocketrv64_mem_dc_counter_reset <= 1'd0;
	rocketrv64_mem_dc_counter_ce <= 1'd0;
	rocketrv64_mem_wb_ack <= 1'd0;
	converter0_next_state <= 2'd0;
	rocketrv64_ibus_cyc <= 1'd0;
	rocketrv64_ibus_stb <= 1'd0;
	rocketrv64_ibus_we <= 1'd0;
	rocketrv64_mem_dc_read <= 1'd0;
	rocketrv64_mem_dc_write <= 1'd0;
	converter0_next_state <= converter0_state;
	case (converter0_state)
		1'd1: begin
			rocketrv64_mem_dc_write <= 1'd1;
			rocketrv64_ibus_we <= 1'd1;
			rocketrv64_ibus_cyc <= 1'd1;
			if ((rocketrv64_mem_wb_stb & rocketrv64_mem_wb_cyc)) begin
				rocketrv64_ibus_stb <= 1'd1;
				if (rocketrv64_ibus_ack) begin
					rocketrv64_mem_dc_counter_ce <= 1'd1;
					if (rocketrv64_mem_dc_counter_done) begin
						rocketrv64_mem_wb_ack <= 1'd1;
						converter0_next_state <= 1'd0;
					end
				end
			end else begin
				if ((~rocketrv64_mem_wb_cyc)) begin
					converter0_next_state <= 1'd0;
				end
			end
		end
		2'd2: begin
			rocketrv64_mem_dc_read <= 1'd1;
			rocketrv64_ibus_cyc <= 1'd1;
			if ((rocketrv64_mem_wb_stb & rocketrv64_mem_wb_cyc)) begin
				rocketrv64_ibus_stb <= 1'd1;
				if (rocketrv64_ibus_ack) begin
					rocketrv64_mem_dc_counter_ce <= 1'd1;
					if (rocketrv64_mem_dc_counter_done) begin
						rocketrv64_mem_wb_ack <= 1'd1;
						converter0_next_state <= 1'd0;
					end
				end
			end else begin
				if ((~rocketrv64_mem_wb_cyc)) begin
					converter0_next_state <= 1'd0;
				end
			end
		end
		default: begin
			rocketrv64_mem_dc_counter_reset <= 1'd1;
			if ((rocketrv64_mem_wb_stb & rocketrv64_mem_wb_cyc)) begin
				if (rocketrv64_mem_wb_we) begin
					converter0_next_state <= 1'd1;
				end else begin
					converter0_next_state <= 2'd2;
				end
			end
		end
	endcase
end
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_valid = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_valid;
assign rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_ready = rocketrv64_axi2wishbone1_axi2axi_lite_sink_ready;
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_first = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_first;
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_last = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_last;
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_addr = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_addr;
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_burst = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_burst;
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_len = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_len;
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_size = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_size;
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_lock = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_lock;
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_prot = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_prot;
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_cache = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_cache;
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_qos = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_qos;
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_id = rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_id;
assign rocketrv64_axi2wishbone1_b_ready = 1'd1;
assign rocketrv64_axi2wishbone1_axi2axi_lite_pipe_ce = (rocketrv64_axi2wishbone1_axi2axi_lite_source_ready | (~rocketrv64_axi2wishbone1_axi2axi_lite_valid_n));
assign rocketrv64_axi2wishbone1_axi2axi_lite_sink_ready = rocketrv64_axi2wishbone1_axi2axi_lite_pipe_ce;
assign rocketrv64_axi2wishbone1_axi2axi_lite_source_valid = rocketrv64_axi2wishbone1_axi2axi_lite_valid_n;
assign rocketrv64_axi2wishbone1_axi2axi_lite_busy = (1'd0 | rocketrv64_axi2wishbone1_axi2axi_lite_valid_n);
assign rocketrv64_axi2wishbone1_axi2axi_lite_source_first = rocketrv64_axi2wishbone1_axi2axi_lite_first_n;
assign rocketrv64_axi2wishbone1_axi2axi_lite_source_last = rocketrv64_axi2wishbone1_axi2axi_lite_last_n;
assign rocketrv64_axi2wishbone1_axi2axi_lite_beat_size = (1'd1 <<< rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_size);
assign rocketrv64_axi2wishbone1_axi2axi_lite_beat_wrap = (rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_len * rocketrv64_axi2wishbone1_axi2axi_lite_beat_size);
assign rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_valid = (rocketrv64_axi2wishbone1_axi2axi_lite_source_valid | (~rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_first));
assign rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_first = (rocketrv64_axi2wishbone1_axi2axi_lite_beat_count == 1'd0);
assign rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_last = (rocketrv64_axi2wishbone1_axi2axi_lite_beat_count == rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_len);
assign rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_payload_addr = (rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_addr + rocketrv64_axi2wishbone1_axi2axi_lite_beat_offset);
assign rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_payload_id = rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_id;
always @(*) begin
	rocketrv64_axi2wishbone1_axi2axi_lite_source_ready <= 1'd0;
	if (rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_ready) begin
		if (rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_last) begin
			rocketrv64_axi2wishbone1_axi2axi_lite_source_ready <= 1'd1;
		end
	end
end
always @(*) begin
	rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value_ce0 <= 1'd0;
	rocketrv64_mmio_axi_aw_ready <= 1'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value1 <= 1'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value_ce1 <= 1'd0;
	rocketrv64_mmio_axi_w_ready <= 1'd0;
	rocketrv64_mmio_axi_b_valid <= 1'd0;
	rocketrv64_mmio_axi_b_payload_resp <= 2'd0;
	rocketrv64_mmio_axi_b_payload_id <= 4'd0;
	rocketrv64_mmio_axi_ar_ready <= 1'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_valid <= 1'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_first <= 1'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_last <= 1'd0;
	rocketrv64_axi2wishbone1_aw_valid <= 1'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_addr <= 32'd0;
	rocketrv64_mmio_axi_r_valid <= 1'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_burst <= 2'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_len <= 8'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_size <= 4'd0;
	rocketrv64_mmio_axi_r_last <= 1'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_lock <= 2'd0;
	rocketrv64_mmio_axi_r_payload_resp <= 2'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_prot <= 3'd0;
	rocketrv64_mmio_axi_r_payload_data <= 64'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_cache <= 4'd0;
	rocketrv64_mmio_axi_r_payload_id <= 4'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_qos <= 4'd0;
	rocketrv64_axi2wishbone1_aw_payload_addr <= 32'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_id <= 4'd0;
	rocketrv64_axi2wishbone1_w_valid <= 1'd0;
	rocketrv64_axi2wishbone1_w_payload_data <= 64'd0;
	rocketrv64_axi2wishbone1_w_payload_strb <= 8'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_ready <= 1'd0;
	rocketrv64_axi2wishbone1_ar_valid <= 1'd0;
	rocketrv64_axi2wishbone1_ar_payload_addr <= 32'd0;
	rocketrv64_axi2wishbone1_r_ready <= 1'd0;
	axi2axilite1_next_state <= 2'd0;
	rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value0 <= 1'd0;
	axi2axilite1_next_state <= axi2axilite1_state;
	case (axi2axilite1_state)
		1'd1: begin
			rocketrv64_axi2wishbone1_ar_valid <= (rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_valid & (~rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done));
			rocketrv64_axi2wishbone1_ar_payload_addr <= rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_payload_addr;
			rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_ready <= (rocketrv64_axi2wishbone1_ar_ready & (~rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done));
			if ((rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_valid & rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_last)) begin
				if (rocketrv64_axi2wishbone1_ar_ready) begin
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_ready <= 1'd0;
					rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value0 <= 1'd1;
					rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value_ce0 <= 1'd1;
				end
			end
			rocketrv64_mmio_axi_r_valid <= rocketrv64_axi2wishbone1_r_valid;
			rocketrv64_mmio_axi_r_last <= rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done;
			rocketrv64_mmio_axi_r_payload_resp <= 1'd0;
			rocketrv64_mmio_axi_r_payload_id <= rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_payload_id;
			rocketrv64_mmio_axi_r_payload_data <= rocketrv64_axi2wishbone1_r_payload_data;
			rocketrv64_axi2wishbone1_r_ready <= rocketrv64_mmio_axi_r_ready;
			if (((rocketrv64_mmio_axi_r_valid & rocketrv64_mmio_axi_r_last) & rocketrv64_mmio_axi_r_ready)) begin
				rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_ready <= 1'd1;
				axi2axilite1_next_state <= 1'd0;
			end
		end
		2'd2: begin
			rocketrv64_axi2wishbone1_aw_valid <= (rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_valid & (~rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done));
			rocketrv64_axi2wishbone1_aw_payload_addr <= rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_payload_addr;
			rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_ready <= (rocketrv64_axi2wishbone1_aw_ready & (~rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done));
			if ((rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_valid & rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_last)) begin
				if (rocketrv64_axi2wishbone1_aw_ready) begin
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_ready <= 1'd0;
					rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value0 <= 1'd1;
					rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value_ce0 <= 1'd1;
				end
			end
			rocketrv64_axi2wishbone1_w_valid <= rocketrv64_mmio_axi_w_valid;
			rocketrv64_axi2wishbone1_w_payload_data <= rocketrv64_mmio_axi_w_payload_data;
			rocketrv64_axi2wishbone1_w_payload_strb <= rocketrv64_mmio_axi_w_payload_strb;
			rocketrv64_mmio_axi_w_ready <= rocketrv64_axi2wishbone1_w_ready;
			if (((rocketrv64_mmio_axi_w_valid & rocketrv64_mmio_axi_w_last) & rocketrv64_mmio_axi_w_ready)) begin
				axi2axilite1_next_state <= 2'd3;
			end
		end
		2'd3: begin
			rocketrv64_mmio_axi_b_valid <= 1'd1;
			rocketrv64_mmio_axi_b_payload_resp <= 1'd0;
			rocketrv64_mmio_axi_b_payload_id <= rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_payload_id;
			if (rocketrv64_mmio_axi_b_ready) begin
				rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_ready <= 1'd1;
				axi2axilite1_next_state <= 1'd0;
			end
		end
		default: begin
			rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value0 <= 1'd0;
			rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value_ce0 <= 1'd1;
			if ((rocketrv64_mmio_axi_ar_valid & rocketrv64_mmio_axi_aw_valid)) begin
				if (rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n) begin
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_valid <= rocketrv64_mmio_axi_aw_valid;
					rocketrv64_mmio_axi_aw_ready <= rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_ready;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_first <= rocketrv64_mmio_axi_aw_first;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_last <= rocketrv64_mmio_axi_aw_last;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_addr <= rocketrv64_mmio_axi_aw_payload_addr;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_burst <= rocketrv64_mmio_axi_aw_payload_burst;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_len <= rocketrv64_mmio_axi_aw_payload_len;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_size <= rocketrv64_mmio_axi_aw_payload_size;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_lock <= rocketrv64_mmio_axi_aw_payload_lock;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_prot <= rocketrv64_mmio_axi_aw_payload_prot;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_cache <= rocketrv64_mmio_axi_aw_payload_cache;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_qos <= rocketrv64_mmio_axi_aw_payload_qos;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_id <= rocketrv64_mmio_axi_aw_payload_id;
					rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value1 <= 1'd0;
					rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value_ce1 <= 1'd1;
					axi2axilite1_next_state <= 2'd2;
				end else begin
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_valid <= rocketrv64_mmio_axi_ar_valid;
					rocketrv64_mmio_axi_ar_ready <= rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_ready;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_first <= rocketrv64_mmio_axi_ar_first;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_last <= rocketrv64_mmio_axi_ar_last;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_addr <= rocketrv64_mmio_axi_ar_payload_addr;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_burst <= rocketrv64_mmio_axi_ar_payload_burst;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_len <= rocketrv64_mmio_axi_ar_payload_len;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_size <= rocketrv64_mmio_axi_ar_payload_size;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_lock <= rocketrv64_mmio_axi_ar_payload_lock;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_prot <= rocketrv64_mmio_axi_ar_payload_prot;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_cache <= rocketrv64_mmio_axi_ar_payload_cache;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_qos <= rocketrv64_mmio_axi_ar_payload_qos;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_id <= rocketrv64_mmio_axi_ar_payload_id;
					rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value1 <= 1'd1;
					rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value_ce1 <= 1'd1;
					axi2axilite1_next_state <= 1'd1;
				end
			end else begin
				if (rocketrv64_mmio_axi_ar_valid) begin
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_valid <= rocketrv64_mmio_axi_ar_valid;
					rocketrv64_mmio_axi_ar_ready <= rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_ready;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_first <= rocketrv64_mmio_axi_ar_first;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_last <= rocketrv64_mmio_axi_ar_last;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_addr <= rocketrv64_mmio_axi_ar_payload_addr;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_burst <= rocketrv64_mmio_axi_ar_payload_burst;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_len <= rocketrv64_mmio_axi_ar_payload_len;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_size <= rocketrv64_mmio_axi_ar_payload_size;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_lock <= rocketrv64_mmio_axi_ar_payload_lock;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_prot <= rocketrv64_mmio_axi_ar_payload_prot;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_cache <= rocketrv64_mmio_axi_ar_payload_cache;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_qos <= rocketrv64_mmio_axi_ar_payload_qos;
					rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_id <= rocketrv64_mmio_axi_ar_payload_id;
					rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value1 <= 1'd1;
					rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value_ce1 <= 1'd1;
					axi2axilite1_next_state <= 1'd1;
				end else begin
					if (rocketrv64_mmio_axi_aw_valid) begin
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_valid <= rocketrv64_mmio_axi_aw_valid;
						rocketrv64_mmio_axi_aw_ready <= rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_ready;
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_first <= rocketrv64_mmio_axi_aw_first;
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_last <= rocketrv64_mmio_axi_aw_last;
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_addr <= rocketrv64_mmio_axi_aw_payload_addr;
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_burst <= rocketrv64_mmio_axi_aw_payload_burst;
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_len <= rocketrv64_mmio_axi_aw_payload_len;
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_size <= rocketrv64_mmio_axi_aw_payload_size;
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_lock <= rocketrv64_mmio_axi_aw_payload_lock;
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_prot <= rocketrv64_mmio_axi_aw_payload_prot;
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_cache <= rocketrv64_mmio_axi_aw_payload_cache;
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_qos <= rocketrv64_mmio_axi_aw_payload_qos;
						rocketrv64_axi2wishbone1_axi2axi_lite_ax_burst_payload_id <= rocketrv64_mmio_axi_aw_payload_id;
						rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value1 <= 1'd0;
						rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value_ce1 <= 1'd1;
						axi2axilite1_next_state <= 2'd2;
					end
				end
			end
		end
	endcase
end
assign rocketrv64_axi2wishbone1_axi_lite2wishbone_r_addr = (rocketrv64_axi2wishbone1_ar_payload_addr - 1'd0);
assign rocketrv64_axi2wishbone1_axi_lite2wishbone_w_addr = (rocketrv64_axi2wishbone1_aw_payload_addr - 1'd0);
always @(*) begin
	rocketrv64_axi2wishbone1_axi_lite2wishbone_data_axilite2wishbone1_next_value1 <= 64'd0;
	rocketrv64_axi2wishbone1_axi_lite2wishbone_data_axilite2wishbone1_next_value_ce1 <= 1'd0;
	rocketrv64_axi2wishbone1_r_payload_data <= 64'd0;
	rocketrv64_axi2wishbone1_aw_ready <= 1'd0;
	rocketrv64_axi2wishbone1_w_ready <= 1'd0;
	rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value_ce0 <= 1'd0;
	rocketrv64_axi2wishbone1_b_valid <= 1'd0;
	rocketrv64_axi2wishbone1_b_payload_resp <= 2'd0;
	rocketrv64_axi2wishbone1_ar_ready <= 1'd0;
	rocketrv64_mmio_wb_adr <= 29'd0;
	rocketrv64_mmio_wb_dat_w <= 64'd0;
	axilite2wishbone1_next_state <= 3'd0;
	rocketrv64_axi2wishbone1_r_valid <= 1'd0;
	rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value0 <= 1'd0;
	rocketrv64_mmio_wb_sel <= 8'd0;
	rocketrv64_mmio_wb_cyc <= 1'd0;
	rocketrv64_mmio_wb_stb <= 1'd0;
	rocketrv64_axi2wishbone1_r_payload_resp <= 2'd0;
	rocketrv64_mmio_wb_we <= 1'd0;
	axilite2wishbone1_next_state <= axilite2wishbone1_state;
	case (axilite2wishbone1_state)
		1'd1: begin
			rocketrv64_mmio_wb_stb <= 1'd1;
			rocketrv64_mmio_wb_cyc <= 1'd1;
			rocketrv64_mmio_wb_adr <= rocketrv64_axi2wishbone1_axi_lite2wishbone_r_addr[31:3];
			if (rocketrv64_mmio_wb_ack) begin
				rocketrv64_axi2wishbone1_ar_ready <= 1'd1;
				rocketrv64_axi2wishbone1_axi_lite2wishbone_data_axilite2wishbone1_next_value1 <= rocketrv64_mmio_wb_dat_r;
				rocketrv64_axi2wishbone1_axi_lite2wishbone_data_axilite2wishbone1_next_value_ce1 <= 1'd1;
				axilite2wishbone1_next_state <= 2'd2;
			end
		end
		2'd2: begin
			rocketrv64_axi2wishbone1_r_valid <= 1'd1;
			rocketrv64_axi2wishbone1_r_payload_resp <= 1'd0;
			rocketrv64_axi2wishbone1_r_payload_data <= rocketrv64_axi2wishbone1_axi_lite2wishbone_data;
			if (rocketrv64_axi2wishbone1_r_ready) begin
				axilite2wishbone1_next_state <= 1'd0;
			end
		end
		2'd3: begin
			rocketrv64_mmio_wb_stb <= rocketrv64_axi2wishbone1_w_valid;
			rocketrv64_mmio_wb_cyc <= rocketrv64_axi2wishbone1_w_valid;
			rocketrv64_mmio_wb_we <= 1'd1;
			rocketrv64_mmio_wb_adr <= rocketrv64_axi2wishbone1_axi_lite2wishbone_w_addr[31:3];
			rocketrv64_mmio_wb_sel <= rocketrv64_axi2wishbone1_w_payload_strb;
			rocketrv64_mmio_wb_dat_w <= rocketrv64_axi2wishbone1_w_payload_data;
			if (rocketrv64_mmio_wb_ack) begin
				rocketrv64_axi2wishbone1_aw_ready <= 1'd1;
				rocketrv64_axi2wishbone1_w_ready <= 1'd1;
				axilite2wishbone1_next_state <= 3'd4;
			end
		end
		3'd4: begin
			rocketrv64_axi2wishbone1_b_valid <= 1'd1;
			rocketrv64_axi2wishbone1_b_payload_resp <= 1'd0;
			if (rocketrv64_axi2wishbone1_b_ready) begin
				axilite2wishbone1_next_state <= 1'd0;
			end
		end
		default: begin
			if ((rocketrv64_axi2wishbone1_ar_valid & rocketrv64_axi2wishbone1_aw_valid)) begin
				if (rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n) begin
					rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value0 <= 1'd0;
					rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value_ce0 <= 1'd1;
					axilite2wishbone1_next_state <= 2'd3;
				end else begin
					rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value0 <= 1'd1;
					rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value_ce0 <= 1'd1;
					axilite2wishbone1_next_state <= 1'd1;
				end
			end else begin
				if (rocketrv64_axi2wishbone1_ar_valid) begin
					rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value0 <= 1'd1;
					rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value_ce0 <= 1'd1;
					axilite2wishbone1_next_state <= 1'd1;
				end else begin
					if (rocketrv64_axi2wishbone1_aw_valid) begin
						rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value0 <= 1'd0;
						rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value_ce0 <= 1'd1;
						axilite2wishbone1_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign rocketrv64_mmio_dc_counter_done = (rocketrv64_mmio_dc_counter == 1'd1);
always @(*) begin
	rocketrv64_dbus_cti <= 3'd0;
	if (rocketrv64_mmio_dc_counter_done) begin
		rocketrv64_dbus_cti <= 3'd7;
	end else begin
		rocketrv64_dbus_cti <= 2'd2;
	end
end
assign rocketrv64_dbus_adr = {rocketrv64_mmio_wb_adr, rocketrv64_mmio_dc_counter};
always @(*) begin
	rocketrv64_dbus_sel <= 4'd0;
	rocketrv64_dbus_dat_w <= 32'd0;
	case (rocketrv64_mmio_dc_counter)
		1'd0: begin
			rocketrv64_dbus_sel <= rocketrv64_mmio_wb_sel[7:0];
			rocketrv64_dbus_dat_w <= rocketrv64_mmio_wb_dat_w[31:0];
		end
		1'd1: begin
			rocketrv64_dbus_sel <= rocketrv64_mmio_wb_sel[7:4];
			rocketrv64_dbus_dat_w <= rocketrv64_mmio_wb_dat_w[63:32];
		end
	endcase
end
assign rocketrv64_mmio_wb_dat_r = {rocketrv64_dbus_dat_r, rocketrv64_mmio_dc_cached_data[63:32]};
always @(*) begin
	rocketrv64_dbus_cyc <= 1'd0;
	rocketrv64_dbus_stb <= 1'd0;
	rocketrv64_dbus_we <= 1'd0;
	rocketrv64_mmio_dc_read <= 1'd0;
	rocketrv64_mmio_dc_write <= 1'd0;
	rocketrv64_mmio_dc_counter_reset <= 1'd0;
	rocketrv64_mmio_dc_counter_ce <= 1'd0;
	converter1_next_state <= 2'd0;
	rocketrv64_mmio_wb_ack <= 1'd0;
	converter1_next_state <= converter1_state;
	case (converter1_state)
		1'd1: begin
			rocketrv64_mmio_dc_write <= 1'd1;
			rocketrv64_dbus_we <= 1'd1;
			rocketrv64_dbus_cyc <= 1'd1;
			if ((rocketrv64_mmio_wb_stb & rocketrv64_mmio_wb_cyc)) begin
				rocketrv64_dbus_stb <= 1'd1;
				if (rocketrv64_dbus_ack) begin
					rocketrv64_mmio_dc_counter_ce <= 1'd1;
					if (rocketrv64_mmio_dc_counter_done) begin
						rocketrv64_mmio_wb_ack <= 1'd1;
						converter1_next_state <= 1'd0;
					end
				end
			end else begin
				if ((~rocketrv64_mmio_wb_cyc)) begin
					converter1_next_state <= 1'd0;
				end
			end
		end
		2'd2: begin
			rocketrv64_mmio_dc_read <= 1'd1;
			rocketrv64_dbus_cyc <= 1'd1;
			if ((rocketrv64_mmio_wb_stb & rocketrv64_mmio_wb_cyc)) begin
				rocketrv64_dbus_stb <= 1'd1;
				if (rocketrv64_dbus_ack) begin
					rocketrv64_mmio_dc_counter_ce <= 1'd1;
					if (rocketrv64_mmio_dc_counter_done) begin
						rocketrv64_mmio_wb_ack <= 1'd1;
						converter1_next_state <= 1'd0;
					end
				end
			end else begin
				if ((~rocketrv64_mmio_wb_cyc)) begin
					converter1_next_state <= 1'd0;
				end
			end
		end
		default: begin
			rocketrv64_mmio_dc_counter_reset <= 1'd1;
			if ((rocketrv64_mmio_wb_stb & rocketrv64_mmio_wb_cyc)) begin
				if (rocketrv64_mmio_wb_we) begin
					converter1_next_state <= 1'd1;
				end else begin
					converter1_next_state <= 2'd2;
				end
			end
		end
	endcase
end
assign rom_adr = rom_bus_adr[12:0];
assign rom_bus_dat_r = rom_dat_r;
always @(*) begin
	sram_we <= 4'd0;
	sram_we[0] <= (((sram_bus_cyc & sram_bus_stb) & sram_bus_we) & sram_bus_sel[0]);
	sram_we[1] <= (((sram_bus_cyc & sram_bus_stb) & sram_bus_we) & sram_bus_sel[1]);
	sram_we[2] <= (((sram_bus_cyc & sram_bus_stb) & sram_bus_we) & sram_bus_sel[2]);
	sram_we[3] <= (((sram_bus_cyc & sram_bus_stb) & sram_bus_we) & sram_bus_sel[3]);
end
assign sram_adr = sram_bus_adr[9:0];
assign sram_bus_dat_r = sram_dat_r;
assign sram_dat_w = sram_bus_dat_w;
assign uart_tx_fifo_sink_valid = uart_rxtx_re;
assign uart_tx_fifo_sink_payload_data = uart_rxtx_r;
assign uart_txfull_status = (~uart_tx_fifo_sink_ready);
assign uart_phy_sink_valid = uart_tx_fifo_source_valid;
assign uart_tx_fifo_source_ready = uart_phy_sink_ready;
assign uart_phy_sink_first = uart_tx_fifo_source_first;
assign uart_phy_sink_last = uart_tx_fifo_source_last;
assign uart_phy_sink_payload_data = uart_tx_fifo_source_payload_data;
assign uart_tx_trigger = (~uart_tx_fifo_sink_ready);
assign uart_rx_fifo_sink_valid = uart_phy_source_valid;
assign uart_phy_source_ready = uart_rx_fifo_sink_ready;
assign uart_rx_fifo_sink_first = uart_phy_source_first;
assign uart_rx_fifo_sink_last = uart_phy_source_last;
assign uart_rx_fifo_sink_payload_data = uart_phy_source_payload_data;
assign uart_rxempty_status = (~uart_rx_fifo_source_valid);
assign uart_rxtx_w = uart_rx_fifo_source_payload_data;
assign uart_rx_fifo_source_ready = uart_rx_clear;
assign uart_rx_trigger = (~uart_rx_fifo_source_valid);
always @(*) begin
	uart_tx_clear <= 1'd0;
	if ((uart_eventmanager_pending_re & uart_eventmanager_pending_r[0])) begin
		uart_tx_clear <= 1'd1;
	end
end
always @(*) begin
	uart_eventmanager_status_w <= 2'd0;
	uart_eventmanager_status_w[0] <= uart_tx_status;
	uart_eventmanager_status_w[1] <= uart_rx_status;
end
always @(*) begin
	uart_rx_clear <= 1'd0;
	if ((uart_eventmanager_pending_re & uart_eventmanager_pending_r[1])) begin
		uart_rx_clear <= 1'd1;
	end
end
always @(*) begin
	uart_eventmanager_pending_w <= 2'd0;
	uart_eventmanager_pending_w[0] <= uart_tx_pending;
	uart_eventmanager_pending_w[1] <= uart_rx_pending;
end
assign uart_irq = ((uart_eventmanager_pending_w[0] & uart_eventmanager_storage[0]) | (uart_eventmanager_pending_w[1] & uart_eventmanager_storage[1]));
assign uart_tx_status = uart_tx_trigger;
assign uart_rx_status = uart_rx_trigger;
assign uart_tx_fifo_syncfifo_din = {uart_tx_fifo_fifo_in_last, uart_tx_fifo_fifo_in_first, uart_tx_fifo_fifo_in_payload_data};
assign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;
assign uart_tx_fifo_sink_ready = uart_tx_fifo_syncfifo_writable;
assign uart_tx_fifo_syncfifo_we = uart_tx_fifo_sink_valid;
assign uart_tx_fifo_fifo_in_first = uart_tx_fifo_sink_first;
assign uart_tx_fifo_fifo_in_last = uart_tx_fifo_sink_last;
assign uart_tx_fifo_fifo_in_payload_data = uart_tx_fifo_sink_payload_data;
assign uart_tx_fifo_source_valid = uart_tx_fifo_readable;
assign uart_tx_fifo_source_first = uart_tx_fifo_fifo_out_first;
assign uart_tx_fifo_source_last = uart_tx_fifo_fifo_out_last;
assign uart_tx_fifo_source_payload_data = uart_tx_fifo_fifo_out_payload_data;
assign uart_tx_fifo_re = uart_tx_fifo_source_ready;
assign uart_tx_fifo_syncfifo_re = (uart_tx_fifo_syncfifo_readable & ((~uart_tx_fifo_readable) | uart_tx_fifo_re));
assign uart_tx_fifo_level1 = (uart_tx_fifo_level0 + uart_tx_fifo_readable);
always @(*) begin
	uart_tx_fifo_wrport_adr <= 4'd0;
	if (uart_tx_fifo_replace) begin
		uart_tx_fifo_wrport_adr <= (uart_tx_fifo_produce - 1'd1);
	end else begin
		uart_tx_fifo_wrport_adr <= uart_tx_fifo_produce;
	end
end
assign uart_tx_fifo_wrport_dat_w = uart_tx_fifo_syncfifo_din;
assign uart_tx_fifo_wrport_we = (uart_tx_fifo_syncfifo_we & (uart_tx_fifo_syncfifo_writable | uart_tx_fifo_replace));
assign uart_tx_fifo_do_read = (uart_tx_fifo_syncfifo_readable & uart_tx_fifo_syncfifo_re);
assign uart_tx_fifo_rdport_adr = uart_tx_fifo_consume;
assign uart_tx_fifo_syncfifo_dout = uart_tx_fifo_rdport_dat_r;
assign uart_tx_fifo_rdport_re = uart_tx_fifo_do_read;
assign uart_tx_fifo_syncfifo_writable = (uart_tx_fifo_level0 != 5'd16);
assign uart_tx_fifo_syncfifo_readable = (uart_tx_fifo_level0 != 1'd0);
assign uart_rx_fifo_syncfifo_din = {uart_rx_fifo_fifo_in_last, uart_rx_fifo_fifo_in_first, uart_rx_fifo_fifo_in_payload_data};
assign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;
assign uart_rx_fifo_sink_ready = uart_rx_fifo_syncfifo_writable;
assign uart_rx_fifo_syncfifo_we = uart_rx_fifo_sink_valid;
assign uart_rx_fifo_fifo_in_first = uart_rx_fifo_sink_first;
assign uart_rx_fifo_fifo_in_last = uart_rx_fifo_sink_last;
assign uart_rx_fifo_fifo_in_payload_data = uart_rx_fifo_sink_payload_data;
assign uart_rx_fifo_source_valid = uart_rx_fifo_readable;
assign uart_rx_fifo_source_first = uart_rx_fifo_fifo_out_first;
assign uart_rx_fifo_source_last = uart_rx_fifo_fifo_out_last;
assign uart_rx_fifo_source_payload_data = uart_rx_fifo_fifo_out_payload_data;
assign uart_rx_fifo_re = uart_rx_fifo_source_ready;
assign uart_rx_fifo_syncfifo_re = (uart_rx_fifo_syncfifo_readable & ((~uart_rx_fifo_readable) | uart_rx_fifo_re));
assign uart_rx_fifo_level1 = (uart_rx_fifo_level0 + uart_rx_fifo_readable);
always @(*) begin
	uart_rx_fifo_wrport_adr <= 4'd0;
	if (uart_rx_fifo_replace) begin
		uart_rx_fifo_wrport_adr <= (uart_rx_fifo_produce - 1'd1);
	end else begin
		uart_rx_fifo_wrport_adr <= uart_rx_fifo_produce;
	end
end
assign uart_rx_fifo_wrport_dat_w = uart_rx_fifo_syncfifo_din;
assign uart_rx_fifo_wrport_we = (uart_rx_fifo_syncfifo_we & (uart_rx_fifo_syncfifo_writable | uart_rx_fifo_replace));
assign uart_rx_fifo_do_read = (uart_rx_fifo_syncfifo_readable & uart_rx_fifo_syncfifo_re);
assign uart_rx_fifo_rdport_adr = uart_rx_fifo_consume;
assign uart_rx_fifo_syncfifo_dout = uart_rx_fifo_rdport_dat_r;
assign uart_rx_fifo_rdport_re = uart_rx_fifo_do_read;
assign uart_rx_fifo_syncfifo_writable = (uart_rx_fifo_level0 != 5'd16);
assign uart_rx_fifo_syncfifo_readable = (uart_rx_fifo_level0 != 1'd0);
assign timer0_zero_trigger = (timer0_value != 1'd0);
assign timer0_eventmanager_status_w = timer0_zero_status;
always @(*) begin
	timer0_zero_clear <= 1'd0;
	if ((timer0_eventmanager_pending_re & timer0_eventmanager_pending_r)) begin
		timer0_zero_clear <= 1'd1;
	end
end
assign timer0_eventmanager_pending_w = timer0_zero_pending;
assign timer0_irq = (timer0_eventmanager_pending_w & timer0_eventmanager_storage);
assign timer0_zero_status = timer0_zero_trigger;
assign dq_oe = wrdata_en;
assign dfi_p0_rddata_valid = rddata_en[3];
assign dfi_p0_address = sdram_master_p0_address;
assign dfi_p0_bank = sdram_master_p0_bank;
assign dfi_p0_cas_n = sdram_master_p0_cas_n;
assign dfi_p0_cs_n = sdram_master_p0_cs_n;
assign dfi_p0_ras_n = sdram_master_p0_ras_n;
assign dfi_p0_we_n = sdram_master_p0_we_n;
assign dfi_p0_cke = sdram_master_p0_cke;
assign dfi_p0_odt = sdram_master_p0_odt;
assign dfi_p0_reset_n = sdram_master_p0_reset_n;
assign dfi_p0_act_n = sdram_master_p0_act_n;
assign dfi_p0_wrdata = sdram_master_p0_wrdata;
assign dfi_p0_wrdata_en = sdram_master_p0_wrdata_en;
assign dfi_p0_wrdata_mask = sdram_master_p0_wrdata_mask;
assign dfi_p0_rddata_en = sdram_master_p0_rddata_en;
assign sdram_master_p0_rddata = dfi_p0_rddata;
assign sdram_master_p0_rddata_valid = dfi_p0_rddata_valid;
assign sdram_slave_p0_address = sdram_dfi_p0_address;
assign sdram_slave_p0_bank = sdram_dfi_p0_bank;
assign sdram_slave_p0_cas_n = sdram_dfi_p0_cas_n;
assign sdram_slave_p0_cs_n = sdram_dfi_p0_cs_n;
assign sdram_slave_p0_ras_n = sdram_dfi_p0_ras_n;
assign sdram_slave_p0_we_n = sdram_dfi_p0_we_n;
assign sdram_slave_p0_cke = sdram_dfi_p0_cke;
assign sdram_slave_p0_odt = sdram_dfi_p0_odt;
assign sdram_slave_p0_reset_n = sdram_dfi_p0_reset_n;
assign sdram_slave_p0_act_n = sdram_dfi_p0_act_n;
assign sdram_slave_p0_wrdata = sdram_dfi_p0_wrdata;
assign sdram_slave_p0_wrdata_en = sdram_dfi_p0_wrdata_en;
assign sdram_slave_p0_wrdata_mask = sdram_dfi_p0_wrdata_mask;
assign sdram_slave_p0_rddata_en = sdram_dfi_p0_rddata_en;
assign sdram_dfi_p0_rddata = sdram_slave_p0_rddata;
assign sdram_dfi_p0_rddata_valid = sdram_slave_p0_rddata_valid;
always @(*) begin
	sdram_master_p0_cs_n <= 1'd1;
	sdram_master_p0_ras_n <= 1'd1;
	sdram_master_p0_we_n <= 1'd1;
	sdram_master_p0_cke <= 1'd0;
	sdram_master_p0_odt <= 1'd0;
	sdram_master_p0_reset_n <= 1'd0;
	sdram_master_p0_act_n <= 1'd1;
	sdram_inti_p0_rddata <= 16'd0;
	sdram_master_p0_wrdata <= 16'd0;
	sdram_inti_p0_rddata_valid <= 1'd0;
	sdram_master_p0_wrdata_en <= 1'd0;
	sdram_master_p0_wrdata_mask <= 2'd0;
	sdram_master_p0_rddata_en <= 1'd0;
	sdram_slave_p0_rddata <= 16'd0;
	sdram_slave_p0_rddata_valid <= 1'd0;
	sdram_master_p0_address <= 13'd0;
	sdram_master_p0_bank <= 2'd0;
	sdram_master_p0_cas_n <= 1'd1;
	if (sdram_storage[0]) begin
		sdram_master_p0_address <= sdram_slave_p0_address;
		sdram_master_p0_bank <= sdram_slave_p0_bank;
		sdram_master_p0_cas_n <= sdram_slave_p0_cas_n;
		sdram_master_p0_cs_n <= sdram_slave_p0_cs_n;
		sdram_master_p0_ras_n <= sdram_slave_p0_ras_n;
		sdram_master_p0_we_n <= sdram_slave_p0_we_n;
		sdram_master_p0_cke <= sdram_slave_p0_cke;
		sdram_master_p0_odt <= sdram_slave_p0_odt;
		sdram_master_p0_reset_n <= sdram_slave_p0_reset_n;
		sdram_master_p0_act_n <= sdram_slave_p0_act_n;
		sdram_master_p0_wrdata <= sdram_slave_p0_wrdata;
		sdram_master_p0_wrdata_en <= sdram_slave_p0_wrdata_en;
		sdram_master_p0_wrdata_mask <= sdram_slave_p0_wrdata_mask;
		sdram_master_p0_rddata_en <= sdram_slave_p0_rddata_en;
		sdram_slave_p0_rddata <= sdram_master_p0_rddata;
		sdram_slave_p0_rddata_valid <= sdram_master_p0_rddata_valid;
	end else begin
		sdram_master_p0_address <= sdram_inti_p0_address;
		sdram_master_p0_bank <= sdram_inti_p0_bank;
		sdram_master_p0_cas_n <= sdram_inti_p0_cas_n;
		sdram_master_p0_cs_n <= sdram_inti_p0_cs_n;
		sdram_master_p0_ras_n <= sdram_inti_p0_ras_n;
		sdram_master_p0_we_n <= sdram_inti_p0_we_n;
		sdram_master_p0_cke <= sdram_inti_p0_cke;
		sdram_master_p0_odt <= sdram_inti_p0_odt;
		sdram_master_p0_reset_n <= sdram_inti_p0_reset_n;
		sdram_master_p0_act_n <= sdram_inti_p0_act_n;
		sdram_master_p0_wrdata <= sdram_inti_p0_wrdata;
		sdram_master_p0_wrdata_en <= sdram_inti_p0_wrdata_en;
		sdram_master_p0_wrdata_mask <= sdram_inti_p0_wrdata_mask;
		sdram_master_p0_rddata_en <= sdram_inti_p0_rddata_en;
		sdram_inti_p0_rddata <= sdram_master_p0_rddata;
		sdram_inti_p0_rddata_valid <= sdram_master_p0_rddata_valid;
	end
end
assign sdram_inti_p0_cke = sdram_storage[1];
assign sdram_inti_p0_odt = sdram_storage[2];
assign sdram_inti_p0_reset_n = sdram_storage[3];
always @(*) begin
	sdram_inti_p0_ras_n <= 1'd1;
	sdram_inti_p0_we_n <= 1'd1;
	sdram_inti_p0_cas_n <= 1'd1;
	sdram_inti_p0_cs_n <= 1'd1;
	if (sdram_command_issue_re) begin
		sdram_inti_p0_cs_n <= {1{(~sdram_command_storage[0])}};
		sdram_inti_p0_we_n <= (~sdram_command_storage[1]);
		sdram_inti_p0_cas_n <= (~sdram_command_storage[2]);
		sdram_inti_p0_ras_n <= (~sdram_command_storage[3]);
	end else begin
		sdram_inti_p0_cs_n <= {1{1'd1}};
		sdram_inti_p0_we_n <= 1'd1;
		sdram_inti_p0_cas_n <= 1'd1;
		sdram_inti_p0_ras_n <= 1'd1;
	end
end
assign sdram_inti_p0_address = sdram_address_storage;
assign sdram_inti_p0_bank = sdram_baddress_storage;
assign sdram_inti_p0_wrdata_en = (sdram_command_issue_re & sdram_command_storage[4]);
assign sdram_inti_p0_rddata_en = (sdram_command_issue_re & sdram_command_storage[5]);
assign sdram_inti_p0_wrdata = sdram_wrdata_storage;
assign sdram_inti_p0_wrdata_mask = 1'd0;
assign sdram_bankmachine0_req_valid = sdram_interface_bank0_valid;
assign sdram_interface_bank0_ready = sdram_bankmachine0_req_ready;
assign sdram_bankmachine0_req_we = sdram_interface_bank0_we;
assign sdram_bankmachine0_req_addr = sdram_interface_bank0_addr;
assign sdram_interface_bank0_lock = sdram_bankmachine0_req_lock;
assign sdram_interface_bank0_wdata_ready = sdram_bankmachine0_req_wdata_ready;
assign sdram_interface_bank0_rdata_valid = sdram_bankmachine0_req_rdata_valid;
assign sdram_bankmachine1_req_valid = sdram_interface_bank1_valid;
assign sdram_interface_bank1_ready = sdram_bankmachine1_req_ready;
assign sdram_bankmachine1_req_we = sdram_interface_bank1_we;
assign sdram_bankmachine1_req_addr = sdram_interface_bank1_addr;
assign sdram_interface_bank1_lock = sdram_bankmachine1_req_lock;
assign sdram_interface_bank1_wdata_ready = sdram_bankmachine1_req_wdata_ready;
assign sdram_interface_bank1_rdata_valid = sdram_bankmachine1_req_rdata_valid;
assign sdram_bankmachine2_req_valid = sdram_interface_bank2_valid;
assign sdram_interface_bank2_ready = sdram_bankmachine2_req_ready;
assign sdram_bankmachine2_req_we = sdram_interface_bank2_we;
assign sdram_bankmachine2_req_addr = sdram_interface_bank2_addr;
assign sdram_interface_bank2_lock = sdram_bankmachine2_req_lock;
assign sdram_interface_bank2_wdata_ready = sdram_bankmachine2_req_wdata_ready;
assign sdram_interface_bank2_rdata_valid = sdram_bankmachine2_req_rdata_valid;
assign sdram_bankmachine3_req_valid = sdram_interface_bank3_valid;
assign sdram_interface_bank3_ready = sdram_bankmachine3_req_ready;
assign sdram_bankmachine3_req_we = sdram_interface_bank3_we;
assign sdram_bankmachine3_req_addr = sdram_interface_bank3_addr;
assign sdram_interface_bank3_lock = sdram_bankmachine3_req_lock;
assign sdram_interface_bank3_wdata_ready = sdram_bankmachine3_req_wdata_ready;
assign sdram_interface_bank3_rdata_valid = sdram_bankmachine3_req_rdata_valid;
assign sdram_timer_reset = 2'sd2;
assign sdram_timer_wait = (~sdram_timer_done);
assign sdram_timer_done = (sdram_timer_count == 1'd0);
always @(*) begin
	refresher_next_state <= 2'd0;
	sdram_generator_start <= 1'd0;
	sdram_cmd_last <= 1'd0;
	sdram_cmd_valid <= 1'd0;
	refresher_next_state <= refresher_state;
	case (refresher_state)
		1'd1: begin
			sdram_cmd_valid <= 1'd1;
			if (sdram_cmd_ready) begin
				sdram_generator_start <= 1'd1;
				refresher_next_state <= 2'd2;
			end
		end
		2'd2: begin
			if (sdram_generator_done) begin
				sdram_cmd_last <= 1'd1;
				refresher_next_state <= 1'd0;
			end else begin
				sdram_cmd_valid <= 1'd1;
			end
		end
		default: begin
			if (sdram_timer_done) begin
				refresher_next_state <= 1'd1;
			end
		end
	endcase
end
assign sdram_bankmachine0_cmd_buffer_lookahead_sink_valid = sdram_bankmachine0_req_valid;
assign sdram_bankmachine0_req_ready = sdram_bankmachine0_cmd_buffer_lookahead_sink_ready;
assign sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine0_req_we;
assign sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine0_req_addr;
assign sdram_bankmachine0_cmd_buffer_sink_valid = sdram_bankmachine0_cmd_buffer_lookahead_source_valid;
assign sdram_bankmachine0_cmd_buffer_lookahead_source_ready = sdram_bankmachine0_cmd_buffer_sink_ready;
assign sdram_bankmachine0_cmd_buffer_sink_first = sdram_bankmachine0_cmd_buffer_lookahead_source_first;
assign sdram_bankmachine0_cmd_buffer_sink_last = sdram_bankmachine0_cmd_buffer_lookahead_source_last;
assign sdram_bankmachine0_cmd_buffer_sink_payload_we = sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we;
assign sdram_bankmachine0_cmd_buffer_sink_payload_addr = sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr;
assign sdram_bankmachine0_cmd_buffer_source_ready = (sdram_bankmachine0_req_wdata_ready | sdram_bankmachine0_req_rdata_valid);
assign sdram_bankmachine0_req_lock = (sdram_bankmachine0_cmd_buffer_lookahead_source_valid | sdram_bankmachine0_cmd_buffer_source_valid);
assign sdram_bankmachine0_row_hit = (sdram_bankmachine0_row == sdram_bankmachine0_cmd_buffer_source_payload_addr[21:9]);
assign sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
	sdram_bankmachine0_cmd_payload_a <= 13'd0;
	if (sdram_bankmachine0_row_col_n_addr_sel) begin
		sdram_bankmachine0_cmd_payload_a <= sdram_bankmachine0_cmd_buffer_source_payload_addr[21:9];
	end else begin
		sdram_bankmachine0_cmd_payload_a <= ((sdram_bankmachine0_auto_precharge <<< 4'd10) | {sdram_bankmachine0_cmd_buffer_source_payload_addr[8:0], {0{1'd0}}});
	end
end
assign sdram_bankmachine0_twtpcon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_cmd_payload_is_write);
assign sdram_bankmachine0_trccon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_row_open);
assign sdram_bankmachine0_trascon_valid = ((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_ready) & sdram_bankmachine0_row_open);
always @(*) begin
	sdram_bankmachine0_auto_precharge <= 1'd0;
	if ((sdram_bankmachine0_cmd_buffer_lookahead_source_valid & sdram_bankmachine0_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[21:9] != sdram_bankmachine0_cmd_buffer_source_payload_addr[21:9])) begin
			sdram_bankmachine0_auto_precharge <= (sdram_bankmachine0_row_close == 1'd0);
		end
	end
end
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din = {sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we};
assign {sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
assign sdram_bankmachine0_cmd_buffer_lookahead_sink_ready = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable;
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we = sdram_bankmachine0_cmd_buffer_lookahead_sink_valid;
assign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine0_cmd_buffer_lookahead_sink_first;
assign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine0_cmd_buffer_lookahead_sink_last;
assign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_we;
assign sdram_bankmachine0_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine0_cmd_buffer_lookahead_sink_payload_addr;
assign sdram_bankmachine0_cmd_buffer_lookahead_source_valid = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
assign sdram_bankmachine0_cmd_buffer_lookahead_source_first = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_first;
assign sdram_bankmachine0_cmd_buffer_lookahead_source_last = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_last;
assign sdram_bankmachine0_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_we;
assign sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine0_cmd_buffer_lookahead_fifo_out_payload_addr;
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re = sdram_bankmachine0_cmd_buffer_lookahead_source_ready;
always @(*) begin
	sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (sdram_bankmachine0_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine0_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine0_cmd_buffer_lookahead_produce;
	end
end
assign sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din;
assign sdram_bankmachine0_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & (sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable | sdram_bankmachine0_cmd_buffer_lookahead_replace));
assign sdram_bankmachine0_cmd_buffer_lookahead_do_read = (sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable & sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_re);
assign sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine0_cmd_buffer_lookahead_consume;
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout = sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r;
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable = (sdram_bankmachine0_cmd_buffer_lookahead_level != 4'd8);
assign sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable = (sdram_bankmachine0_cmd_buffer_lookahead_level != 1'd0);
assign sdram_bankmachine0_cmd_buffer_pipe_ce = (sdram_bankmachine0_cmd_buffer_source_ready | (~sdram_bankmachine0_cmd_buffer_valid_n));
assign sdram_bankmachine0_cmd_buffer_sink_ready = sdram_bankmachine0_cmd_buffer_pipe_ce;
assign sdram_bankmachine0_cmd_buffer_source_valid = sdram_bankmachine0_cmd_buffer_valid_n;
assign sdram_bankmachine0_cmd_buffer_busy = (1'd0 | sdram_bankmachine0_cmd_buffer_valid_n);
assign sdram_bankmachine0_cmd_buffer_source_first = sdram_bankmachine0_cmd_buffer_first_n;
assign sdram_bankmachine0_cmd_buffer_source_last = sdram_bankmachine0_cmd_buffer_last_n;
always @(*) begin
	sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
	sdram_bankmachine0_row_open <= 1'd0;
	sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
	sdram_bankmachine0_row_close <= 1'd0;
	sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
	sdram_bankmachine0_req_wdata_ready <= 1'd0;
	sdram_bankmachine0_req_rdata_valid <= 1'd0;
	sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
	sdram_bankmachine0_refresh_gnt <= 1'd0;
	sdram_bankmachine0_cmd_valid <= 1'd0;
	sdram_bankmachine0_cmd_payload_ras <= 1'd0;
	sdram_bankmachine0_cmd_payload_cas <= 1'd0;
	bankmachine0_next_state <= 3'd0;
	sdram_bankmachine0_cmd_payload_we <= 1'd0;
	bankmachine0_next_state <= bankmachine0_state;
	case (bankmachine0_state)
		1'd1: begin
			if ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin
				sdram_bankmachine0_cmd_valid <= 1'd1;
				if (sdram_bankmachine0_cmd_ready) begin
					bankmachine0_next_state <= 3'd5;
				end
				sdram_bankmachine0_cmd_payload_ras <= 1'd1;
				sdram_bankmachine0_cmd_payload_we <= 1'd1;
				sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			end
			sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd2: begin
			if ((sdram_bankmachine0_twtpcon_ready & sdram_bankmachine0_trascon_ready)) begin
				bankmachine0_next_state <= 3'd5;
			end
			sdram_bankmachine0_row_close <= 1'd1;
		end
		2'd3: begin
			if (sdram_bankmachine0_trccon_ready) begin
				sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
				sdram_bankmachine0_row_open <= 1'd1;
				sdram_bankmachine0_cmd_valid <= 1'd1;
				sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
				if (sdram_bankmachine0_cmd_ready) begin
					bankmachine0_next_state <= 3'd6;
				end
				sdram_bankmachine0_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (sdram_bankmachine0_twtpcon_ready) begin
				sdram_bankmachine0_refresh_gnt <= 1'd1;
			end
			sdram_bankmachine0_row_close <= 1'd1;
			sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
			if ((~sdram_bankmachine0_refresh_req)) begin
				bankmachine0_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine0_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine0_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine0_refresh_req) begin
				bankmachine0_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine0_cmd_buffer_source_valid) begin
					if (sdram_bankmachine0_row_opened) begin
						if (sdram_bankmachine0_row_hit) begin
							sdram_bankmachine0_cmd_valid <= 1'd1;
							if (sdram_bankmachine0_cmd_buffer_source_payload_we) begin
								sdram_bankmachine0_req_wdata_ready <= sdram_bankmachine0_cmd_ready;
								sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
								sdram_bankmachine0_cmd_payload_we <= 1'd1;
							end else begin
								sdram_bankmachine0_req_rdata_valid <= sdram_bankmachine0_cmd_ready;
								sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
							end
							sdram_bankmachine0_cmd_payload_cas <= 1'd1;
							if ((sdram_bankmachine0_cmd_ready & sdram_bankmachine0_auto_precharge)) begin
								bankmachine0_next_state <= 2'd2;
							end
						end else begin
							bankmachine0_next_state <= 1'd1;
						end
					end else begin
						bankmachine0_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign sdram_bankmachine1_cmd_buffer_lookahead_sink_valid = sdram_bankmachine1_req_valid;
assign sdram_bankmachine1_req_ready = sdram_bankmachine1_cmd_buffer_lookahead_sink_ready;
assign sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine1_req_we;
assign sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine1_req_addr;
assign sdram_bankmachine1_cmd_buffer_sink_valid = sdram_bankmachine1_cmd_buffer_lookahead_source_valid;
assign sdram_bankmachine1_cmd_buffer_lookahead_source_ready = sdram_bankmachine1_cmd_buffer_sink_ready;
assign sdram_bankmachine1_cmd_buffer_sink_first = sdram_bankmachine1_cmd_buffer_lookahead_source_first;
assign sdram_bankmachine1_cmd_buffer_sink_last = sdram_bankmachine1_cmd_buffer_lookahead_source_last;
assign sdram_bankmachine1_cmd_buffer_sink_payload_we = sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we;
assign sdram_bankmachine1_cmd_buffer_sink_payload_addr = sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr;
assign sdram_bankmachine1_cmd_buffer_source_ready = (sdram_bankmachine1_req_wdata_ready | sdram_bankmachine1_req_rdata_valid);
assign sdram_bankmachine1_req_lock = (sdram_bankmachine1_cmd_buffer_lookahead_source_valid | sdram_bankmachine1_cmd_buffer_source_valid);
assign sdram_bankmachine1_row_hit = (sdram_bankmachine1_row == sdram_bankmachine1_cmd_buffer_source_payload_addr[21:9]);
assign sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
	sdram_bankmachine1_cmd_payload_a <= 13'd0;
	if (sdram_bankmachine1_row_col_n_addr_sel) begin
		sdram_bankmachine1_cmd_payload_a <= sdram_bankmachine1_cmd_buffer_source_payload_addr[21:9];
	end else begin
		sdram_bankmachine1_cmd_payload_a <= ((sdram_bankmachine1_auto_precharge <<< 4'd10) | {sdram_bankmachine1_cmd_buffer_source_payload_addr[8:0], {0{1'd0}}});
	end
end
assign sdram_bankmachine1_twtpcon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_cmd_payload_is_write);
assign sdram_bankmachine1_trccon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_row_open);
assign sdram_bankmachine1_trascon_valid = ((sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_ready) & sdram_bankmachine1_row_open);
always @(*) begin
	sdram_bankmachine1_auto_precharge <= 1'd0;
	if ((sdram_bankmachine1_cmd_buffer_lookahead_source_valid & sdram_bankmachine1_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[21:9] != sdram_bankmachine1_cmd_buffer_source_payload_addr[21:9])) begin
			sdram_bankmachine1_auto_precharge <= (sdram_bankmachine1_row_close == 1'd0);
		end
	end
end
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din = {sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we};
assign {sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
assign sdram_bankmachine1_cmd_buffer_lookahead_sink_ready = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable;
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we = sdram_bankmachine1_cmd_buffer_lookahead_sink_valid;
assign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine1_cmd_buffer_lookahead_sink_first;
assign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine1_cmd_buffer_lookahead_sink_last;
assign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_we;
assign sdram_bankmachine1_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine1_cmd_buffer_lookahead_sink_payload_addr;
assign sdram_bankmachine1_cmd_buffer_lookahead_source_valid = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
assign sdram_bankmachine1_cmd_buffer_lookahead_source_first = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_first;
assign sdram_bankmachine1_cmd_buffer_lookahead_source_last = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_last;
assign sdram_bankmachine1_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_we;
assign sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine1_cmd_buffer_lookahead_fifo_out_payload_addr;
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re = sdram_bankmachine1_cmd_buffer_lookahead_source_ready;
always @(*) begin
	sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (sdram_bankmachine1_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine1_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine1_cmd_buffer_lookahead_produce;
	end
end
assign sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din;
assign sdram_bankmachine1_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & (sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable | sdram_bankmachine1_cmd_buffer_lookahead_replace));
assign sdram_bankmachine1_cmd_buffer_lookahead_do_read = (sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable & sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_re);
assign sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine1_cmd_buffer_lookahead_consume;
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout = sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r;
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable = (sdram_bankmachine1_cmd_buffer_lookahead_level != 4'd8);
assign sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable = (sdram_bankmachine1_cmd_buffer_lookahead_level != 1'd0);
assign sdram_bankmachine1_cmd_buffer_pipe_ce = (sdram_bankmachine1_cmd_buffer_source_ready | (~sdram_bankmachine1_cmd_buffer_valid_n));
assign sdram_bankmachine1_cmd_buffer_sink_ready = sdram_bankmachine1_cmd_buffer_pipe_ce;
assign sdram_bankmachine1_cmd_buffer_source_valid = sdram_bankmachine1_cmd_buffer_valid_n;
assign sdram_bankmachine1_cmd_buffer_busy = (1'd0 | sdram_bankmachine1_cmd_buffer_valid_n);
assign sdram_bankmachine1_cmd_buffer_source_first = sdram_bankmachine1_cmd_buffer_first_n;
assign sdram_bankmachine1_cmd_buffer_source_last = sdram_bankmachine1_cmd_buffer_last_n;
always @(*) begin
	sdram_bankmachine1_refresh_gnt <= 1'd0;
	sdram_bankmachine1_cmd_valid <= 1'd0;
	sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
	sdram_bankmachine1_cmd_payload_cas <= 1'd0;
	sdram_bankmachine1_cmd_payload_ras <= 1'd0;
	sdram_bankmachine1_cmd_payload_we <= 1'd0;
	sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
	sdram_bankmachine1_row_open <= 1'd0;
	sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
	sdram_bankmachine1_row_close <= 1'd0;
	bankmachine1_next_state <= 3'd0;
	sdram_bankmachine1_req_wdata_ready <= 1'd0;
	sdram_bankmachine1_req_rdata_valid <= 1'd0;
	sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
	bankmachine1_next_state <= bankmachine1_state;
	case (bankmachine1_state)
		1'd1: begin
			if ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin
				sdram_bankmachine1_cmd_valid <= 1'd1;
				if (sdram_bankmachine1_cmd_ready) begin
					bankmachine1_next_state <= 3'd5;
				end
				sdram_bankmachine1_cmd_payload_ras <= 1'd1;
				sdram_bankmachine1_cmd_payload_we <= 1'd1;
				sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			end
			sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd2: begin
			if ((sdram_bankmachine1_twtpcon_ready & sdram_bankmachine1_trascon_ready)) begin
				bankmachine1_next_state <= 3'd5;
			end
			sdram_bankmachine1_row_close <= 1'd1;
		end
		2'd3: begin
			if (sdram_bankmachine1_trccon_ready) begin
				sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
				sdram_bankmachine1_row_open <= 1'd1;
				sdram_bankmachine1_cmd_valid <= 1'd1;
				sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
				if (sdram_bankmachine1_cmd_ready) begin
					bankmachine1_next_state <= 3'd6;
				end
				sdram_bankmachine1_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (sdram_bankmachine1_twtpcon_ready) begin
				sdram_bankmachine1_refresh_gnt <= 1'd1;
			end
			sdram_bankmachine1_row_close <= 1'd1;
			sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
			if ((~sdram_bankmachine1_refresh_req)) begin
				bankmachine1_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine1_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine1_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine1_refresh_req) begin
				bankmachine1_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine1_cmd_buffer_source_valid) begin
					if (sdram_bankmachine1_row_opened) begin
						if (sdram_bankmachine1_row_hit) begin
							sdram_bankmachine1_cmd_valid <= 1'd1;
							if (sdram_bankmachine1_cmd_buffer_source_payload_we) begin
								sdram_bankmachine1_req_wdata_ready <= sdram_bankmachine1_cmd_ready;
								sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
								sdram_bankmachine1_cmd_payload_we <= 1'd1;
							end else begin
								sdram_bankmachine1_req_rdata_valid <= sdram_bankmachine1_cmd_ready;
								sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
							end
							sdram_bankmachine1_cmd_payload_cas <= 1'd1;
							if ((sdram_bankmachine1_cmd_ready & sdram_bankmachine1_auto_precharge)) begin
								bankmachine1_next_state <= 2'd2;
							end
						end else begin
							bankmachine1_next_state <= 1'd1;
						end
					end else begin
						bankmachine1_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign sdram_bankmachine2_cmd_buffer_lookahead_sink_valid = sdram_bankmachine2_req_valid;
assign sdram_bankmachine2_req_ready = sdram_bankmachine2_cmd_buffer_lookahead_sink_ready;
assign sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine2_req_we;
assign sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine2_req_addr;
assign sdram_bankmachine2_cmd_buffer_sink_valid = sdram_bankmachine2_cmd_buffer_lookahead_source_valid;
assign sdram_bankmachine2_cmd_buffer_lookahead_source_ready = sdram_bankmachine2_cmd_buffer_sink_ready;
assign sdram_bankmachine2_cmd_buffer_sink_first = sdram_bankmachine2_cmd_buffer_lookahead_source_first;
assign sdram_bankmachine2_cmd_buffer_sink_last = sdram_bankmachine2_cmd_buffer_lookahead_source_last;
assign sdram_bankmachine2_cmd_buffer_sink_payload_we = sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we;
assign sdram_bankmachine2_cmd_buffer_sink_payload_addr = sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr;
assign sdram_bankmachine2_cmd_buffer_source_ready = (sdram_bankmachine2_req_wdata_ready | sdram_bankmachine2_req_rdata_valid);
assign sdram_bankmachine2_req_lock = (sdram_bankmachine2_cmd_buffer_lookahead_source_valid | sdram_bankmachine2_cmd_buffer_source_valid);
assign sdram_bankmachine2_row_hit = (sdram_bankmachine2_row == sdram_bankmachine2_cmd_buffer_source_payload_addr[21:9]);
assign sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
	sdram_bankmachine2_cmd_payload_a <= 13'd0;
	if (sdram_bankmachine2_row_col_n_addr_sel) begin
		sdram_bankmachine2_cmd_payload_a <= sdram_bankmachine2_cmd_buffer_source_payload_addr[21:9];
	end else begin
		sdram_bankmachine2_cmd_payload_a <= ((sdram_bankmachine2_auto_precharge <<< 4'd10) | {sdram_bankmachine2_cmd_buffer_source_payload_addr[8:0], {0{1'd0}}});
	end
end
assign sdram_bankmachine2_twtpcon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_ready) & sdram_bankmachine2_cmd_payload_is_write);
assign sdram_bankmachine2_trccon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_ready) & sdram_bankmachine2_row_open);
assign sdram_bankmachine2_trascon_valid = ((sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_ready) & sdram_bankmachine2_row_open);
always @(*) begin
	sdram_bankmachine2_auto_precharge <= 1'd0;
	if ((sdram_bankmachine2_cmd_buffer_lookahead_source_valid & sdram_bankmachine2_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[21:9] != sdram_bankmachine2_cmd_buffer_source_payload_addr[21:9])) begin
			sdram_bankmachine2_auto_precharge <= (sdram_bankmachine2_row_close == 1'd0);
		end
	end
end
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din = {sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we};
assign {sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
assign sdram_bankmachine2_cmd_buffer_lookahead_sink_ready = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable;
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we = sdram_bankmachine2_cmd_buffer_lookahead_sink_valid;
assign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine2_cmd_buffer_lookahead_sink_first;
assign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine2_cmd_buffer_lookahead_sink_last;
assign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_we;
assign sdram_bankmachine2_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine2_cmd_buffer_lookahead_sink_payload_addr;
assign sdram_bankmachine2_cmd_buffer_lookahead_source_valid = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
assign sdram_bankmachine2_cmd_buffer_lookahead_source_first = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_first;
assign sdram_bankmachine2_cmd_buffer_lookahead_source_last = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_last;
assign sdram_bankmachine2_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_we;
assign sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine2_cmd_buffer_lookahead_fifo_out_payload_addr;
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re = sdram_bankmachine2_cmd_buffer_lookahead_source_ready;
always @(*) begin
	sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (sdram_bankmachine2_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine2_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine2_cmd_buffer_lookahead_produce;
	end
end
assign sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din;
assign sdram_bankmachine2_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & (sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable | sdram_bankmachine2_cmd_buffer_lookahead_replace));
assign sdram_bankmachine2_cmd_buffer_lookahead_do_read = (sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable & sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_re);
assign sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine2_cmd_buffer_lookahead_consume;
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout = sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r;
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable = (sdram_bankmachine2_cmd_buffer_lookahead_level != 4'd8);
assign sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable = (sdram_bankmachine2_cmd_buffer_lookahead_level != 1'd0);
assign sdram_bankmachine2_cmd_buffer_pipe_ce = (sdram_bankmachine2_cmd_buffer_source_ready | (~sdram_bankmachine2_cmd_buffer_valid_n));
assign sdram_bankmachine2_cmd_buffer_sink_ready = sdram_bankmachine2_cmd_buffer_pipe_ce;
assign sdram_bankmachine2_cmd_buffer_source_valid = sdram_bankmachine2_cmd_buffer_valid_n;
assign sdram_bankmachine2_cmd_buffer_busy = (1'd0 | sdram_bankmachine2_cmd_buffer_valid_n);
assign sdram_bankmachine2_cmd_buffer_source_first = sdram_bankmachine2_cmd_buffer_first_n;
assign sdram_bankmachine2_cmd_buffer_source_last = sdram_bankmachine2_cmd_buffer_last_n;
always @(*) begin
	sdram_bankmachine2_cmd_payload_cas <= 1'd0;
	sdram_bankmachine2_cmd_payload_ras <= 1'd0;
	sdram_bankmachine2_cmd_payload_we <= 1'd0;
	sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
	sdram_bankmachine2_row_open <= 1'd0;
	sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
	sdram_bankmachine2_row_close <= 1'd0;
	sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
	sdram_bankmachine2_req_wdata_ready <= 1'd0;
	sdram_bankmachine2_req_rdata_valid <= 1'd0;
	sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
	bankmachine2_next_state <= 3'd0;
	sdram_bankmachine2_refresh_gnt <= 1'd0;
	sdram_bankmachine2_cmd_valid <= 1'd0;
	bankmachine2_next_state <= bankmachine2_state;
	case (bankmachine2_state)
		1'd1: begin
			if ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin
				sdram_bankmachine2_cmd_valid <= 1'd1;
				if (sdram_bankmachine2_cmd_ready) begin
					bankmachine2_next_state <= 3'd5;
				end
				sdram_bankmachine2_cmd_payload_ras <= 1'd1;
				sdram_bankmachine2_cmd_payload_we <= 1'd1;
				sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			end
			sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd2: begin
			if ((sdram_bankmachine2_twtpcon_ready & sdram_bankmachine2_trascon_ready)) begin
				bankmachine2_next_state <= 3'd5;
			end
			sdram_bankmachine2_row_close <= 1'd1;
		end
		2'd3: begin
			if (sdram_bankmachine2_trccon_ready) begin
				sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
				sdram_bankmachine2_row_open <= 1'd1;
				sdram_bankmachine2_cmd_valid <= 1'd1;
				sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
				if (sdram_bankmachine2_cmd_ready) begin
					bankmachine2_next_state <= 3'd6;
				end
				sdram_bankmachine2_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (sdram_bankmachine2_twtpcon_ready) begin
				sdram_bankmachine2_refresh_gnt <= 1'd1;
			end
			sdram_bankmachine2_row_close <= 1'd1;
			sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
			if ((~sdram_bankmachine2_refresh_req)) begin
				bankmachine2_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine2_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine2_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine2_refresh_req) begin
				bankmachine2_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine2_cmd_buffer_source_valid) begin
					if (sdram_bankmachine2_row_opened) begin
						if (sdram_bankmachine2_row_hit) begin
							sdram_bankmachine2_cmd_valid <= 1'd1;
							if (sdram_bankmachine2_cmd_buffer_source_payload_we) begin
								sdram_bankmachine2_req_wdata_ready <= sdram_bankmachine2_cmd_ready;
								sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
								sdram_bankmachine2_cmd_payload_we <= 1'd1;
							end else begin
								sdram_bankmachine2_req_rdata_valid <= sdram_bankmachine2_cmd_ready;
								sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
							end
							sdram_bankmachine2_cmd_payload_cas <= 1'd1;
							if ((sdram_bankmachine2_cmd_ready & sdram_bankmachine2_auto_precharge)) begin
								bankmachine2_next_state <= 2'd2;
							end
						end else begin
							bankmachine2_next_state <= 1'd1;
						end
					end else begin
						bankmachine2_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign sdram_bankmachine3_cmd_buffer_lookahead_sink_valid = sdram_bankmachine3_req_valid;
assign sdram_bankmachine3_req_ready = sdram_bankmachine3_cmd_buffer_lookahead_sink_ready;
assign sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we = sdram_bankmachine3_req_we;
assign sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr = sdram_bankmachine3_req_addr;
assign sdram_bankmachine3_cmd_buffer_sink_valid = sdram_bankmachine3_cmd_buffer_lookahead_source_valid;
assign sdram_bankmachine3_cmd_buffer_lookahead_source_ready = sdram_bankmachine3_cmd_buffer_sink_ready;
assign sdram_bankmachine3_cmd_buffer_sink_first = sdram_bankmachine3_cmd_buffer_lookahead_source_first;
assign sdram_bankmachine3_cmd_buffer_sink_last = sdram_bankmachine3_cmd_buffer_lookahead_source_last;
assign sdram_bankmachine3_cmd_buffer_sink_payload_we = sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we;
assign sdram_bankmachine3_cmd_buffer_sink_payload_addr = sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr;
assign sdram_bankmachine3_cmd_buffer_source_ready = (sdram_bankmachine3_req_wdata_ready | sdram_bankmachine3_req_rdata_valid);
assign sdram_bankmachine3_req_lock = (sdram_bankmachine3_cmd_buffer_lookahead_source_valid | sdram_bankmachine3_cmd_buffer_source_valid);
assign sdram_bankmachine3_row_hit = (sdram_bankmachine3_row == sdram_bankmachine3_cmd_buffer_source_payload_addr[21:9]);
assign sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
	sdram_bankmachine3_cmd_payload_a <= 13'd0;
	if (sdram_bankmachine3_row_col_n_addr_sel) begin
		sdram_bankmachine3_cmd_payload_a <= sdram_bankmachine3_cmd_buffer_source_payload_addr[21:9];
	end else begin
		sdram_bankmachine3_cmd_payload_a <= ((sdram_bankmachine3_auto_precharge <<< 4'd10) | {sdram_bankmachine3_cmd_buffer_source_payload_addr[8:0], {0{1'd0}}});
	end
end
assign sdram_bankmachine3_twtpcon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_cmd_payload_is_write);
assign sdram_bankmachine3_trccon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_row_open);
assign sdram_bankmachine3_trascon_valid = ((sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_ready) & sdram_bankmachine3_row_open);
always @(*) begin
	sdram_bankmachine3_auto_precharge <= 1'd0;
	if ((sdram_bankmachine3_cmd_buffer_lookahead_source_valid & sdram_bankmachine3_cmd_buffer_source_valid)) begin
		if ((sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[21:9] != sdram_bankmachine3_cmd_buffer_source_payload_addr[21:9])) begin
			sdram_bankmachine3_auto_precharge <= (sdram_bankmachine3_row_close == 1'd0);
		end
	end
end
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din = {sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last, sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we};
assign {sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr, sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we} = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
assign sdram_bankmachine3_cmd_buffer_lookahead_sink_ready = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable;
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we = sdram_bankmachine3_cmd_buffer_lookahead_sink_valid;
assign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_first = sdram_bankmachine3_cmd_buffer_lookahead_sink_first;
assign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_last = sdram_bankmachine3_cmd_buffer_lookahead_sink_last;
assign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_we = sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_we;
assign sdram_bankmachine3_cmd_buffer_lookahead_fifo_in_payload_addr = sdram_bankmachine3_cmd_buffer_lookahead_sink_payload_addr;
assign sdram_bankmachine3_cmd_buffer_lookahead_source_valid = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
assign sdram_bankmachine3_cmd_buffer_lookahead_source_first = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_first;
assign sdram_bankmachine3_cmd_buffer_lookahead_source_last = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_last;
assign sdram_bankmachine3_cmd_buffer_lookahead_source_payload_we = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_we;
assign sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr = sdram_bankmachine3_cmd_buffer_lookahead_fifo_out_payload_addr;
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re = sdram_bankmachine3_cmd_buffer_lookahead_source_ready;
always @(*) begin
	sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= 3'd0;
	if (sdram_bankmachine3_cmd_buffer_lookahead_replace) begin
		sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= (sdram_bankmachine3_cmd_buffer_lookahead_produce - 1'd1);
	end else begin
		sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr <= sdram_bankmachine3_cmd_buffer_lookahead_produce;
	end
end
assign sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w = sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din;
assign sdram_bankmachine3_cmd_buffer_lookahead_wrport_we = (sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & (sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable | sdram_bankmachine3_cmd_buffer_lookahead_replace));
assign sdram_bankmachine3_cmd_buffer_lookahead_do_read = (sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable & sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_re);
assign sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr = sdram_bankmachine3_cmd_buffer_lookahead_consume;
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout = sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r;
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable = (sdram_bankmachine3_cmd_buffer_lookahead_level != 4'd8);
assign sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable = (sdram_bankmachine3_cmd_buffer_lookahead_level != 1'd0);
assign sdram_bankmachine3_cmd_buffer_pipe_ce = (sdram_bankmachine3_cmd_buffer_source_ready | (~sdram_bankmachine3_cmd_buffer_valid_n));
assign sdram_bankmachine3_cmd_buffer_sink_ready = sdram_bankmachine3_cmd_buffer_pipe_ce;
assign sdram_bankmachine3_cmd_buffer_source_valid = sdram_bankmachine3_cmd_buffer_valid_n;
assign sdram_bankmachine3_cmd_buffer_busy = (1'd0 | sdram_bankmachine3_cmd_buffer_valid_n);
assign sdram_bankmachine3_cmd_buffer_source_first = sdram_bankmachine3_cmd_buffer_first_n;
assign sdram_bankmachine3_cmd_buffer_source_last = sdram_bankmachine3_cmd_buffer_last_n;
always @(*) begin
	sdram_bankmachine3_row_close <= 1'd0;
	sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
	sdram_bankmachine3_req_wdata_ready <= 1'd0;
	sdram_bankmachine3_req_rdata_valid <= 1'd0;
	sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
	sdram_bankmachine3_refresh_gnt <= 1'd0;
	sdram_bankmachine3_cmd_valid <= 1'd0;
	bankmachine3_next_state <= 3'd0;
	sdram_bankmachine3_cmd_payload_cas <= 1'd0;
	sdram_bankmachine3_cmd_payload_ras <= 1'd0;
	sdram_bankmachine3_cmd_payload_we <= 1'd0;
	sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
	sdram_bankmachine3_row_open <= 1'd0;
	sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
	bankmachine3_next_state <= bankmachine3_state;
	case (bankmachine3_state)
		1'd1: begin
			if ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin
				sdram_bankmachine3_cmd_valid <= 1'd1;
				if (sdram_bankmachine3_cmd_ready) begin
					bankmachine3_next_state <= 3'd5;
				end
				sdram_bankmachine3_cmd_payload_ras <= 1'd1;
				sdram_bankmachine3_cmd_payload_we <= 1'd1;
				sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			end
			sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd2: begin
			if ((sdram_bankmachine3_twtpcon_ready & sdram_bankmachine3_trascon_ready)) begin
				bankmachine3_next_state <= 3'd5;
			end
			sdram_bankmachine3_row_close <= 1'd1;
		end
		2'd3: begin
			if (sdram_bankmachine3_trccon_ready) begin
				sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
				sdram_bankmachine3_row_open <= 1'd1;
				sdram_bankmachine3_cmd_valid <= 1'd1;
				sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
				if (sdram_bankmachine3_cmd_ready) begin
					bankmachine3_next_state <= 3'd6;
				end
				sdram_bankmachine3_cmd_payload_ras <= 1'd1;
			end
		end
		3'd4: begin
			if (sdram_bankmachine3_twtpcon_ready) begin
				sdram_bankmachine3_refresh_gnt <= 1'd1;
			end
			sdram_bankmachine3_row_close <= 1'd1;
			sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
			if ((~sdram_bankmachine3_refresh_req)) begin
				bankmachine3_next_state <= 1'd0;
			end
		end
		3'd5: begin
			bankmachine3_next_state <= 2'd3;
		end
		3'd6: begin
			bankmachine3_next_state <= 1'd0;
		end
		default: begin
			if (sdram_bankmachine3_refresh_req) begin
				bankmachine3_next_state <= 3'd4;
			end else begin
				if (sdram_bankmachine3_cmd_buffer_source_valid) begin
					if (sdram_bankmachine3_row_opened) begin
						if (sdram_bankmachine3_row_hit) begin
							sdram_bankmachine3_cmd_valid <= 1'd1;
							if (sdram_bankmachine3_cmd_buffer_source_payload_we) begin
								sdram_bankmachine3_req_wdata_ready <= sdram_bankmachine3_cmd_ready;
								sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
								sdram_bankmachine3_cmd_payload_we <= 1'd1;
							end else begin
								sdram_bankmachine3_req_rdata_valid <= sdram_bankmachine3_cmd_ready;
								sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
							end
							sdram_bankmachine3_cmd_payload_cas <= 1'd1;
							if ((sdram_bankmachine3_cmd_ready & sdram_bankmachine3_auto_precharge)) begin
								bankmachine3_next_state <= 2'd2;
							end
						end else begin
							bankmachine3_next_state <= 1'd1;
						end
					end else begin
						bankmachine3_next_state <= 2'd3;
					end
				end
			end
		end
	endcase
end
assign sdram_choose_req_want_cmds = 1'd1;
assign sdram_trrdcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & ((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we)));
assign sdram_tfawcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & ((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we)));
assign sdram_ras_allowed = (sdram_trrdcon_ready & sdram_tfawcon_ready);
assign sdram_tccdcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_cmd_payload_is_write | sdram_choose_req_cmd_payload_is_read));
assign sdram_cas_allowed = sdram_tccdcon_ready;
assign sdram_twtrcon_valid = ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);
assign sdram_read_available = ((((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_payload_is_read) | (sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_payload_is_read)) | (sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_payload_is_read)) | (sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_payload_is_read));
assign sdram_write_available = ((((sdram_bankmachine0_cmd_valid & sdram_bankmachine0_cmd_payload_is_write) | (sdram_bankmachine1_cmd_valid & sdram_bankmachine1_cmd_payload_is_write)) | (sdram_bankmachine2_cmd_valid & sdram_bankmachine2_cmd_payload_is_write)) | (sdram_bankmachine3_cmd_valid & sdram_bankmachine3_cmd_payload_is_write));
assign sdram_max_time0 = (sdram_time0 == 1'd0);
assign sdram_max_time1 = (sdram_time1 == 1'd0);
assign sdram_bankmachine0_refresh_req = sdram_cmd_valid;
assign sdram_bankmachine1_refresh_req = sdram_cmd_valid;
assign sdram_bankmachine2_refresh_req = sdram_cmd_valid;
assign sdram_bankmachine3_refresh_req = sdram_cmd_valid;
assign sdram_go_to_refresh = (((sdram_bankmachine0_refresh_gnt & sdram_bankmachine1_refresh_gnt) & sdram_bankmachine2_refresh_gnt) & sdram_bankmachine3_refresh_gnt);
assign sdram_interface_rdata = {sdram_dfi_p0_rddata};
assign {sdram_dfi_p0_wrdata} = sdram_interface_wdata;
assign {sdram_dfi_p0_wrdata_mask} = (~sdram_interface_wdata_we);
always @(*) begin
	sdram_choose_cmd_valids <= 4'd0;
	sdram_choose_cmd_valids[0] <= (sdram_bankmachine0_cmd_valid & (((sdram_bankmachine0_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine0_cmd_payload_ras & (~sdram_bankmachine0_cmd_payload_cas)) & (~sdram_bankmachine0_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine0_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine0_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
	sdram_choose_cmd_valids[1] <= (sdram_bankmachine1_cmd_valid & (((sdram_bankmachine1_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine1_cmd_payload_ras & (~sdram_bankmachine1_cmd_payload_cas)) & (~sdram_bankmachine1_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine1_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine1_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
	sdram_choose_cmd_valids[2] <= (sdram_bankmachine2_cmd_valid & (((sdram_bankmachine2_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine2_cmd_payload_ras & (~sdram_bankmachine2_cmd_payload_cas)) & (~sdram_bankmachine2_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine2_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine2_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
	sdram_choose_cmd_valids[3] <= (sdram_bankmachine3_cmd_valid & (((sdram_bankmachine3_cmd_payload_is_cmd & sdram_choose_cmd_want_cmds) & ((~((sdram_bankmachine3_cmd_payload_ras & (~sdram_bankmachine3_cmd_payload_cas)) & (~sdram_bankmachine3_cmd_payload_we))) | sdram_choose_cmd_want_activates)) | ((sdram_bankmachine3_cmd_payload_is_read == sdram_choose_cmd_want_reads) & (sdram_bankmachine3_cmd_payload_is_write == sdram_choose_cmd_want_writes))));
end
assign sdram_choose_cmd_request = sdram_choose_cmd_valids;
assign sdram_choose_cmd_cmd_valid = rhs_array_muxed0;
assign sdram_choose_cmd_cmd_payload_a = rhs_array_muxed1;
assign sdram_choose_cmd_cmd_payload_ba = rhs_array_muxed2;
assign sdram_choose_cmd_cmd_payload_is_read = rhs_array_muxed3;
assign sdram_choose_cmd_cmd_payload_is_write = rhs_array_muxed4;
assign sdram_choose_cmd_cmd_payload_is_cmd = rhs_array_muxed5;
always @(*) begin
	sdram_choose_cmd_cmd_payload_cas <= 1'd0;
	if (sdram_choose_cmd_cmd_valid) begin
		sdram_choose_cmd_cmd_payload_cas <= t_array_muxed0;
	end
end
always @(*) begin
	sdram_choose_cmd_cmd_payload_ras <= 1'd0;
	if (sdram_choose_cmd_cmd_valid) begin
		sdram_choose_cmd_cmd_payload_ras <= t_array_muxed1;
	end
end
always @(*) begin
	sdram_choose_cmd_cmd_payload_we <= 1'd0;
	if (sdram_choose_cmd_cmd_valid) begin
		sdram_choose_cmd_cmd_payload_we <= t_array_muxed2;
	end
end
assign sdram_choose_cmd_ce = (sdram_choose_cmd_cmd_ready | (~sdram_choose_cmd_cmd_valid));
always @(*) begin
	sdram_choose_req_valids <= 4'd0;
	sdram_choose_req_valids[0] <= (sdram_bankmachine0_cmd_valid & (((sdram_bankmachine0_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine0_cmd_payload_ras & (~sdram_bankmachine0_cmd_payload_cas)) & (~sdram_bankmachine0_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine0_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine0_cmd_payload_is_write == sdram_choose_req_want_writes))));
	sdram_choose_req_valids[1] <= (sdram_bankmachine1_cmd_valid & (((sdram_bankmachine1_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine1_cmd_payload_ras & (~sdram_bankmachine1_cmd_payload_cas)) & (~sdram_bankmachine1_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine1_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine1_cmd_payload_is_write == sdram_choose_req_want_writes))));
	sdram_choose_req_valids[2] <= (sdram_bankmachine2_cmd_valid & (((sdram_bankmachine2_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine2_cmd_payload_ras & (~sdram_bankmachine2_cmd_payload_cas)) & (~sdram_bankmachine2_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine2_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine2_cmd_payload_is_write == sdram_choose_req_want_writes))));
	sdram_choose_req_valids[3] <= (sdram_bankmachine3_cmd_valid & (((sdram_bankmachine3_cmd_payload_is_cmd & sdram_choose_req_want_cmds) & ((~((sdram_bankmachine3_cmd_payload_ras & (~sdram_bankmachine3_cmd_payload_cas)) & (~sdram_bankmachine3_cmd_payload_we))) | sdram_choose_req_want_activates)) | ((sdram_bankmachine3_cmd_payload_is_read == sdram_choose_req_want_reads) & (sdram_bankmachine3_cmd_payload_is_write == sdram_choose_req_want_writes))));
end
assign sdram_choose_req_request = sdram_choose_req_valids;
assign sdram_choose_req_cmd_valid = rhs_array_muxed6;
assign sdram_choose_req_cmd_payload_a = rhs_array_muxed7;
assign sdram_choose_req_cmd_payload_ba = rhs_array_muxed8;
assign sdram_choose_req_cmd_payload_is_read = rhs_array_muxed9;
assign sdram_choose_req_cmd_payload_is_write = rhs_array_muxed10;
assign sdram_choose_req_cmd_payload_is_cmd = rhs_array_muxed11;
always @(*) begin
	sdram_choose_req_cmd_payload_cas <= 1'd0;
	if (sdram_choose_req_cmd_valid) begin
		sdram_choose_req_cmd_payload_cas <= t_array_muxed3;
	end
end
always @(*) begin
	sdram_choose_req_cmd_payload_ras <= 1'd0;
	if (sdram_choose_req_cmd_valid) begin
		sdram_choose_req_cmd_payload_ras <= t_array_muxed4;
	end
end
always @(*) begin
	sdram_choose_req_cmd_payload_we <= 1'd0;
	if (sdram_choose_req_cmd_valid) begin
		sdram_choose_req_cmd_payload_we <= t_array_muxed5;
	end
end
always @(*) begin
	sdram_bankmachine0_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 1'd0))) begin
		sdram_bankmachine0_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 1'd0))) begin
		sdram_bankmachine0_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	sdram_bankmachine1_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 1'd1))) begin
		sdram_bankmachine1_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 1'd1))) begin
		sdram_bankmachine1_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	sdram_bankmachine2_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 2'd2))) begin
		sdram_bankmachine2_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 2'd2))) begin
		sdram_bankmachine2_cmd_ready <= 1'd1;
	end
end
always @(*) begin
	sdram_bankmachine3_cmd_ready <= 1'd0;
	if (((sdram_choose_cmd_cmd_valid & sdram_choose_cmd_cmd_ready) & (sdram_choose_cmd_grant == 2'd3))) begin
		sdram_bankmachine3_cmd_ready <= 1'd1;
	end
	if (((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & (sdram_choose_req_grant == 2'd3))) begin
		sdram_bankmachine3_cmd_ready <= 1'd1;
	end
end
assign sdram_choose_req_ce = (sdram_choose_req_cmd_ready | (~sdram_choose_req_cmd_valid));
assign sdram_dfi_p0_reset_n = 1'd1;
assign sdram_dfi_p0_cke = {1{sdram_steerer0}};
assign sdram_dfi_p0_odt = {1{sdram_steerer1}};
always @(*) begin
	sdram_en0 <= 1'd0;
	multiplexer_next_state <= 3'd0;
	sdram_en1 <= 1'd0;
	sdram_cmd_ready <= 1'd0;
	sdram_choose_req_want_reads <= 1'd0;
	sdram_steerer_sel <= 2'd0;
	sdram_choose_req_want_writes <= 1'd0;
	sdram_choose_req_want_activates <= 1'd0;
	sdram_choose_req_cmd_ready <= 1'd0;
	sdram_choose_req_want_activates <= sdram_ras_allowed;
	multiplexer_next_state <= multiplexer_state;
	case (multiplexer_state)
		1'd1: begin
			sdram_en1 <= 1'd1;
			sdram_choose_req_want_writes <= 1'd1;
			if (1'd1) begin
				sdram_choose_req_cmd_ready <= (sdram_cas_allowed & ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed));
			end else begin
				sdram_choose_req_want_activates <= sdram_ras_allowed;
				sdram_choose_req_cmd_ready <= ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed);
				sdram_choose_req_cmd_ready <= sdram_cas_allowed;
			end
			sdram_steerer_sel <= 2'd2;
			if (sdram_read_available) begin
				if (((~sdram_write_available) | sdram_max_time1)) begin
					multiplexer_next_state <= 2'd3;
				end
			end
			if (sdram_go_to_refresh) begin
				multiplexer_next_state <= 2'd2;
			end
		end
		2'd2: begin
			sdram_steerer_sel <= 2'd3;
			sdram_cmd_ready <= 1'd1;
			if (sdram_cmd_last) begin
				multiplexer_next_state <= 1'd0;
			end
		end
		2'd3: begin
			if (sdram_twtrcon_ready) begin
				multiplexer_next_state <= 1'd0;
			end
		end
		3'd4: begin
			multiplexer_next_state <= 3'd5;
		end
		3'd5: begin
			multiplexer_next_state <= 3'd6;
		end
		3'd6: begin
			multiplexer_next_state <= 1'd1;
		end
		default: begin
			sdram_en0 <= 1'd1;
			sdram_choose_req_want_reads <= 1'd1;
			if (1'd1) begin
				sdram_choose_req_cmd_ready <= (sdram_cas_allowed & ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed));
			end else begin
				sdram_choose_req_want_activates <= sdram_ras_allowed;
				sdram_choose_req_cmd_ready <= ((~((sdram_choose_req_cmd_payload_ras & (~sdram_choose_req_cmd_payload_cas)) & (~sdram_choose_req_cmd_payload_we))) | sdram_ras_allowed);
				sdram_choose_req_cmd_ready <= sdram_cas_allowed;
			end
			sdram_steerer_sel <= 2'd2;
			if (sdram_write_available) begin
				if (((~sdram_read_available) | sdram_max_time0)) begin
					multiplexer_next_state <= 3'd4;
				end
			end
			if (sdram_go_to_refresh) begin
				multiplexer_next_state <= 2'd2;
			end
		end
	endcase
end
assign roundrobin0_request = {(((port_cmd_payload_addr[10:9] == 1'd0) & (~(((locked0 | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & port_cmd_valid)};
assign roundrobin0_ce = ((~sdram_interface_bank0_valid) & (~sdram_interface_bank0_lock));
assign sdram_interface_bank0_addr = rhs_array_muxed12;
assign sdram_interface_bank0_we = rhs_array_muxed13;
assign sdram_interface_bank0_valid = rhs_array_muxed14;
assign roundrobin1_request = {(((port_cmd_payload_addr[10:9] == 1'd1) & (~(((locked1 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & port_cmd_valid)};
assign roundrobin1_ce = ((~sdram_interface_bank1_valid) & (~sdram_interface_bank1_lock));
assign sdram_interface_bank1_addr = rhs_array_muxed15;
assign sdram_interface_bank1_we = rhs_array_muxed16;
assign sdram_interface_bank1_valid = rhs_array_muxed17;
assign roundrobin2_request = {(((port_cmd_payload_addr[10:9] == 2'd2) & (~(((locked2 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & port_cmd_valid)};
assign roundrobin2_ce = ((~sdram_interface_bank2_valid) & (~sdram_interface_bank2_lock));
assign sdram_interface_bank2_addr = rhs_array_muxed18;
assign sdram_interface_bank2_we = rhs_array_muxed19;
assign sdram_interface_bank2_valid = rhs_array_muxed20;
assign roundrobin3_request = {(((port_cmd_payload_addr[10:9] == 2'd3) & (~(((locked3 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))))) & port_cmd_valid)};
assign roundrobin3_ce = ((~sdram_interface_bank3_valid) & (~sdram_interface_bank3_lock));
assign sdram_interface_bank3_addr = rhs_array_muxed21;
assign sdram_interface_bank3_we = rhs_array_muxed22;
assign sdram_interface_bank3_valid = rhs_array_muxed23;
assign port_cmd_ready = ((((1'd0 | (((roundrobin0_grant == 1'd0) & ((port_cmd_payload_addr[10:9] == 1'd0) & (~(((locked0 | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0)))))) & sdram_interface_bank0_ready)) | (((roundrobin1_grant == 1'd0) & ((port_cmd_payload_addr[10:9] == 1'd1) & (~(((locked1 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0)))))) & sdram_interface_bank1_ready)) | (((roundrobin2_grant == 1'd0) & ((port_cmd_payload_addr[10:9] == 2'd2) & (~(((locked2 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0)))))) & sdram_interface_bank2_ready)) | (((roundrobin3_grant == 1'd0) & ((port_cmd_payload_addr[10:9] == 2'd3) & (~(((locked3 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0)))))) & sdram_interface_bank3_ready));
assign port_wdata_ready = new_master_wdata_ready;
assign port_rdata_valid = new_master_rdata_valid4;
always @(*) begin
	sdram_interface_wdata_we <= 2'd0;
	sdram_interface_wdata <= 16'd0;
	case ({new_master_wdata_ready})
		1'd1: begin
			sdram_interface_wdata <= port_wdata_payload_data;
			sdram_interface_wdata_we <= port_wdata_payload_we;
		end
		default: begin
			sdram_interface_wdata <= 1'd0;
			sdram_interface_wdata_we <= 1'd0;
		end
	endcase
end
assign port_rdata_payload_data = sdram_interface_rdata;
assign roundrobin0_grant = 1'd0;
assign roundrobin1_grant = 1'd0;
assign roundrobin2_grant = 1'd0;
assign roundrobin3_grant = 1'd0;
assign cache_data_port_adr = interface0_wb_sdram_adr[10:0];
always @(*) begin
	cache_data_port_we <= 4'd0;
	cache_data_port_dat_w <= 32'd0;
	if (cache_write_from_slave) begin
		cache_data_port_dat_w <= {({16{(cache == 1'd1)}} & dat_r), ({16{(cache == 1'd0)}} & dat_r)};
		cache_data_port_we <= {({2{(cache == 1'd1)}} & {2{1'd1}}), ({2{(cache == 1'd0)}} & {2{1'd1}})};
	end else begin
		cache_data_port_dat_w <= {1{interface0_wb_sdram_dat_w}};
		if ((((interface0_wb_sdram_cyc & interface0_wb_sdram_stb) & interface0_wb_sdram_we) & interface0_wb_sdram_ack)) begin
			cache_data_port_we <= interface0_wb_sdram_sel;
		end
	end
end
always @(*) begin
	dat_w <= 16'd0;
	case (cache)
		1'd0: begin
			dat_w <= cache_data_port_dat_r[15:0];
		end
		default: begin
			dat_w <= cache_data_port_dat_r[31:16];
		end
	endcase
end
assign sel = 2'd3;
assign interface0_wb_sdram_dat_r = cache_data_port_dat_r;
assign {cache_tag_do_dirty, cache_tag_do_tag} = cache_tag_port_dat_r;
assign cache_tag_port_dat_w = {cache_tag_di_dirty, cache_tag_di_tag};
assign cache_tag_port_adr = interface0_wb_sdram_adr[10:0];
assign cache_tag_di_tag = interface0_wb_sdram_adr[29:11];
assign adr = {cache_tag_do_tag, interface0_wb_sdram_adr[10:0], cache};
always @(*) begin
	cache_word_clr <= 1'd0;
	cache_word_inc <= 1'd0;
	interface0_wb_sdram_ack <= 1'd0;
	cache_write_from_slave <= 1'd0;
	cyc <= 1'd0;
	cache_tag_port_we <= 1'd0;
	stb <= 1'd0;
	we <= 1'd0;
	cache_next_state <= 3'd0;
	cache_tag_di_dirty <= 1'd0;
	cache_next_state <= cache_state;
	case (cache_state)
		1'd1: begin
			cache_word_clr <= 1'd1;
			if ((cache_tag_do_tag == interface0_wb_sdram_adr[29:11])) begin
				interface0_wb_sdram_ack <= 1'd1;
				if (interface0_wb_sdram_we) begin
					cache_tag_di_dirty <= 1'd1;
					cache_tag_port_we <= 1'd1;
				end
				cache_next_state <= 1'd0;
			end else begin
				if (cache_tag_do_dirty) begin
					cache_next_state <= 2'd2;
				end else begin
					cache_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			stb <= 1'd1;
			cyc <= 1'd1;
			we <= 1'd1;
			if (ack) begin
				cache_word_inc <= 1'd1;
				if ((cache == 1'd1)) begin
					cache_next_state <= 2'd3;
				end
			end
		end
		2'd3: begin
			cache_tag_port_we <= 1'd1;
			cache_word_clr <= 1'd1;
			cache_next_state <= 3'd4;
		end
		3'd4: begin
			stb <= 1'd1;
			cyc <= 1'd1;
			we <= 1'd0;
			if (ack) begin
				cache_write_from_slave <= 1'd1;
				cache_word_inc <= 1'd1;
				if ((cache == 1'd1)) begin
					cache_next_state <= 1'd1;
				end else begin
					cache_next_state <= 3'd4;
				end
			end
		end
		default: begin
			if ((interface0_wb_sdram_cyc & interface0_wb_sdram_stb)) begin
				cache_next_state <= 1'd1;
			end
		end
	endcase
end
always @(*) begin
	port_rdata_ready <= 1'd0;
	port_cmd_valid <= 1'd0;
	port_cmd_payload_we <= 1'd0;
	dat_r <= 16'd0;
	port_cmd_payload_addr <= 24'd0;
	port_wdata_valid <= 1'd0;
	litedramwishbone2native_next_state <= 2'd0;
	ack <= 1'd0;
	port_wdata_payload_data <= 16'd0;
	port_wdata_payload_we <= 2'd0;
	litedramwishbone2native_next_state <= litedramwishbone2native_state;
	case (litedramwishbone2native_state)
		1'd1: begin
			port_cmd_valid <= 1'd1;
			port_cmd_payload_addr <= adr;
			port_cmd_payload_we <= we;
			if (port_cmd_ready) begin
				if (we) begin
					litedramwishbone2native_next_state <= 2'd2;
				end else begin
					litedramwishbone2native_next_state <= 2'd3;
				end
			end
		end
		2'd2: begin
			port_wdata_valid <= 1'd1;
			port_wdata_payload_we <= sel;
			port_wdata_payload_data <= dat_w;
			if (port_wdata_ready) begin
				ack <= 1'd1;
				litedramwishbone2native_next_state <= 1'd0;
			end
		end
		2'd3: begin
			port_rdata_ready <= 1'd1;
			if (port_rdata_valid) begin
				dat_r <= port_rdata_payload_data;
				ack <= 1'd1;
				litedramwishbone2native_next_state <= 1'd0;
			end
		end
		default: begin
			if ((cyc & stb)) begin
				litedramwishbone2native_next_state <= 1'd1;
			end
		end
	endcase
end
assign interface0_wb_sdram_adr = rhs_array_muxed24;
assign interface0_wb_sdram_dat_w = rhs_array_muxed25;
assign interface0_wb_sdram_sel = rhs_array_muxed26;
assign interface0_wb_sdram_cyc = rhs_array_muxed27;
assign interface0_wb_sdram_stb = rhs_array_muxed28;
assign interface0_wb_sdram_we = rhs_array_muxed29;
assign interface0_wb_sdram_cti = rhs_array_muxed30;
assign interface0_wb_sdram_bte = rhs_array_muxed31;
assign interface1_wb_sdram_dat_r = interface0_wb_sdram_dat_r;
assign interface1_wb_sdram_ack = (interface0_wb_sdram_ack & (wb_sdram_con_grant == 1'd0));
assign interface1_wb_sdram_err = (interface0_wb_sdram_err & (wb_sdram_con_grant == 1'd0));
assign wb_sdram_con_request = {interface1_wb_sdram_cyc};
assign wb_sdram_con_grant = 1'd0;
assign basesoc_shared_adr = rhs_array_muxed32;
assign basesoc_shared_dat_w = rhs_array_muxed33;
assign basesoc_shared_sel = rhs_array_muxed34;
assign basesoc_shared_cyc = rhs_array_muxed35;
assign basesoc_shared_stb = rhs_array_muxed36;
assign basesoc_shared_we = rhs_array_muxed37;
assign basesoc_shared_cti = rhs_array_muxed38;
assign basesoc_shared_bte = rhs_array_muxed39;
assign rocketrv64_ibus_dat_r = basesoc_shared_dat_r;
assign rocketrv64_dbus_dat_r = basesoc_shared_dat_r;
assign rocketrv64_ibus_ack = (basesoc_shared_ack & (basesoc_grant == 1'd0));
assign rocketrv64_dbus_ack = (basesoc_shared_ack & (basesoc_grant == 1'd1));
assign rocketrv64_ibus_err = (basesoc_shared_err & (basesoc_grant == 1'd0));
assign rocketrv64_dbus_err = (basesoc_shared_err & (basesoc_grant == 1'd1));
assign basesoc_request = {rocketrv64_dbus_cyc, rocketrv64_ibus_cyc};
always @(*) begin
	basesoc_slave_sel <= 4'd0;
	basesoc_slave_sel[0] <= (basesoc_shared_adr[28:26] == 1'd1);
	basesoc_slave_sel[1] <= (basesoc_shared_adr[28:26] == 2'd2);
	basesoc_slave_sel[2] <= (basesoc_shared_adr[28:26] == 3'd6);
	basesoc_slave_sel[3] <= (basesoc_shared_adr[28:26] == 3'd4);
end
assign rom_bus_adr = basesoc_shared_adr;
assign rom_bus_dat_w = basesoc_shared_dat_w;
assign rom_bus_sel = basesoc_shared_sel;
assign rom_bus_stb = basesoc_shared_stb;
assign rom_bus_we = basesoc_shared_we;
assign rom_bus_cti = basesoc_shared_cti;
assign rom_bus_bte = basesoc_shared_bte;
assign sram_bus_adr = basesoc_shared_adr;
assign sram_bus_dat_w = basesoc_shared_dat_w;
assign sram_bus_sel = basesoc_shared_sel;
assign sram_bus_stb = basesoc_shared_stb;
assign sram_bus_we = basesoc_shared_we;
assign sram_bus_cti = basesoc_shared_cti;
assign sram_bus_bte = basesoc_shared_bte;
assign bus_wishbone_adr = basesoc_shared_adr;
assign bus_wishbone_dat_w = basesoc_shared_dat_w;
assign bus_wishbone_sel = basesoc_shared_sel;
assign bus_wishbone_stb = basesoc_shared_stb;
assign bus_wishbone_we = basesoc_shared_we;
assign bus_wishbone_cti = basesoc_shared_cti;
assign bus_wishbone_bte = basesoc_shared_bte;
assign interface1_wb_sdram_adr = basesoc_shared_adr;
assign interface1_wb_sdram_dat_w = basesoc_shared_dat_w;
assign interface1_wb_sdram_sel = basesoc_shared_sel;
assign interface1_wb_sdram_stb = basesoc_shared_stb;
assign interface1_wb_sdram_we = basesoc_shared_we;
assign interface1_wb_sdram_cti = basesoc_shared_cti;
assign interface1_wb_sdram_bte = basesoc_shared_bte;
assign rom_bus_cyc = (basesoc_shared_cyc & basesoc_slave_sel[0]);
assign sram_bus_cyc = (basesoc_shared_cyc & basesoc_slave_sel[1]);
assign bus_wishbone_cyc = (basesoc_shared_cyc & basesoc_slave_sel[2]);
assign interface1_wb_sdram_cyc = (basesoc_shared_cyc & basesoc_slave_sel[3]);
assign basesoc_shared_err = (((rom_bus_err | sram_bus_err) | bus_wishbone_err) | interface1_wb_sdram_err);
assign basesoc_wait = ((basesoc_shared_stb & basesoc_shared_cyc) & (~basesoc_shared_ack));
always @(*) begin
	basesoc_error <= 1'd0;
	basesoc_shared_dat_r <= 32'd0;
	basesoc_shared_ack <= 1'd0;
	basesoc_shared_ack <= (((rom_bus_ack | sram_bus_ack) | bus_wishbone_ack) | interface1_wb_sdram_ack);
	basesoc_shared_dat_r <= (((({32{basesoc_slave_sel_r[0]}} & rom_bus_dat_r) | ({32{basesoc_slave_sel_r[1]}} & sram_bus_dat_r)) | ({32{basesoc_slave_sel_r[2]}} & bus_wishbone_dat_r)) | ({32{basesoc_slave_sel_r[3]}} & interface1_wb_sdram_dat_r));
	if (basesoc_done) begin
		basesoc_shared_dat_r <= 32'd4294967295;
		basesoc_shared_ack <= 1'd1;
		basesoc_error <= 1'd1;
	end
end
assign basesoc_done = (basesoc_count == 1'd0);
assign basesoc_csrbank0_sel = (basesoc_interface0_bank_bus_adr[13:9] == 1'd0);
assign ctrl_reset_reset_r = basesoc_interface0_bank_bus_dat_w[0];
assign ctrl_reset_reset_re = ((basesoc_csrbank0_sel & basesoc_interface0_bank_bus_we) & (basesoc_interface0_bank_bus_adr[3:0] == 1'd0));
assign basesoc_csrbank0_scratch3_r = basesoc_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbank0_scratch3_re = ((basesoc_csrbank0_sel & basesoc_interface0_bank_bus_we) & (basesoc_interface0_bank_bus_adr[3:0] == 1'd1));
assign basesoc_csrbank0_scratch2_r = basesoc_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbank0_scratch2_re = ((basesoc_csrbank0_sel & basesoc_interface0_bank_bus_we) & (basesoc_interface0_bank_bus_adr[3:0] == 2'd2));
assign basesoc_csrbank0_scratch1_r = basesoc_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbank0_scratch1_re = ((basesoc_csrbank0_sel & basesoc_interface0_bank_bus_we) & (basesoc_interface0_bank_bus_adr[3:0] == 2'd3));
assign basesoc_csrbank0_scratch0_r = basesoc_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbank0_scratch0_re = ((basesoc_csrbank0_sel & basesoc_interface0_bank_bus_we) & (basesoc_interface0_bank_bus_adr[3:0] == 3'd4));
assign basesoc_csrbank0_bus_errors3_r = basesoc_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbank0_bus_errors3_re = ((basesoc_csrbank0_sel & basesoc_interface0_bank_bus_we) & (basesoc_interface0_bank_bus_adr[3:0] == 3'd5));
assign basesoc_csrbank0_bus_errors2_r = basesoc_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbank0_bus_errors2_re = ((basesoc_csrbank0_sel & basesoc_interface0_bank_bus_we) & (basesoc_interface0_bank_bus_adr[3:0] == 3'd6));
assign basesoc_csrbank0_bus_errors1_r = basesoc_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbank0_bus_errors1_re = ((basesoc_csrbank0_sel & basesoc_interface0_bank_bus_we) & (basesoc_interface0_bank_bus_adr[3:0] == 3'd7));
assign basesoc_csrbank0_bus_errors0_r = basesoc_interface0_bank_bus_dat_w[7:0];
assign basesoc_csrbank0_bus_errors0_re = ((basesoc_csrbank0_sel & basesoc_interface0_bank_bus_we) & (basesoc_interface0_bank_bus_adr[3:0] == 4'd8));
assign ctrl_storage = ctrl_storage_full[31:0];
assign basesoc_csrbank0_scratch3_w = ctrl_storage_full[31:24];
assign basesoc_csrbank0_scratch2_w = ctrl_storage_full[23:16];
assign basesoc_csrbank0_scratch1_w = ctrl_storage_full[15:8];
assign basesoc_csrbank0_scratch0_w = ctrl_storage_full[7:0];
assign basesoc_csrbank0_bus_errors3_w = ctrl_bus_errors_status[31:24];
assign basesoc_csrbank0_bus_errors2_w = ctrl_bus_errors_status[23:16];
assign basesoc_csrbank0_bus_errors1_w = ctrl_bus_errors_status[15:8];
assign basesoc_csrbank0_bus_errors0_w = ctrl_bus_errors_status[7:0];
assign basesoc_csrbank1_sel = (basesoc_interface1_bank_bus_adr[13:9] == 4'd8);
assign basesoc_csrbank1_dfii_control0_r = basesoc_interface1_bank_bus_dat_w[3:0];
assign basesoc_csrbank1_dfii_control0_re = ((basesoc_csrbank1_sel & basesoc_interface1_bank_bus_we) & (basesoc_interface1_bank_bus_adr[3:0] == 1'd0));
assign basesoc_csrbank1_dfii_pi0_command0_r = basesoc_interface1_bank_bus_dat_w[5:0];
assign basesoc_csrbank1_dfii_pi0_command0_re = ((basesoc_csrbank1_sel & basesoc_interface1_bank_bus_we) & (basesoc_interface1_bank_bus_adr[3:0] == 1'd1));
assign sdram_command_issue_r = basesoc_interface1_bank_bus_dat_w[0];
assign sdram_command_issue_re = ((basesoc_csrbank1_sel & basesoc_interface1_bank_bus_we) & (basesoc_interface1_bank_bus_adr[3:0] == 2'd2));
assign basesoc_csrbank1_dfii_pi0_address1_r = basesoc_interface1_bank_bus_dat_w[4:0];
assign basesoc_csrbank1_dfii_pi0_address1_re = ((basesoc_csrbank1_sel & basesoc_interface1_bank_bus_we) & (basesoc_interface1_bank_bus_adr[3:0] == 2'd3));
assign basesoc_csrbank1_dfii_pi0_address0_r = basesoc_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbank1_dfii_pi0_address0_re = ((basesoc_csrbank1_sel & basesoc_interface1_bank_bus_we) & (basesoc_interface1_bank_bus_adr[3:0] == 3'd4));
assign basesoc_csrbank1_dfii_pi0_baddress0_r = basesoc_interface1_bank_bus_dat_w[1:0];
assign basesoc_csrbank1_dfii_pi0_baddress0_re = ((basesoc_csrbank1_sel & basesoc_interface1_bank_bus_we) & (basesoc_interface1_bank_bus_adr[3:0] == 3'd5));
assign basesoc_csrbank1_dfii_pi0_wrdata1_r = basesoc_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbank1_dfii_pi0_wrdata1_re = ((basesoc_csrbank1_sel & basesoc_interface1_bank_bus_we) & (basesoc_interface1_bank_bus_adr[3:0] == 3'd6));
assign basesoc_csrbank1_dfii_pi0_wrdata0_r = basesoc_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbank1_dfii_pi0_wrdata0_re = ((basesoc_csrbank1_sel & basesoc_interface1_bank_bus_we) & (basesoc_interface1_bank_bus_adr[3:0] == 3'd7));
assign basesoc_csrbank1_dfii_pi0_rddata1_r = basesoc_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbank1_dfii_pi0_rddata1_re = ((basesoc_csrbank1_sel & basesoc_interface1_bank_bus_we) & (basesoc_interface1_bank_bus_adr[3:0] == 4'd8));
assign basesoc_csrbank1_dfii_pi0_rddata0_r = basesoc_interface1_bank_bus_dat_w[7:0];
assign basesoc_csrbank1_dfii_pi0_rddata0_re = ((basesoc_csrbank1_sel & basesoc_interface1_bank_bus_we) & (basesoc_interface1_bank_bus_adr[3:0] == 4'd9));
assign sdram_storage = sdram_storage_full[3:0];
assign basesoc_csrbank1_dfii_control0_w = sdram_storage_full[3:0];
assign sdram_command_storage = sdram_command_storage_full[5:0];
assign basesoc_csrbank1_dfii_pi0_command0_w = sdram_command_storage_full[5:0];
assign sdram_address_storage = sdram_address_storage_full[12:0];
assign basesoc_csrbank1_dfii_pi0_address1_w = sdram_address_storage_full[12:8];
assign basesoc_csrbank1_dfii_pi0_address0_w = sdram_address_storage_full[7:0];
assign sdram_baddress_storage = sdram_baddress_storage_full[1:0];
assign basesoc_csrbank1_dfii_pi0_baddress0_w = sdram_baddress_storage_full[1:0];
assign sdram_wrdata_storage = sdram_wrdata_storage_full[15:0];
assign basesoc_csrbank1_dfii_pi0_wrdata1_w = sdram_wrdata_storage_full[15:8];
assign basesoc_csrbank1_dfii_pi0_wrdata0_w = sdram_wrdata_storage_full[7:0];
assign basesoc_csrbank1_dfii_pi0_rddata1_w = sdram_status[15:8];
assign basesoc_csrbank1_dfii_pi0_rddata0_w = sdram_status[7:0];
assign basesoc_csrbank2_sel = (basesoc_interface2_bank_bus_adr[13:9] == 3'd4);
assign basesoc_csrbank2_load3_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_load3_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 1'd0));
assign basesoc_csrbank2_load2_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_load2_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 1'd1));
assign basesoc_csrbank2_load1_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_load1_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 2'd2));
assign basesoc_csrbank2_load0_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_load0_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 2'd3));
assign basesoc_csrbank2_reload3_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_reload3_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 3'd4));
assign basesoc_csrbank2_reload2_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_reload2_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 3'd5));
assign basesoc_csrbank2_reload1_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_reload1_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 3'd6));
assign basesoc_csrbank2_reload0_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_reload0_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 3'd7));
assign basesoc_csrbank2_en0_r = basesoc_interface2_bank_bus_dat_w[0];
assign basesoc_csrbank2_en0_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 4'd8));
assign timer0_update_value_r = basesoc_interface2_bank_bus_dat_w[0];
assign timer0_update_value_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 4'd9));
assign basesoc_csrbank2_value3_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_value3_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 4'd10));
assign basesoc_csrbank2_value2_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_value2_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 4'd11));
assign basesoc_csrbank2_value1_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_value1_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 4'd12));
assign basesoc_csrbank2_value0_r = basesoc_interface2_bank_bus_dat_w[7:0];
assign basesoc_csrbank2_value0_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 4'd13));
assign timer0_eventmanager_status_r = basesoc_interface2_bank_bus_dat_w[0];
assign timer0_eventmanager_status_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 4'd14));
assign timer0_eventmanager_pending_r = basesoc_interface2_bank_bus_dat_w[0];
assign timer0_eventmanager_pending_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 4'd15));
assign basesoc_csrbank2_ev_enable0_r = basesoc_interface2_bank_bus_dat_w[0];
assign basesoc_csrbank2_ev_enable0_re = ((basesoc_csrbank2_sel & basesoc_interface2_bank_bus_we) & (basesoc_interface2_bank_bus_adr[4:0] == 5'd16));
assign timer0_load_storage = timer0_load_storage_full[31:0];
assign basesoc_csrbank2_load3_w = timer0_load_storage_full[31:24];
assign basesoc_csrbank2_load2_w = timer0_load_storage_full[23:16];
assign basesoc_csrbank2_load1_w = timer0_load_storage_full[15:8];
assign basesoc_csrbank2_load0_w = timer0_load_storage_full[7:0];
assign timer0_reload_storage = timer0_reload_storage_full[31:0];
assign basesoc_csrbank2_reload3_w = timer0_reload_storage_full[31:24];
assign basesoc_csrbank2_reload2_w = timer0_reload_storage_full[23:16];
assign basesoc_csrbank2_reload1_w = timer0_reload_storage_full[15:8];
assign basesoc_csrbank2_reload0_w = timer0_reload_storage_full[7:0];
assign timer0_en_storage = timer0_en_storage_full;
assign basesoc_csrbank2_en0_w = timer0_en_storage_full;
assign basesoc_csrbank2_value3_w = timer0_value_status[31:24];
assign basesoc_csrbank2_value2_w = timer0_value_status[23:16];
assign basesoc_csrbank2_value1_w = timer0_value_status[15:8];
assign basesoc_csrbank2_value0_w = timer0_value_status[7:0];
assign timer0_eventmanager_storage = timer0_eventmanager_storage_full;
assign basesoc_csrbank2_ev_enable0_w = timer0_eventmanager_storage_full;
assign basesoc_csrbank3_sel = (basesoc_interface3_bank_bus_adr[13:9] == 2'd3);
assign uart_rxtx_r = basesoc_interface3_bank_bus_dat_w[7:0];
assign uart_rxtx_re = ((basesoc_csrbank3_sel & basesoc_interface3_bank_bus_we) & (basesoc_interface3_bank_bus_adr[2:0] == 1'd0));
assign basesoc_csrbank3_txfull_r = basesoc_interface3_bank_bus_dat_w[0];
assign basesoc_csrbank3_txfull_re = ((basesoc_csrbank3_sel & basesoc_interface3_bank_bus_we) & (basesoc_interface3_bank_bus_adr[2:0] == 1'd1));
assign basesoc_csrbank3_rxempty_r = basesoc_interface3_bank_bus_dat_w[0];
assign basesoc_csrbank3_rxempty_re = ((basesoc_csrbank3_sel & basesoc_interface3_bank_bus_we) & (basesoc_interface3_bank_bus_adr[2:0] == 2'd2));
assign uart_eventmanager_status_r = basesoc_interface3_bank_bus_dat_w[1:0];
assign uart_eventmanager_status_re = ((basesoc_csrbank3_sel & basesoc_interface3_bank_bus_we) & (basesoc_interface3_bank_bus_adr[2:0] == 2'd3));
assign uart_eventmanager_pending_r = basesoc_interface3_bank_bus_dat_w[1:0];
assign uart_eventmanager_pending_re = ((basesoc_csrbank3_sel & basesoc_interface3_bank_bus_we) & (basesoc_interface3_bank_bus_adr[2:0] == 3'd4));
assign basesoc_csrbank3_ev_enable0_r = basesoc_interface3_bank_bus_dat_w[1:0];
assign basesoc_csrbank3_ev_enable0_re = ((basesoc_csrbank3_sel & basesoc_interface3_bank_bus_we) & (basesoc_interface3_bank_bus_adr[2:0] == 3'd5));
assign basesoc_csrbank3_txfull_w = uart_txfull_status;
assign basesoc_csrbank3_rxempty_w = uart_rxempty_status;
assign uart_eventmanager_storage = uart_eventmanager_storage_full[1:0];
assign basesoc_csrbank3_ev_enable0_w = uart_eventmanager_storage_full[1:0];
assign basesoc_csrbank4_sel = (basesoc_interface4_bank_bus_adr[13:9] == 2'd2);
assign basesoc_csrbank4_tuning_word3_r = basesoc_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbank4_tuning_word3_re = ((basesoc_csrbank4_sel & basesoc_interface4_bank_bus_we) & (basesoc_interface4_bank_bus_adr[1:0] == 1'd0));
assign basesoc_csrbank4_tuning_word2_r = basesoc_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbank4_tuning_word2_re = ((basesoc_csrbank4_sel & basesoc_interface4_bank_bus_we) & (basesoc_interface4_bank_bus_adr[1:0] == 1'd1));
assign basesoc_csrbank4_tuning_word1_r = basesoc_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbank4_tuning_word1_re = ((basesoc_csrbank4_sel & basesoc_interface4_bank_bus_we) & (basesoc_interface4_bank_bus_adr[1:0] == 2'd2));
assign basesoc_csrbank4_tuning_word0_r = basesoc_interface4_bank_bus_dat_w[7:0];
assign basesoc_csrbank4_tuning_word0_re = ((basesoc_csrbank4_sel & basesoc_interface4_bank_bus_we) & (basesoc_interface4_bank_bus_adr[1:0] == 2'd3));
assign uart_phy_storage = uart_phy_storage_full[31:0];
assign basesoc_csrbank4_tuning_word3_w = uart_phy_storage_full[31:24];
assign basesoc_csrbank4_tuning_word2_w = uart_phy_storage_full[23:16];
assign basesoc_csrbank4_tuning_word1_w = uart_phy_storage_full[15:8];
assign basesoc_csrbank4_tuning_word0_w = uart_phy_storage_full[7:0];
assign basesoc_adr = interface_adr;
assign basesoc_we = interface_we;
assign basesoc_dat_w = interface_dat_w;
assign interface_dat_r = basesoc_dat_r;
assign basesoc_interface0_bank_bus_adr = basesoc_adr;
assign basesoc_interface1_bank_bus_adr = basesoc_adr;
assign basesoc_interface2_bank_bus_adr = basesoc_adr;
assign basesoc_interface3_bank_bus_adr = basesoc_adr;
assign basesoc_interface4_bank_bus_adr = basesoc_adr;
assign basesoc_interface0_bank_bus_we = basesoc_we;
assign basesoc_interface1_bank_bus_we = basesoc_we;
assign basesoc_interface2_bank_bus_we = basesoc_we;
assign basesoc_interface3_bank_bus_we = basesoc_we;
assign basesoc_interface4_bank_bus_we = basesoc_we;
assign basesoc_interface0_bank_bus_dat_w = basesoc_dat_w;
assign basesoc_interface1_bank_bus_dat_w = basesoc_dat_w;
assign basesoc_interface2_bank_bus_dat_w = basesoc_dat_w;
assign basesoc_interface3_bank_bus_dat_w = basesoc_dat_w;
assign basesoc_interface4_bank_bus_dat_w = basesoc_dat_w;
assign basesoc_dat_r = ((((basesoc_interface0_bank_bus_dat_r | basesoc_interface1_bank_bus_dat_r) | basesoc_interface2_bank_bus_dat_r) | basesoc_interface3_bank_bus_dat_r) | basesoc_interface4_bank_bus_dat_r);
always @(*) begin
	rhs_array_muxed0 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[0];
		end
		1'd1: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[1];
		end
		2'd2: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[2];
		end
		default: begin
			rhs_array_muxed0 <= sdram_choose_cmd_valids[3];
		end
	endcase
end
always @(*) begin
	rhs_array_muxed1 <= 13'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed1 <= sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			rhs_array_muxed1 <= sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			rhs_array_muxed1 <= sdram_bankmachine2_cmd_payload_a;
		end
		default: begin
			rhs_array_muxed1 <= sdram_bankmachine3_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed2 <= 2'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed2 <= sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			rhs_array_muxed2 <= sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			rhs_array_muxed2 <= sdram_bankmachine2_cmd_payload_ba;
		end
		default: begin
			rhs_array_muxed2 <= sdram_bankmachine3_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed3 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed3 <= sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			rhs_array_muxed3 <= sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			rhs_array_muxed3 <= sdram_bankmachine2_cmd_payload_is_read;
		end
		default: begin
			rhs_array_muxed3 <= sdram_bankmachine3_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed4 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed4 <= sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			rhs_array_muxed4 <= sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			rhs_array_muxed4 <= sdram_bankmachine2_cmd_payload_is_write;
		end
		default: begin
			rhs_array_muxed4 <= sdram_bankmachine3_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed5 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			rhs_array_muxed5 <= sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			rhs_array_muxed5 <= sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			rhs_array_muxed5 <= sdram_bankmachine2_cmd_payload_is_cmd;
		end
		default: begin
			rhs_array_muxed5 <= sdram_bankmachine3_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	t_array_muxed0 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed0 <= sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			t_array_muxed0 <= sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			t_array_muxed0 <= sdram_bankmachine2_cmd_payload_cas;
		end
		default: begin
			t_array_muxed0 <= sdram_bankmachine3_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	t_array_muxed1 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed1 <= sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			t_array_muxed1 <= sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			t_array_muxed1 <= sdram_bankmachine2_cmd_payload_ras;
		end
		default: begin
			t_array_muxed1 <= sdram_bankmachine3_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	t_array_muxed2 <= 1'd0;
	case (sdram_choose_cmd_grant)
		1'd0: begin
			t_array_muxed2 <= sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			t_array_muxed2 <= sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			t_array_muxed2 <= sdram_bankmachine2_cmd_payload_we;
		end
		default: begin
			t_array_muxed2 <= sdram_bankmachine3_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed6 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[0];
		end
		1'd1: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[1];
		end
		2'd2: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[2];
		end
		default: begin
			rhs_array_muxed6 <= sdram_choose_req_valids[3];
		end
	endcase
end
always @(*) begin
	rhs_array_muxed7 <= 13'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed7 <= sdram_bankmachine0_cmd_payload_a;
		end
		1'd1: begin
			rhs_array_muxed7 <= sdram_bankmachine1_cmd_payload_a;
		end
		2'd2: begin
			rhs_array_muxed7 <= sdram_bankmachine2_cmd_payload_a;
		end
		default: begin
			rhs_array_muxed7 <= sdram_bankmachine3_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed8 <= 2'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed8 <= sdram_bankmachine0_cmd_payload_ba;
		end
		1'd1: begin
			rhs_array_muxed8 <= sdram_bankmachine1_cmd_payload_ba;
		end
		2'd2: begin
			rhs_array_muxed8 <= sdram_bankmachine2_cmd_payload_ba;
		end
		default: begin
			rhs_array_muxed8 <= sdram_bankmachine3_cmd_payload_ba;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed9 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed9 <= sdram_bankmachine0_cmd_payload_is_read;
		end
		1'd1: begin
			rhs_array_muxed9 <= sdram_bankmachine1_cmd_payload_is_read;
		end
		2'd2: begin
			rhs_array_muxed9 <= sdram_bankmachine2_cmd_payload_is_read;
		end
		default: begin
			rhs_array_muxed9 <= sdram_bankmachine3_cmd_payload_is_read;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed10 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed10 <= sdram_bankmachine0_cmd_payload_is_write;
		end
		1'd1: begin
			rhs_array_muxed10 <= sdram_bankmachine1_cmd_payload_is_write;
		end
		2'd2: begin
			rhs_array_muxed10 <= sdram_bankmachine2_cmd_payload_is_write;
		end
		default: begin
			rhs_array_muxed10 <= sdram_bankmachine3_cmd_payload_is_write;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed11 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			rhs_array_muxed11 <= sdram_bankmachine0_cmd_payload_is_cmd;
		end
		1'd1: begin
			rhs_array_muxed11 <= sdram_bankmachine1_cmd_payload_is_cmd;
		end
		2'd2: begin
			rhs_array_muxed11 <= sdram_bankmachine2_cmd_payload_is_cmd;
		end
		default: begin
			rhs_array_muxed11 <= sdram_bankmachine3_cmd_payload_is_cmd;
		end
	endcase
end
always @(*) begin
	t_array_muxed3 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed3 <= sdram_bankmachine0_cmd_payload_cas;
		end
		1'd1: begin
			t_array_muxed3 <= sdram_bankmachine1_cmd_payload_cas;
		end
		2'd2: begin
			t_array_muxed3 <= sdram_bankmachine2_cmd_payload_cas;
		end
		default: begin
			t_array_muxed3 <= sdram_bankmachine3_cmd_payload_cas;
		end
	endcase
end
always @(*) begin
	t_array_muxed4 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed4 <= sdram_bankmachine0_cmd_payload_ras;
		end
		1'd1: begin
			t_array_muxed4 <= sdram_bankmachine1_cmd_payload_ras;
		end
		2'd2: begin
			t_array_muxed4 <= sdram_bankmachine2_cmd_payload_ras;
		end
		default: begin
			t_array_muxed4 <= sdram_bankmachine3_cmd_payload_ras;
		end
	endcase
end
always @(*) begin
	t_array_muxed5 <= 1'd0;
	case (sdram_choose_req_grant)
		1'd0: begin
			t_array_muxed5 <= sdram_bankmachine0_cmd_payload_we;
		end
		1'd1: begin
			t_array_muxed5 <= sdram_bankmachine1_cmd_payload_we;
		end
		2'd2: begin
			t_array_muxed5 <= sdram_bankmachine2_cmd_payload_we;
		end
		default: begin
			t_array_muxed5 <= sdram_bankmachine3_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed12 <= 22'd0;
	case (roundrobin0_grant)
		default: begin
			rhs_array_muxed12 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[8:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed13 <= 1'd0;
	case (roundrobin0_grant)
		default: begin
			rhs_array_muxed13 <= port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed14 <= 1'd0;
	case (roundrobin0_grant)
		default: begin
			rhs_array_muxed14 <= (((port_cmd_payload_addr[10:9] == 1'd0) & (~(((locked0 | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed15 <= 22'd0;
	case (roundrobin1_grant)
		default: begin
			rhs_array_muxed15 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[8:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed16 <= 1'd0;
	case (roundrobin1_grant)
		default: begin
			rhs_array_muxed16 <= port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed17 <= 1'd0;
	case (roundrobin1_grant)
		default: begin
			rhs_array_muxed17 <= (((port_cmd_payload_addr[10:9] == 1'd1) & (~(((locked1 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed18 <= 22'd0;
	case (roundrobin2_grant)
		default: begin
			rhs_array_muxed18 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[8:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed19 <= 1'd0;
	case (roundrobin2_grant)
		default: begin
			rhs_array_muxed19 <= port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed20 <= 1'd0;
	case (roundrobin2_grant)
		default: begin
			rhs_array_muxed20 <= (((port_cmd_payload_addr[10:9] == 2'd2) & (~(((locked2 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))))) & port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed21 <= 22'd0;
	case (roundrobin3_grant)
		default: begin
			rhs_array_muxed21 <= {port_cmd_payload_addr[23:11], port_cmd_payload_addr[8:0]};
		end
	endcase
end
always @(*) begin
	rhs_array_muxed22 <= 1'd0;
	case (roundrobin3_grant)
		default: begin
			rhs_array_muxed22 <= port_cmd_payload_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed23 <= 1'd0;
	case (roundrobin3_grant)
		default: begin
			rhs_array_muxed23 <= (((port_cmd_payload_addr[10:9] == 2'd3) & (~(((locked3 | (sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))))) & port_cmd_valid);
		end
	endcase
end
always @(*) begin
	rhs_array_muxed24 <= 30'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed24 <= interface1_wb_sdram_adr;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed25 <= 32'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed25 <= interface1_wb_sdram_dat_w;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed26 <= 4'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed26 <= interface1_wb_sdram_sel;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed27 <= 1'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed27 <= interface1_wb_sdram_cyc;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed28 <= 1'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed28 <= interface1_wb_sdram_stb;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed29 <= 1'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed29 <= interface1_wb_sdram_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed30 <= 3'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed30 <= interface1_wb_sdram_cti;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed31 <= 2'd0;
	case (wb_sdram_con_grant)
		default: begin
			rhs_array_muxed31 <= interface1_wb_sdram_bte;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed32 <= 30'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed32 <= rocketrv64_ibus_adr;
		end
		default: begin
			rhs_array_muxed32 <= rocketrv64_dbus_adr;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed33 <= 32'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed33 <= rocketrv64_ibus_dat_w;
		end
		default: begin
			rhs_array_muxed33 <= rocketrv64_dbus_dat_w;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed34 <= 4'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed34 <= rocketrv64_ibus_sel;
		end
		default: begin
			rhs_array_muxed34 <= rocketrv64_dbus_sel;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed35 <= 1'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed35 <= rocketrv64_ibus_cyc;
		end
		default: begin
			rhs_array_muxed35 <= rocketrv64_dbus_cyc;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed36 <= 1'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed36 <= rocketrv64_ibus_stb;
		end
		default: begin
			rhs_array_muxed36 <= rocketrv64_dbus_stb;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed37 <= 1'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed37 <= rocketrv64_ibus_we;
		end
		default: begin
			rhs_array_muxed37 <= rocketrv64_dbus_we;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed38 <= 3'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed38 <= rocketrv64_ibus_cti;
		end
		default: begin
			rhs_array_muxed38 <= rocketrv64_dbus_cti;
		end
	endcase
end
always @(*) begin
	rhs_array_muxed39 <= 2'd0;
	case (basesoc_grant)
		1'd0: begin
			rhs_array_muxed39 <= rocketrv64_ibus_bte;
		end
		default: begin
			rhs_array_muxed39 <= rocketrv64_dbus_bte;
		end
	endcase
end
always @(*) begin
	array_muxed0 <= 2'd0;
	case (sdram_steerer_sel)
		1'd0: begin
			array_muxed0 <= sdram_nop_ba[1:0];
		end
		1'd1: begin
			array_muxed0 <= sdram_choose_req_cmd_payload_ba[1:0];
		end
		2'd2: begin
			array_muxed0 <= sdram_choose_req_cmd_payload_ba[1:0];
		end
		default: begin
			array_muxed0 <= sdram_cmd_payload_ba[1:0];
		end
	endcase
end
always @(*) begin
	array_muxed1 <= 13'd0;
	case (sdram_steerer_sel)
		1'd0: begin
			array_muxed1 <= sdram_nop_a;
		end
		1'd1: begin
			array_muxed1 <= sdram_choose_req_cmd_payload_a;
		end
		2'd2: begin
			array_muxed1 <= sdram_choose_req_cmd_payload_a;
		end
		default: begin
			array_muxed1 <= sdram_cmd_payload_a;
		end
	endcase
end
always @(*) begin
	array_muxed2 <= 1'd0;
	case (sdram_steerer_sel)
		1'd0: begin
			array_muxed2 <= 1'd0;
		end
		1'd1: begin
			array_muxed2 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_cas);
		end
		2'd2: begin
			array_muxed2 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_cas);
		end
		default: begin
			array_muxed2 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_cas);
		end
	endcase
end
always @(*) begin
	array_muxed3 <= 1'd0;
	case (sdram_steerer_sel)
		1'd0: begin
			array_muxed3 <= 1'd0;
		end
		1'd1: begin
			array_muxed3 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_ras);
		end
		2'd2: begin
			array_muxed3 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_ras);
		end
		default: begin
			array_muxed3 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_ras);
		end
	endcase
end
always @(*) begin
	array_muxed4 <= 1'd0;
	case (sdram_steerer_sel)
		1'd0: begin
			array_muxed4 <= 1'd0;
		end
		1'd1: begin
			array_muxed4 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_we);
		end
		2'd2: begin
			array_muxed4 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_we);
		end
		default: begin
			array_muxed4 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_we);
		end
	endcase
end
always @(*) begin
	array_muxed5 <= 1'd0;
	case (sdram_steerer_sel)
		1'd0: begin
			array_muxed5 <= 1'd0;
		end
		1'd1: begin
			array_muxed5 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_read);
		end
		2'd2: begin
			array_muxed5 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_read);
		end
		default: begin
			array_muxed5 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_read);
		end
	endcase
end
always @(*) begin
	array_muxed6 <= 1'd0;
	case (sdram_steerer_sel)
		1'd0: begin
			array_muxed6 <= 1'd0;
		end
		1'd1: begin
			array_muxed6 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);
		end
		2'd2: begin
			array_muxed6 <= ((sdram_choose_req_cmd_valid & sdram_choose_req_cmd_ready) & sdram_choose_req_cmd_payload_is_write);
		end
		default: begin
			array_muxed6 <= ((sdram_cmd_valid & sdram_cmd_ready) & sdram_cmd_payload_is_write);
		end
	endcase
end
assign uart_phy_rx = regs1;
assign xilinxasyncresetsynchronizerimpl = (~pll_lckd);

always @(posedge sys_clk) begin
	if ((ctrl_bus_errors != 32'd4294967295)) begin
		if (ctrl_bus_error) begin
			ctrl_bus_errors <= (ctrl_bus_errors + 1'd1);
		end
	end
	if (rocketrv64_axi2wishbone0_axi2axi_lite_pipe_ce) begin
		rocketrv64_axi2wishbone0_axi2axi_lite_valid_n <= rocketrv64_axi2wishbone0_axi2axi_lite_sink_valid;
	end
	if (rocketrv64_axi2wishbone0_axi2axi_lite_pipe_ce) begin
		rocketrv64_axi2wishbone0_axi2axi_lite_first_n <= (rocketrv64_axi2wishbone0_axi2axi_lite_sink_valid & rocketrv64_axi2wishbone0_axi2axi_lite_sink_first);
		rocketrv64_axi2wishbone0_axi2axi_lite_last_n <= (rocketrv64_axi2wishbone0_axi2axi_lite_sink_valid & rocketrv64_axi2wishbone0_axi2axi_lite_sink_last);
	end
	if (rocketrv64_axi2wishbone0_axi2axi_lite_pipe_ce) begin
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_addr <= rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_addr;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_burst <= rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_burst;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_len <= rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_len;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_size <= rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_size;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_lock <= rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_lock;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_prot <= rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_prot;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_cache <= rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_cache;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_qos <= rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_qos;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_id <= rocketrv64_axi2wishbone0_axi2axi_lite_sink_payload_id;
	end
	if ((rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_valid & rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_ready)) begin
		if (rocketrv64_axi2wishbone0_axi2axi_lite_ax_beat_last) begin
			rocketrv64_axi2wishbone0_axi2axi_lite_beat_count <= 1'd0;
			rocketrv64_axi2wishbone0_axi2axi_lite_beat_offset <= 1'd0;
		end else begin
			rocketrv64_axi2wishbone0_axi2axi_lite_beat_count <= (rocketrv64_axi2wishbone0_axi2axi_lite_beat_count + 1'd1);
			if ((((rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_burst == 1'd1) & 1'd1) | ((rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_burst == 2'd2) & 1'd1))) begin
				rocketrv64_axi2wishbone0_axi2axi_lite_beat_offset <= (rocketrv64_axi2wishbone0_axi2axi_lite_beat_offset + rocketrv64_axi2wishbone0_axi2axi_lite_beat_size);
			end
		end
		if (((rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_burst == 2'd2) & 1'd1)) begin
			if ((rocketrv64_axi2wishbone0_axi2axi_lite_beat_offset == rocketrv64_axi2wishbone0_axi2axi_lite_beat_wrap)) begin
				rocketrv64_axi2wishbone0_axi2axi_lite_beat_offset <= 1'd0;
			end
		end
	end
	axi2axilite0_state <= axi2axilite0_next_state;
	if (rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value_ce0) begin
		rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done <= rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done_axi2axilite0_next_value0;
	end
	if (rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value_ce1) begin
		rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n <= rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n_axi2axilite0_next_value1;
	end
	axilite2wishbone0_state <= axilite2wishbone0_next_state;
	if (rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value_ce0) begin
		rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n <= rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone0_next_value0;
	end
	if (rocketrv64_axi2wishbone0_axi_lite2wishbone_data_axilite2wishbone0_next_value_ce1) begin
		rocketrv64_axi2wishbone0_axi_lite2wishbone_data <= rocketrv64_axi2wishbone0_axi_lite2wishbone_data_axilite2wishbone0_next_value1;
	end
	if (rocketrv64_mem_a2w_reset) begin
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_addr <= 32'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_burst <= 2'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_len <= 8'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_size <= 4'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_lock <= 2'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_prot <= 3'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_cache <= 4'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_qos <= 4'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_id <= 4'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_valid_n <= 1'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_first_n <= 1'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_last_n <= 1'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_beat_count <= 8'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_beat_offset <= 12'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done <= 1'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n <= 1'd0;
		rocketrv64_axi2wishbone0_axi_lite2wishbone_data <= 64'd0;
		rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n <= 1'd0;
		axi2axilite0_state <= 2'd0;
		axilite2wishbone0_state <= 3'd0;
	end
	if (rocketrv64_mem_dc_counter_reset) begin
		rocketrv64_mem_dc_counter <= 1'd0;
	end else begin
		if (rocketrv64_mem_dc_counter_ce) begin
			rocketrv64_mem_dc_counter <= (rocketrv64_mem_dc_counter + 1'd1);
		end
	end
	if ((rocketrv64_mem_dc_read & rocketrv64_mem_dc_counter_ce)) begin
		rocketrv64_mem_dc_cached_data <= rocketrv64_mem_wb_dat_r;
	end
	converter0_state <= converter0_next_state;
	if (rocketrv64_axi2wishbone1_axi2axi_lite_pipe_ce) begin
		rocketrv64_axi2wishbone1_axi2axi_lite_valid_n <= rocketrv64_axi2wishbone1_axi2axi_lite_sink_valid;
	end
	if (rocketrv64_axi2wishbone1_axi2axi_lite_pipe_ce) begin
		rocketrv64_axi2wishbone1_axi2axi_lite_first_n <= (rocketrv64_axi2wishbone1_axi2axi_lite_sink_valid & rocketrv64_axi2wishbone1_axi2axi_lite_sink_first);
		rocketrv64_axi2wishbone1_axi2axi_lite_last_n <= (rocketrv64_axi2wishbone1_axi2axi_lite_sink_valid & rocketrv64_axi2wishbone1_axi2axi_lite_sink_last);
	end
	if (rocketrv64_axi2wishbone1_axi2axi_lite_pipe_ce) begin
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_addr <= rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_addr;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_burst <= rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_burst;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_len <= rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_len;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_size <= rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_size;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_lock <= rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_lock;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_prot <= rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_prot;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_cache <= rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_cache;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_qos <= rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_qos;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_id <= rocketrv64_axi2wishbone1_axi2axi_lite_sink_payload_id;
	end
	if ((rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_valid & rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_ready)) begin
		if (rocketrv64_axi2wishbone1_axi2axi_lite_ax_beat_last) begin
			rocketrv64_axi2wishbone1_axi2axi_lite_beat_count <= 1'd0;
			rocketrv64_axi2wishbone1_axi2axi_lite_beat_offset <= 1'd0;
		end else begin
			rocketrv64_axi2wishbone1_axi2axi_lite_beat_count <= (rocketrv64_axi2wishbone1_axi2axi_lite_beat_count + 1'd1);
			if ((((rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_burst == 1'd1) & 1'd1) | ((rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_burst == 2'd2) & 1'd1))) begin
				rocketrv64_axi2wishbone1_axi2axi_lite_beat_offset <= (rocketrv64_axi2wishbone1_axi2axi_lite_beat_offset + rocketrv64_axi2wishbone1_axi2axi_lite_beat_size);
			end
		end
		if (((rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_burst == 2'd2) & 1'd1)) begin
			if ((rocketrv64_axi2wishbone1_axi2axi_lite_beat_offset == rocketrv64_axi2wishbone1_axi2axi_lite_beat_wrap)) begin
				rocketrv64_axi2wishbone1_axi2axi_lite_beat_offset <= 1'd0;
			end
		end
	end
	axi2axilite1_state <= axi2axilite1_next_state;
	if (rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value_ce0) begin
		rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done <= rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done_axi2axilite1_next_value0;
	end
	if (rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value_ce1) begin
		rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n <= rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n_axi2axilite1_next_value1;
	end
	axilite2wishbone1_state <= axilite2wishbone1_next_state;
	if (rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value_ce0) begin
		rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n <= rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n_axilite2wishbone1_next_value0;
	end
	if (rocketrv64_axi2wishbone1_axi_lite2wishbone_data_axilite2wishbone1_next_value_ce1) begin
		rocketrv64_axi2wishbone1_axi_lite2wishbone_data <= rocketrv64_axi2wishbone1_axi_lite2wishbone_data_axilite2wishbone1_next_value1;
	end
	if (rocketrv64_mmio_a2w_reset) begin
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_addr <= 32'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_burst <= 2'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_len <= 8'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_size <= 4'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_lock <= 2'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_prot <= 3'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_cache <= 4'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_qos <= 4'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_id <= 4'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_valid_n <= 1'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_first_n <= 1'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_last_n <= 1'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_beat_count <= 8'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_beat_offset <= 12'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done <= 1'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n <= 1'd0;
		rocketrv64_axi2wishbone1_axi_lite2wishbone_data <= 64'd0;
		rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n <= 1'd0;
		axi2axilite1_state <= 2'd0;
		axilite2wishbone1_state <= 3'd0;
	end
	if (rocketrv64_mmio_dc_counter_reset) begin
		rocketrv64_mmio_dc_counter <= 1'd0;
	end else begin
		if (rocketrv64_mmio_dc_counter_ce) begin
			rocketrv64_mmio_dc_counter <= (rocketrv64_mmio_dc_counter + 1'd1);
		end
	end
	if ((rocketrv64_mmio_dc_read & rocketrv64_mmio_dc_counter_ce)) begin
		rocketrv64_mmio_dc_cached_data <= rocketrv64_mmio_wb_dat_r;
	end
	converter1_state <= converter1_next_state;
	rom_bus_ack <= 1'd0;
	if (((rom_bus_cyc & rom_bus_stb) & (~rom_bus_ack))) begin
		rom_bus_ack <= 1'd1;
	end
	sram_bus_ack <= 1'd0;
	if (((sram_bus_cyc & sram_bus_stb) & (~sram_bus_ack))) begin
		sram_bus_ack <= 1'd1;
	end
	interface_we <= 1'd0;
	interface_dat_w <= bus_wishbone_dat_w;
	interface_adr <= bus_wishbone_adr;
	bus_wishbone_dat_r <= interface_dat_r;
	if ((counter == 1'd1)) begin
		interface_we <= bus_wishbone_we;
	end
	if ((counter == 2'd2)) begin
		bus_wishbone_ack <= 1'd1;
	end
	if ((counter == 2'd3)) begin
		bus_wishbone_ack <= 1'd0;
	end
	if ((counter != 1'd0)) begin
		counter <= (counter + 1'd1);
	end else begin
		if ((bus_wishbone_cyc & bus_wishbone_stb)) begin
			counter <= 1'd1;
		end
	end
	uart_phy_sink_ready <= 1'd0;
	if (((uart_phy_sink_valid & (~uart_phy_tx_busy)) & (~uart_phy_sink_ready))) begin
		uart_phy_tx_reg <= uart_phy_sink_payload_data;
		uart_phy_tx_bitcount <= 1'd0;
		uart_phy_tx_busy <= 1'd1;
		serial_tx <= 1'd0;
	end else begin
		if ((uart_phy_uart_clk_txen & uart_phy_tx_busy)) begin
			uart_phy_tx_bitcount <= (uart_phy_tx_bitcount + 1'd1);
			if ((uart_phy_tx_bitcount == 4'd8)) begin
				serial_tx <= 1'd1;
			end else begin
				if ((uart_phy_tx_bitcount == 4'd9)) begin
					serial_tx <= 1'd1;
					uart_phy_tx_busy <= 1'd0;
					uart_phy_sink_ready <= 1'd1;
				end else begin
					serial_tx <= uart_phy_tx_reg[0];
					uart_phy_tx_reg <= {1'd0, uart_phy_tx_reg[7:1]};
				end
			end
		end
	end
	if (uart_phy_tx_busy) begin
		{uart_phy_uart_clk_txen, uart_phy_phase_accumulator_tx} <= (uart_phy_phase_accumulator_tx + uart_phy_storage);
	end else begin
		{uart_phy_uart_clk_txen, uart_phy_phase_accumulator_tx} <= 1'd0;
	end
	uart_phy_source_valid <= 1'd0;
	uart_phy_rx_r <= uart_phy_rx;
	if ((~uart_phy_rx_busy)) begin
		if (((~uart_phy_rx) & uart_phy_rx_r)) begin
			uart_phy_rx_busy <= 1'd1;
			uart_phy_rx_bitcount <= 1'd0;
		end
	end else begin
		if (uart_phy_uart_clk_rxen) begin
			uart_phy_rx_bitcount <= (uart_phy_rx_bitcount + 1'd1);
			if ((uart_phy_rx_bitcount == 1'd0)) begin
				if (uart_phy_rx) begin
					uart_phy_rx_busy <= 1'd0;
				end
			end else begin
				if ((uart_phy_rx_bitcount == 4'd9)) begin
					uart_phy_rx_busy <= 1'd0;
					if (uart_phy_rx) begin
						uart_phy_source_payload_data <= uart_phy_rx_reg;
						uart_phy_source_valid <= 1'd1;
					end
				end else begin
					uart_phy_rx_reg <= {uart_phy_rx, uart_phy_rx_reg[7:1]};
				end
			end
		end
	end
	if (uart_phy_rx_busy) begin
		{uart_phy_uart_clk_rxen, uart_phy_phase_accumulator_rx} <= (uart_phy_phase_accumulator_rx + uart_phy_storage);
	end else begin
		{uart_phy_uart_clk_rxen, uart_phy_phase_accumulator_rx} <= 32'd2147483648;
	end
	if (uart_tx_clear) begin
		uart_tx_pending <= 1'd0;
	end
	uart_tx_old_trigger <= uart_tx_trigger;
	if (((~uart_tx_trigger) & uart_tx_old_trigger)) begin
		uart_tx_pending <= 1'd1;
	end
	if (uart_rx_clear) begin
		uart_rx_pending <= 1'd0;
	end
	uart_rx_old_trigger <= uart_rx_trigger;
	if (((~uart_rx_trigger) & uart_rx_old_trigger)) begin
		uart_rx_pending <= 1'd1;
	end
	if (uart_tx_fifo_syncfifo_re) begin
		uart_tx_fifo_readable <= 1'd1;
	end else begin
		if (uart_tx_fifo_re) begin
			uart_tx_fifo_readable <= 1'd0;
		end
	end
	if (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin
		uart_tx_fifo_produce <= (uart_tx_fifo_produce + 1'd1);
	end
	if (uart_tx_fifo_do_read) begin
		uart_tx_fifo_consume <= (uart_tx_fifo_consume + 1'd1);
	end
	if (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin
		if ((~uart_tx_fifo_do_read)) begin
			uart_tx_fifo_level0 <= (uart_tx_fifo_level0 + 1'd1);
		end
	end else begin
		if (uart_tx_fifo_do_read) begin
			uart_tx_fifo_level0 <= (uart_tx_fifo_level0 - 1'd1);
		end
	end
	if (uart_rx_fifo_syncfifo_re) begin
		uart_rx_fifo_readable <= 1'd1;
	end else begin
		if (uart_rx_fifo_re) begin
			uart_rx_fifo_readable <= 1'd0;
		end
	end
	if (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin
		uart_rx_fifo_produce <= (uart_rx_fifo_produce + 1'd1);
	end
	if (uart_rx_fifo_do_read) begin
		uart_rx_fifo_consume <= (uart_rx_fifo_consume + 1'd1);
	end
	if (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin
		if ((~uart_rx_fifo_do_read)) begin
			uart_rx_fifo_level0 <= (uart_rx_fifo_level0 + 1'd1);
		end
	end else begin
		if (uart_rx_fifo_do_read) begin
			uart_rx_fifo_level0 <= (uart_rx_fifo_level0 - 1'd1);
		end
	end
	if (uart_reset) begin
		uart_tx_pending <= 1'd0;
		uart_tx_old_trigger <= 1'd0;
		uart_rx_pending <= 1'd0;
		uart_rx_old_trigger <= 1'd0;
		uart_tx_fifo_readable <= 1'd0;
		uart_tx_fifo_level0 <= 5'd0;
		uart_tx_fifo_produce <= 4'd0;
		uart_tx_fifo_consume <= 4'd0;
		uart_rx_fifo_readable <= 1'd0;
		uart_rx_fifo_level0 <= 5'd0;
		uart_rx_fifo_produce <= 4'd0;
		uart_rx_fifo_consume <= 4'd0;
	end
	if (timer0_en_storage) begin
		if ((timer0_value == 1'd0)) begin
			timer0_value <= timer0_reload_storage;
		end else begin
			timer0_value <= (timer0_value - 1'd1);
		end
	end else begin
		timer0_value <= timer0_load_storage;
	end
	if (timer0_update_value_re) begin
		timer0_value_status <= timer0_value;
	end
	if (timer0_zero_clear) begin
		timer0_zero_pending <= 1'd0;
	end
	timer0_zero_old_trigger <= timer0_zero_trigger;
	if (((~timer0_zero_trigger) & timer0_zero_old_trigger)) begin
		timer0_zero_pending <= 1'd1;
	end
	sdram_a <= dfi_p0_address;
	sdram_ba <= dfi_p0_bank;
	sdram_cas_n <= dfi_p0_cas_n;
	sdram_ras_n <= dfi_p0_ras_n;
	sdram_we_n <= dfi_p0_we_n;
	sdram_cke <= dfi_p0_cke;
	sdram_cs_n <= dfi_p0_cs_n;
	dq_o <= dfi_p0_wrdata;
	if (dfi_p0_wrdata_en) begin
		sdram_dm <= dfi_p0_wrdata_mask;
	end else begin
		sdram_dm <= 1'd0;
	end
	dfi_p0_rddata <= dq_in;
	wrdata_en <= dfi_p0_wrdata_en;
	rddata_en <= {rddata_en[2:0], dfi_p0_rddata_en};
	if (sdram_inti_p0_rddata_valid) begin
		sdram_status <= sdram_inti_p0_rddata;
	end
	if (sdram_timer_wait) begin
		if ((~sdram_timer_done)) begin
			if ((sdram_timer_load & (sdram_timer_load_count < sdram_timer_count))) begin
				sdram_timer_count <= sdram_timer_load_count;
			end else begin
				sdram_timer_count <= (sdram_timer_count - 1'd1);
			end
		end
	end else begin
		sdram_timer_count <= 10'd625;
	end
	if (sdram_timer_reset) begin
		sdram_timer_count <= 10'd625;
	end
	sdram_cmd_payload_a <= 11'd1024;
	sdram_cmd_payload_ba <= 1'd0;
	sdram_cmd_payload_cas <= 1'd0;
	sdram_cmd_payload_ras <= 1'd0;
	sdram_cmd_payload_we <= 1'd0;
	sdram_generator_done <= 1'd0;
	if ((sdram_generator_counter == 1'd1)) begin
		sdram_cmd_payload_ras <= 1'd1;
		sdram_cmd_payload_we <= 1'd1;
	end
	if ((sdram_generator_counter == 2'd3)) begin
		sdram_cmd_payload_cas <= 1'd1;
		sdram_cmd_payload_ras <= 1'd1;
	end
	if ((sdram_generator_counter == 4'd8)) begin
		sdram_generator_done <= 1'd1;
	end
	if ((sdram_generator_counter == 4'd8)) begin
		sdram_generator_counter <= 1'd0;
	end else begin
		if ((sdram_generator_counter != 1'd0)) begin
			sdram_generator_counter <= (sdram_generator_counter + 1'd1);
		end else begin
			if (sdram_generator_start) begin
				sdram_generator_counter <= 1'd1;
			end
		end
	end
	refresher_state <= refresher_next_state;
	if (sdram_bankmachine0_row_close) begin
		sdram_bankmachine0_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine0_row_open) begin
			sdram_bankmachine0_row_opened <= 1'd1;
			sdram_bankmachine0_row <= sdram_bankmachine0_cmd_buffer_source_payload_addr[21:9];
		end
	end
	if (((sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine0_cmd_buffer_lookahead_produce <= (sdram_bankmachine0_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine0_cmd_buffer_lookahead_consume <= (sdram_bankmachine0_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_we & sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_writable) & (~sdram_bankmachine0_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine0_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine0_cmd_buffer_lookahead_level <= (sdram_bankmachine0_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine0_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine0_cmd_buffer_lookahead_level <= (sdram_bankmachine0_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		sdram_bankmachine0_cmd_buffer_valid_n <= sdram_bankmachine0_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		sdram_bankmachine0_cmd_buffer_first_n <= (sdram_bankmachine0_cmd_buffer_sink_valid & sdram_bankmachine0_cmd_buffer_sink_first);
		sdram_bankmachine0_cmd_buffer_last_n <= (sdram_bankmachine0_cmd_buffer_sink_valid & sdram_bankmachine0_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine0_cmd_buffer_pipe_ce) begin
		sdram_bankmachine0_cmd_buffer_source_payload_we <= sdram_bankmachine0_cmd_buffer_sink_payload_we;
		sdram_bankmachine0_cmd_buffer_source_payload_addr <= sdram_bankmachine0_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine0_twtpcon_valid) begin
		sdram_bankmachine0_twtpcon_count <= 2'd3;
		if (1'd0) begin
			sdram_bankmachine0_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine0_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine0_twtpcon_ready)) begin
			sdram_bankmachine0_twtpcon_count <= (sdram_bankmachine0_twtpcon_count - 1'd1);
			if ((sdram_bankmachine0_twtpcon_count == 1'd1)) begin
				sdram_bankmachine0_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine0_state <= bankmachine0_next_state;
	if (sdram_bankmachine1_row_close) begin
		sdram_bankmachine1_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine1_row_open) begin
			sdram_bankmachine1_row_opened <= 1'd1;
			sdram_bankmachine1_row <= sdram_bankmachine1_cmd_buffer_source_payload_addr[21:9];
		end
	end
	if (((sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine1_cmd_buffer_lookahead_produce <= (sdram_bankmachine1_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine1_cmd_buffer_lookahead_consume <= (sdram_bankmachine1_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_we & sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_writable) & (~sdram_bankmachine1_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine1_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine1_cmd_buffer_lookahead_level <= (sdram_bankmachine1_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine1_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine1_cmd_buffer_lookahead_level <= (sdram_bankmachine1_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		sdram_bankmachine1_cmd_buffer_valid_n <= sdram_bankmachine1_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		sdram_bankmachine1_cmd_buffer_first_n <= (sdram_bankmachine1_cmd_buffer_sink_valid & sdram_bankmachine1_cmd_buffer_sink_first);
		sdram_bankmachine1_cmd_buffer_last_n <= (sdram_bankmachine1_cmd_buffer_sink_valid & sdram_bankmachine1_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine1_cmd_buffer_pipe_ce) begin
		sdram_bankmachine1_cmd_buffer_source_payload_we <= sdram_bankmachine1_cmd_buffer_sink_payload_we;
		sdram_bankmachine1_cmd_buffer_source_payload_addr <= sdram_bankmachine1_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine1_twtpcon_valid) begin
		sdram_bankmachine1_twtpcon_count <= 2'd3;
		if (1'd0) begin
			sdram_bankmachine1_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine1_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine1_twtpcon_ready)) begin
			sdram_bankmachine1_twtpcon_count <= (sdram_bankmachine1_twtpcon_count - 1'd1);
			if ((sdram_bankmachine1_twtpcon_count == 1'd1)) begin
				sdram_bankmachine1_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine1_state <= bankmachine1_next_state;
	if (sdram_bankmachine2_row_close) begin
		sdram_bankmachine2_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine2_row_open) begin
			sdram_bankmachine2_row_opened <= 1'd1;
			sdram_bankmachine2_row <= sdram_bankmachine2_cmd_buffer_source_payload_addr[21:9];
		end
	end
	if (((sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine2_cmd_buffer_lookahead_produce <= (sdram_bankmachine2_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine2_cmd_buffer_lookahead_consume <= (sdram_bankmachine2_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_we & sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_writable) & (~sdram_bankmachine2_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine2_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine2_cmd_buffer_lookahead_level <= (sdram_bankmachine2_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine2_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine2_cmd_buffer_lookahead_level <= (sdram_bankmachine2_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		sdram_bankmachine2_cmd_buffer_valid_n <= sdram_bankmachine2_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		sdram_bankmachine2_cmd_buffer_first_n <= (sdram_bankmachine2_cmd_buffer_sink_valid & sdram_bankmachine2_cmd_buffer_sink_first);
		sdram_bankmachine2_cmd_buffer_last_n <= (sdram_bankmachine2_cmd_buffer_sink_valid & sdram_bankmachine2_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine2_cmd_buffer_pipe_ce) begin
		sdram_bankmachine2_cmd_buffer_source_payload_we <= sdram_bankmachine2_cmd_buffer_sink_payload_we;
		sdram_bankmachine2_cmd_buffer_source_payload_addr <= sdram_bankmachine2_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine2_twtpcon_valid) begin
		sdram_bankmachine2_twtpcon_count <= 2'd3;
		if (1'd0) begin
			sdram_bankmachine2_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine2_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine2_twtpcon_ready)) begin
			sdram_bankmachine2_twtpcon_count <= (sdram_bankmachine2_twtpcon_count - 1'd1);
			if ((sdram_bankmachine2_twtpcon_count == 1'd1)) begin
				sdram_bankmachine2_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine2_state <= bankmachine2_next_state;
	if (sdram_bankmachine3_row_close) begin
		sdram_bankmachine3_row_opened <= 1'd0;
	end else begin
		if (sdram_bankmachine3_row_open) begin
			sdram_bankmachine3_row_opened <= 1'd1;
			sdram_bankmachine3_row <= sdram_bankmachine3_cmd_buffer_source_payload_addr[21:9];
		end
	end
	if (((sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		sdram_bankmachine3_cmd_buffer_lookahead_produce <= (sdram_bankmachine3_cmd_buffer_lookahead_produce + 1'd1);
	end
	if (sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
		sdram_bankmachine3_cmd_buffer_lookahead_consume <= (sdram_bankmachine3_cmd_buffer_lookahead_consume + 1'd1);
	end
	if (((sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_we & sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_writable) & (~sdram_bankmachine3_cmd_buffer_lookahead_replace))) begin
		if ((~sdram_bankmachine3_cmd_buffer_lookahead_do_read)) begin
			sdram_bankmachine3_cmd_buffer_lookahead_level <= (sdram_bankmachine3_cmd_buffer_lookahead_level + 1'd1);
		end
	end else begin
		if (sdram_bankmachine3_cmd_buffer_lookahead_do_read) begin
			sdram_bankmachine3_cmd_buffer_lookahead_level <= (sdram_bankmachine3_cmd_buffer_lookahead_level - 1'd1);
		end
	end
	if (sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		sdram_bankmachine3_cmd_buffer_valid_n <= sdram_bankmachine3_cmd_buffer_sink_valid;
	end
	if (sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		sdram_bankmachine3_cmd_buffer_first_n <= (sdram_bankmachine3_cmd_buffer_sink_valid & sdram_bankmachine3_cmd_buffer_sink_first);
		sdram_bankmachine3_cmd_buffer_last_n <= (sdram_bankmachine3_cmd_buffer_sink_valid & sdram_bankmachine3_cmd_buffer_sink_last);
	end
	if (sdram_bankmachine3_cmd_buffer_pipe_ce) begin
		sdram_bankmachine3_cmd_buffer_source_payload_we <= sdram_bankmachine3_cmd_buffer_sink_payload_we;
		sdram_bankmachine3_cmd_buffer_source_payload_addr <= sdram_bankmachine3_cmd_buffer_sink_payload_addr;
	end
	if (sdram_bankmachine3_twtpcon_valid) begin
		sdram_bankmachine3_twtpcon_count <= 2'd3;
		if (1'd0) begin
			sdram_bankmachine3_twtpcon_ready <= 1'd1;
		end else begin
			sdram_bankmachine3_twtpcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_bankmachine3_twtpcon_ready)) begin
			sdram_bankmachine3_twtpcon_count <= (sdram_bankmachine3_twtpcon_count - 1'd1);
			if ((sdram_bankmachine3_twtpcon_count == 1'd1)) begin
				sdram_bankmachine3_twtpcon_ready <= 1'd1;
			end
		end
	end
	bankmachine3_state <= bankmachine3_next_state;
	if ((~sdram_en0)) begin
		sdram_time0 <= 5'd31;
	end else begin
		if ((~sdram_max_time0)) begin
			sdram_time0 <= (sdram_time0 - 1'd1);
		end
	end
	if ((~sdram_en1)) begin
		sdram_time1 <= 4'd15;
	end else begin
		if ((~sdram_max_time1)) begin
			sdram_time1 <= (sdram_time1 - 1'd1);
		end
	end
	if (sdram_choose_cmd_ce) begin
		case (sdram_choose_cmd_grant)
			1'd0: begin
				if (sdram_choose_cmd_request[1]) begin
					sdram_choose_cmd_grant <= 1'd1;
				end else begin
					if (sdram_choose_cmd_request[2]) begin
						sdram_choose_cmd_grant <= 2'd2;
					end else begin
						if (sdram_choose_cmd_request[3]) begin
							sdram_choose_cmd_grant <= 2'd3;
						end
					end
				end
			end
			1'd1: begin
				if (sdram_choose_cmd_request[2]) begin
					sdram_choose_cmd_grant <= 2'd2;
				end else begin
					if (sdram_choose_cmd_request[3]) begin
						sdram_choose_cmd_grant <= 2'd3;
					end else begin
						if (sdram_choose_cmd_request[0]) begin
							sdram_choose_cmd_grant <= 1'd0;
						end
					end
				end
			end
			2'd2: begin
				if (sdram_choose_cmd_request[3]) begin
					sdram_choose_cmd_grant <= 2'd3;
				end else begin
					if (sdram_choose_cmd_request[0]) begin
						sdram_choose_cmd_grant <= 1'd0;
					end else begin
						if (sdram_choose_cmd_request[1]) begin
							sdram_choose_cmd_grant <= 1'd1;
						end
					end
				end
			end
			2'd3: begin
				if (sdram_choose_cmd_request[0]) begin
					sdram_choose_cmd_grant <= 1'd0;
				end else begin
					if (sdram_choose_cmd_request[1]) begin
						sdram_choose_cmd_grant <= 1'd1;
					end else begin
						if (sdram_choose_cmd_request[2]) begin
							sdram_choose_cmd_grant <= 2'd2;
						end
					end
				end
			end
		endcase
	end
	if (sdram_choose_req_ce) begin
		case (sdram_choose_req_grant)
			1'd0: begin
				if (sdram_choose_req_request[1]) begin
					sdram_choose_req_grant <= 1'd1;
				end else begin
					if (sdram_choose_req_request[2]) begin
						sdram_choose_req_grant <= 2'd2;
					end else begin
						if (sdram_choose_req_request[3]) begin
							sdram_choose_req_grant <= 2'd3;
						end
					end
				end
			end
			1'd1: begin
				if (sdram_choose_req_request[2]) begin
					sdram_choose_req_grant <= 2'd2;
				end else begin
					if (sdram_choose_req_request[3]) begin
						sdram_choose_req_grant <= 2'd3;
					end else begin
						if (sdram_choose_req_request[0]) begin
							sdram_choose_req_grant <= 1'd0;
						end
					end
				end
			end
			2'd2: begin
				if (sdram_choose_req_request[3]) begin
					sdram_choose_req_grant <= 2'd3;
				end else begin
					if (sdram_choose_req_request[0]) begin
						sdram_choose_req_grant <= 1'd0;
					end else begin
						if (sdram_choose_req_request[1]) begin
							sdram_choose_req_grant <= 1'd1;
						end
					end
				end
			end
			2'd3: begin
				if (sdram_choose_req_request[0]) begin
					sdram_choose_req_grant <= 1'd0;
				end else begin
					if (sdram_choose_req_request[1]) begin
						sdram_choose_req_grant <= 1'd1;
					end else begin
						if (sdram_choose_req_request[2]) begin
							sdram_choose_req_grant <= 2'd2;
						end
					end
				end
			end
		endcase
	end
	sdram_dfi_p0_cs_n <= 1'd0;
	sdram_dfi_p0_bank <= array_muxed0;
	sdram_dfi_p0_address <= array_muxed1;
	sdram_dfi_p0_cas_n <= (~array_muxed2);
	sdram_dfi_p0_ras_n <= (~array_muxed3);
	sdram_dfi_p0_we_n <= (~array_muxed4);
	sdram_dfi_p0_rddata_en <= array_muxed5;
	sdram_dfi_p0_wrdata_en <= array_muxed6;
	if (sdram_tccdcon_valid) begin
		sdram_tccdcon_count <= 1'd0;
		if (1'd1) begin
			sdram_tccdcon_ready <= 1'd1;
		end else begin
			sdram_tccdcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_tccdcon_ready)) begin
			sdram_tccdcon_count <= (sdram_tccdcon_count - 1'd1);
			if ((sdram_tccdcon_count == 1'd1)) begin
				sdram_tccdcon_ready <= 1'd1;
			end
		end
	end
	if (sdram_twtrcon_valid) begin
		sdram_twtrcon_count <= 3'd4;
		if (1'd0) begin
			sdram_twtrcon_ready <= 1'd1;
		end else begin
			sdram_twtrcon_ready <= 1'd0;
		end
	end else begin
		if ((~sdram_twtrcon_ready)) begin
			sdram_twtrcon_count <= (sdram_twtrcon_count - 1'd1);
			if ((sdram_twtrcon_count == 1'd1)) begin
				sdram_twtrcon_ready <= 1'd1;
			end
		end
	end
	multiplexer_state <= multiplexer_next_state;
	if (((roundrobin0_grant == 1'd0) & sdram_interface_bank0_rdata_valid)) begin
		rbank <= 1'd0;
	end
	if (((roundrobin0_grant == 1'd0) & sdram_interface_bank0_wdata_ready)) begin
		wbank <= 1'd0;
	end
	if (((roundrobin1_grant == 1'd0) & sdram_interface_bank1_rdata_valid)) begin
		rbank <= 1'd1;
	end
	if (((roundrobin1_grant == 1'd0) & sdram_interface_bank1_wdata_ready)) begin
		wbank <= 1'd1;
	end
	if (((roundrobin2_grant == 1'd0) & sdram_interface_bank2_rdata_valid)) begin
		rbank <= 2'd2;
	end
	if (((roundrobin2_grant == 1'd0) & sdram_interface_bank2_wdata_ready)) begin
		wbank <= 2'd2;
	end
	if (((roundrobin3_grant == 1'd0) & sdram_interface_bank3_rdata_valid)) begin
		rbank <= 2'd3;
	end
	if (((roundrobin3_grant == 1'd0) & sdram_interface_bank3_wdata_ready)) begin
		wbank <= 2'd3;
	end
	new_master_wdata_ready <= ((((1'd0 | ((roundrobin0_grant == 1'd0) & sdram_interface_bank0_wdata_ready)) | ((roundrobin1_grant == 1'd0) & sdram_interface_bank1_wdata_ready)) | ((roundrobin2_grant == 1'd0) & sdram_interface_bank2_wdata_ready)) | ((roundrobin3_grant == 1'd0) & sdram_interface_bank3_wdata_ready));
	new_master_rdata_valid0 <= ((((1'd0 | ((roundrobin0_grant == 1'd0) & sdram_interface_bank0_rdata_valid)) | ((roundrobin1_grant == 1'd0) & sdram_interface_bank1_rdata_valid)) | ((roundrobin2_grant == 1'd0) & sdram_interface_bank2_rdata_valid)) | ((roundrobin3_grant == 1'd0) & sdram_interface_bank3_rdata_valid));
	new_master_rdata_valid1 <= new_master_rdata_valid0;
	new_master_rdata_valid2 <= new_master_rdata_valid1;
	new_master_rdata_valid3 <= new_master_rdata_valid2;
	new_master_rdata_valid4 <= new_master_rdata_valid3;
	if (cache_word_clr) begin
		cache <= 1'd0;
	end else begin
		if (cache_word_inc) begin
			cache <= (cache + 1'd1);
		end
	end
	cache_state <= cache_next_state;
	litedramwishbone2native_state <= litedramwishbone2native_next_state;
	case (basesoc_grant)
		1'd0: begin
			if ((~basesoc_request[0])) begin
				if (basesoc_request[1]) begin
					basesoc_grant <= 1'd1;
				end
			end
		end
		1'd1: begin
			if ((~basesoc_request[1])) begin
				if (basesoc_request[0]) begin
					basesoc_grant <= 1'd0;
				end
			end
		end
	endcase
	basesoc_slave_sel_r <= basesoc_slave_sel;
	if (basesoc_wait) begin
		if ((~basesoc_done)) begin
			basesoc_count <= (basesoc_count - 1'd1);
		end
	end else begin
		basesoc_count <= 20'd1000000;
	end
	basesoc_interface0_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbank0_sel) begin
		case (basesoc_interface0_bank_bus_adr[3:0])
			1'd0: begin
				basesoc_interface0_bank_bus_dat_r <= ctrl_reset_reset_w;
			end
			1'd1: begin
				basesoc_interface0_bank_bus_dat_r <= basesoc_csrbank0_scratch3_w;
			end
			2'd2: begin
				basesoc_interface0_bank_bus_dat_r <= basesoc_csrbank0_scratch2_w;
			end
			2'd3: begin
				basesoc_interface0_bank_bus_dat_r <= basesoc_csrbank0_scratch1_w;
			end
			3'd4: begin
				basesoc_interface0_bank_bus_dat_r <= basesoc_csrbank0_scratch0_w;
			end
			3'd5: begin
				basesoc_interface0_bank_bus_dat_r <= basesoc_csrbank0_bus_errors3_w;
			end
			3'd6: begin
				basesoc_interface0_bank_bus_dat_r <= basesoc_csrbank0_bus_errors2_w;
			end
			3'd7: begin
				basesoc_interface0_bank_bus_dat_r <= basesoc_csrbank0_bus_errors1_w;
			end
			4'd8: begin
				basesoc_interface0_bank_bus_dat_r <= basesoc_csrbank0_bus_errors0_w;
			end
		endcase
	end
	if (basesoc_csrbank0_scratch3_re) begin
		ctrl_storage_full[31:24] <= basesoc_csrbank0_scratch3_r;
	end
	if (basesoc_csrbank0_scratch2_re) begin
		ctrl_storage_full[23:16] <= basesoc_csrbank0_scratch2_r;
	end
	if (basesoc_csrbank0_scratch1_re) begin
		ctrl_storage_full[15:8] <= basesoc_csrbank0_scratch1_r;
	end
	if (basesoc_csrbank0_scratch0_re) begin
		ctrl_storage_full[7:0] <= basesoc_csrbank0_scratch0_r;
	end
	ctrl_re <= basesoc_csrbank0_scratch0_re;
	basesoc_interface1_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbank1_sel) begin
		case (basesoc_interface1_bank_bus_adr[3:0])
			1'd0: begin
				basesoc_interface1_bank_bus_dat_r <= basesoc_csrbank1_dfii_control0_w;
			end
			1'd1: begin
				basesoc_interface1_bank_bus_dat_r <= basesoc_csrbank1_dfii_pi0_command0_w;
			end
			2'd2: begin
				basesoc_interface1_bank_bus_dat_r <= sdram_command_issue_w;
			end
			2'd3: begin
				basesoc_interface1_bank_bus_dat_r <= basesoc_csrbank1_dfii_pi0_address1_w;
			end
			3'd4: begin
				basesoc_interface1_bank_bus_dat_r <= basesoc_csrbank1_dfii_pi0_address0_w;
			end
			3'd5: begin
				basesoc_interface1_bank_bus_dat_r <= basesoc_csrbank1_dfii_pi0_baddress0_w;
			end
			3'd6: begin
				basesoc_interface1_bank_bus_dat_r <= basesoc_csrbank1_dfii_pi0_wrdata1_w;
			end
			3'd7: begin
				basesoc_interface1_bank_bus_dat_r <= basesoc_csrbank1_dfii_pi0_wrdata0_w;
			end
			4'd8: begin
				basesoc_interface1_bank_bus_dat_r <= basesoc_csrbank1_dfii_pi0_rddata1_w;
			end
			4'd9: begin
				basesoc_interface1_bank_bus_dat_r <= basesoc_csrbank1_dfii_pi0_rddata0_w;
			end
		endcase
	end
	if (basesoc_csrbank1_dfii_control0_re) begin
		sdram_storage_full[3:0] <= basesoc_csrbank1_dfii_control0_r;
	end
	sdram_re <= basesoc_csrbank1_dfii_control0_re;
	if (basesoc_csrbank1_dfii_pi0_command0_re) begin
		sdram_command_storage_full[5:0] <= basesoc_csrbank1_dfii_pi0_command0_r;
	end
	sdram_command_re <= basesoc_csrbank1_dfii_pi0_command0_re;
	if (basesoc_csrbank1_dfii_pi0_address1_re) begin
		sdram_address_storage_full[12:8] <= basesoc_csrbank1_dfii_pi0_address1_r;
	end
	if (basesoc_csrbank1_dfii_pi0_address0_re) begin
		sdram_address_storage_full[7:0] <= basesoc_csrbank1_dfii_pi0_address0_r;
	end
	sdram_address_re <= basesoc_csrbank1_dfii_pi0_address0_re;
	if (basesoc_csrbank1_dfii_pi0_baddress0_re) begin
		sdram_baddress_storage_full[1:0] <= basesoc_csrbank1_dfii_pi0_baddress0_r;
	end
	sdram_baddress_re <= basesoc_csrbank1_dfii_pi0_baddress0_re;
	if (basesoc_csrbank1_dfii_pi0_wrdata1_re) begin
		sdram_wrdata_storage_full[15:8] <= basesoc_csrbank1_dfii_pi0_wrdata1_r;
	end
	if (basesoc_csrbank1_dfii_pi0_wrdata0_re) begin
		sdram_wrdata_storage_full[7:0] <= basesoc_csrbank1_dfii_pi0_wrdata0_r;
	end
	sdram_wrdata_re <= basesoc_csrbank1_dfii_pi0_wrdata0_re;
	basesoc_interface2_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbank2_sel) begin
		case (basesoc_interface2_bank_bus_adr[4:0])
			1'd0: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_load3_w;
			end
			1'd1: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_load2_w;
			end
			2'd2: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_load1_w;
			end
			2'd3: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_load0_w;
			end
			3'd4: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_reload3_w;
			end
			3'd5: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_reload2_w;
			end
			3'd6: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_reload1_w;
			end
			3'd7: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_reload0_w;
			end
			4'd8: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_en0_w;
			end
			4'd9: begin
				basesoc_interface2_bank_bus_dat_r <= timer0_update_value_w;
			end
			4'd10: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_value3_w;
			end
			4'd11: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_value2_w;
			end
			4'd12: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_value1_w;
			end
			4'd13: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_value0_w;
			end
			4'd14: begin
				basesoc_interface2_bank_bus_dat_r <= timer0_eventmanager_status_w;
			end
			4'd15: begin
				basesoc_interface2_bank_bus_dat_r <= timer0_eventmanager_pending_w;
			end
			5'd16: begin
				basesoc_interface2_bank_bus_dat_r <= basesoc_csrbank2_ev_enable0_w;
			end
		endcase
	end
	if (basesoc_csrbank2_load3_re) begin
		timer0_load_storage_full[31:24] <= basesoc_csrbank2_load3_r;
	end
	if (basesoc_csrbank2_load2_re) begin
		timer0_load_storage_full[23:16] <= basesoc_csrbank2_load2_r;
	end
	if (basesoc_csrbank2_load1_re) begin
		timer0_load_storage_full[15:8] <= basesoc_csrbank2_load1_r;
	end
	if (basesoc_csrbank2_load0_re) begin
		timer0_load_storage_full[7:0] <= basesoc_csrbank2_load0_r;
	end
	timer0_load_re <= basesoc_csrbank2_load0_re;
	if (basesoc_csrbank2_reload3_re) begin
		timer0_reload_storage_full[31:24] <= basesoc_csrbank2_reload3_r;
	end
	if (basesoc_csrbank2_reload2_re) begin
		timer0_reload_storage_full[23:16] <= basesoc_csrbank2_reload2_r;
	end
	if (basesoc_csrbank2_reload1_re) begin
		timer0_reload_storage_full[15:8] <= basesoc_csrbank2_reload1_r;
	end
	if (basesoc_csrbank2_reload0_re) begin
		timer0_reload_storage_full[7:0] <= basesoc_csrbank2_reload0_r;
	end
	timer0_reload_re <= basesoc_csrbank2_reload0_re;
	if (basesoc_csrbank2_en0_re) begin
		timer0_en_storage_full <= basesoc_csrbank2_en0_r;
	end
	timer0_en_re <= basesoc_csrbank2_en0_re;
	if (basesoc_csrbank2_ev_enable0_re) begin
		timer0_eventmanager_storage_full <= basesoc_csrbank2_ev_enable0_r;
	end
	timer0_eventmanager_re <= basesoc_csrbank2_ev_enable0_re;
	basesoc_interface3_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbank3_sel) begin
		case (basesoc_interface3_bank_bus_adr[2:0])
			1'd0: begin
				basesoc_interface3_bank_bus_dat_r <= uart_rxtx_w;
			end
			1'd1: begin
				basesoc_interface3_bank_bus_dat_r <= basesoc_csrbank3_txfull_w;
			end
			2'd2: begin
				basesoc_interface3_bank_bus_dat_r <= basesoc_csrbank3_rxempty_w;
			end
			2'd3: begin
				basesoc_interface3_bank_bus_dat_r <= uart_eventmanager_status_w;
			end
			3'd4: begin
				basesoc_interface3_bank_bus_dat_r <= uart_eventmanager_pending_w;
			end
			3'd5: begin
				basesoc_interface3_bank_bus_dat_r <= basesoc_csrbank3_ev_enable0_w;
			end
		endcase
	end
	if (basesoc_csrbank3_ev_enable0_re) begin
		uart_eventmanager_storage_full[1:0] <= basesoc_csrbank3_ev_enable0_r;
	end
	uart_eventmanager_re <= basesoc_csrbank3_ev_enable0_re;
	basesoc_interface4_bank_bus_dat_r <= 1'd0;
	if (basesoc_csrbank4_sel) begin
		case (basesoc_interface4_bank_bus_adr[1:0])
			1'd0: begin
				basesoc_interface4_bank_bus_dat_r <= basesoc_csrbank4_tuning_word3_w;
			end
			1'd1: begin
				basesoc_interface4_bank_bus_dat_r <= basesoc_csrbank4_tuning_word2_w;
			end
			2'd2: begin
				basesoc_interface4_bank_bus_dat_r <= basesoc_csrbank4_tuning_word1_w;
			end
			2'd3: begin
				basesoc_interface4_bank_bus_dat_r <= basesoc_csrbank4_tuning_word0_w;
			end
		endcase
	end
	if (basesoc_csrbank4_tuning_word3_re) begin
		uart_phy_storage_full[31:24] <= basesoc_csrbank4_tuning_word3_r;
	end
	if (basesoc_csrbank4_tuning_word2_re) begin
		uart_phy_storage_full[23:16] <= basesoc_csrbank4_tuning_word2_r;
	end
	if (basesoc_csrbank4_tuning_word1_re) begin
		uart_phy_storage_full[15:8] <= basesoc_csrbank4_tuning_word1_r;
	end
	if (basesoc_csrbank4_tuning_word0_re) begin
		uart_phy_storage_full[7:0] <= basesoc_csrbank4_tuning_word0_r;
	end
	uart_phy_re <= basesoc_csrbank4_tuning_word0_re;
	if (sys_rst) begin
		ctrl_storage_full <= 32'd305419896;
		ctrl_re <= 1'd0;
		ctrl_bus_errors <= 32'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_addr <= 32'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_burst <= 2'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_len <= 8'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_size <= 4'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_lock <= 2'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_prot <= 3'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_cache <= 4'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_qos <= 4'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_source_payload_id <= 4'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_valid_n <= 1'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_first_n <= 1'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_last_n <= 1'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_beat_count <= 8'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_beat_offset <= 12'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_cmd_done <= 1'd0;
		rocketrv64_axi2wishbone0_axi2axi_lite_last_ar_aw_n <= 1'd0;
		rocketrv64_axi2wishbone0_axi_lite2wishbone_data <= 64'd0;
		rocketrv64_axi2wishbone0_axi_lite2wishbone_last_ar_aw_n <= 1'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_addr <= 32'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_burst <= 2'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_len <= 8'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_size <= 4'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_lock <= 2'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_prot <= 3'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_cache <= 4'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_qos <= 4'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_source_payload_id <= 4'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_valid_n <= 1'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_first_n <= 1'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_last_n <= 1'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_beat_count <= 8'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_beat_offset <= 12'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_cmd_done <= 1'd0;
		rocketrv64_axi2wishbone1_axi2axi_lite_last_ar_aw_n <= 1'd0;
		rocketrv64_axi2wishbone1_axi_lite2wishbone_data <= 64'd0;
		rocketrv64_axi2wishbone1_axi_lite2wishbone_last_ar_aw_n <= 1'd0;
		rocketrv64_mem_dc_counter <= 1'd0;
		rocketrv64_mem_dc_cached_data <= 64'd0;
		rocketrv64_mmio_dc_counter <= 1'd0;
		rocketrv64_mmio_dc_cached_data <= 64'd0;
		rom_bus_ack <= 1'd0;
		sram_bus_ack <= 1'd0;
		interface_adr <= 14'd0;
		interface_we <= 1'd0;
		interface_dat_w <= 8'd0;
		bus_wishbone_dat_r <= 32'd0;
		bus_wishbone_ack <= 1'd0;
		counter <= 2'd0;
		serial_tx <= 1'd1;
		uart_phy_storage_full <= 32'd6184752;
		uart_phy_re <= 1'd0;
		uart_phy_sink_ready <= 1'd0;
		uart_phy_uart_clk_txen <= 1'd0;
		uart_phy_phase_accumulator_tx <= 32'd0;
		uart_phy_tx_reg <= 8'd0;
		uart_phy_tx_bitcount <= 4'd0;
		uart_phy_tx_busy <= 1'd0;
		uart_phy_source_valid <= 1'd0;
		uart_phy_source_payload_data <= 8'd0;
		uart_phy_uart_clk_rxen <= 1'd0;
		uart_phy_phase_accumulator_rx <= 32'd0;
		uart_phy_rx_r <= 1'd0;
		uart_phy_rx_reg <= 8'd0;
		uart_phy_rx_bitcount <= 4'd0;
		uart_phy_rx_busy <= 1'd0;
		uart_tx_pending <= 1'd0;
		uart_tx_old_trigger <= 1'd0;
		uart_rx_pending <= 1'd0;
		uart_rx_old_trigger <= 1'd0;
		uart_eventmanager_storage_full <= 2'd0;
		uart_eventmanager_re <= 1'd0;
		uart_tx_fifo_readable <= 1'd0;
		uart_tx_fifo_level0 <= 5'd0;
		uart_tx_fifo_produce <= 4'd0;
		uart_tx_fifo_consume <= 4'd0;
		uart_rx_fifo_readable <= 1'd0;
		uart_rx_fifo_level0 <= 5'd0;
		uart_rx_fifo_produce <= 4'd0;
		uart_rx_fifo_consume <= 4'd0;
		timer0_load_storage_full <= 32'd0;
		timer0_load_re <= 1'd0;
		timer0_reload_storage_full <= 32'd0;
		timer0_reload_re <= 1'd0;
		timer0_en_storage_full <= 1'd0;
		timer0_en_re <= 1'd0;
		timer0_value_status <= 32'd0;
		timer0_zero_pending <= 1'd0;
		timer0_zero_old_trigger <= 1'd0;
		timer0_eventmanager_storage_full <= 1'd0;
		timer0_eventmanager_re <= 1'd0;
		timer0_value <= 32'd0;
		sdram_a <= 13'd0;
		sdram_we_n <= 1'd0;
		sdram_ras_n <= 1'd0;
		sdram_cas_n <= 1'd0;
		sdram_cs_n <= 1'd0;
		sdram_cke <= 1'd0;
		sdram_ba <= 2'd0;
		sdram_dm <= 2'd0;
		dfi_p0_rddata <= 16'd0;
		dq_o <= 16'd0;
		wrdata_en <= 1'd0;
		rddata_en <= 4'd0;
		sdram_storage_full <= 4'd0;
		sdram_re <= 1'd0;
		sdram_command_storage_full <= 6'd0;
		sdram_command_re <= 1'd0;
		sdram_address_storage_full <= 13'd0;
		sdram_address_re <= 1'd0;
		sdram_baddress_storage_full <= 2'd0;
		sdram_baddress_re <= 1'd0;
		sdram_wrdata_storage_full <= 16'd0;
		sdram_wrdata_re <= 1'd0;
		sdram_status <= 16'd0;
		sdram_dfi_p0_address <= 13'd0;
		sdram_dfi_p0_bank <= 2'd0;
		sdram_dfi_p0_cas_n <= 1'd1;
		sdram_dfi_p0_cs_n <= 1'd1;
		sdram_dfi_p0_ras_n <= 1'd1;
		sdram_dfi_p0_we_n <= 1'd1;
		sdram_dfi_p0_wrdata_en <= 1'd0;
		sdram_dfi_p0_rddata_en <= 1'd0;
		sdram_cmd_payload_a <= 13'd0;
		sdram_cmd_payload_ba <= 2'd0;
		sdram_cmd_payload_cas <= 1'd0;
		sdram_cmd_payload_ras <= 1'd0;
		sdram_cmd_payload_we <= 1'd0;
		sdram_timer_count <= 10'd625;
		sdram_generator_done <= 1'd0;
		sdram_generator_counter <= 4'd0;
		sdram_bankmachine0_cmd_buffer_lookahead_level <= 4'd0;
		sdram_bankmachine0_cmd_buffer_lookahead_produce <= 3'd0;
		sdram_bankmachine0_cmd_buffer_lookahead_consume <= 3'd0;
		sdram_bankmachine0_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine0_cmd_buffer_source_payload_addr <= 22'd0;
		sdram_bankmachine0_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine0_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine0_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine0_row <= 13'd0;
		sdram_bankmachine0_row_opened <= 1'd0;
		sdram_bankmachine0_twtpcon_ready <= 1'd1;
		sdram_bankmachine0_twtpcon_count <= 2'd0;
		sdram_bankmachine1_cmd_buffer_lookahead_level <= 4'd0;
		sdram_bankmachine1_cmd_buffer_lookahead_produce <= 3'd0;
		sdram_bankmachine1_cmd_buffer_lookahead_consume <= 3'd0;
		sdram_bankmachine1_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine1_cmd_buffer_source_payload_addr <= 22'd0;
		sdram_bankmachine1_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine1_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine1_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine1_row <= 13'd0;
		sdram_bankmachine1_row_opened <= 1'd0;
		sdram_bankmachine1_twtpcon_ready <= 1'd1;
		sdram_bankmachine1_twtpcon_count <= 2'd0;
		sdram_bankmachine2_cmd_buffer_lookahead_level <= 4'd0;
		sdram_bankmachine2_cmd_buffer_lookahead_produce <= 3'd0;
		sdram_bankmachine2_cmd_buffer_lookahead_consume <= 3'd0;
		sdram_bankmachine2_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine2_cmd_buffer_source_payload_addr <= 22'd0;
		sdram_bankmachine2_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine2_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine2_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine2_row <= 13'd0;
		sdram_bankmachine2_row_opened <= 1'd0;
		sdram_bankmachine2_twtpcon_ready <= 1'd1;
		sdram_bankmachine2_twtpcon_count <= 2'd0;
		sdram_bankmachine3_cmd_buffer_lookahead_level <= 4'd0;
		sdram_bankmachine3_cmd_buffer_lookahead_produce <= 3'd0;
		sdram_bankmachine3_cmd_buffer_lookahead_consume <= 3'd0;
		sdram_bankmachine3_cmd_buffer_source_payload_we <= 1'd0;
		sdram_bankmachine3_cmd_buffer_source_payload_addr <= 22'd0;
		sdram_bankmachine3_cmd_buffer_valid_n <= 1'd0;
		sdram_bankmachine3_cmd_buffer_first_n <= 1'd0;
		sdram_bankmachine3_cmd_buffer_last_n <= 1'd0;
		sdram_bankmachine3_row <= 13'd0;
		sdram_bankmachine3_row_opened <= 1'd0;
		sdram_bankmachine3_twtpcon_ready <= 1'd1;
		sdram_bankmachine3_twtpcon_count <= 2'd0;
		sdram_choose_cmd_grant <= 2'd0;
		sdram_choose_req_grant <= 2'd0;
		sdram_tccdcon_ready <= 1'd1;
		sdram_tccdcon_count <= 1'd0;
		sdram_twtrcon_ready <= 1'd1;
		sdram_twtrcon_count <= 3'd0;
		sdram_time0 <= 5'd0;
		sdram_time1 <= 4'd0;
		cache <= 1'd0;
		axi2axilite0_state <= 2'd0;
		axilite2wishbone0_state <= 3'd0;
		converter0_state <= 2'd0;
		axi2axilite1_state <= 2'd0;
		axilite2wishbone1_state <= 3'd0;
		converter1_state <= 2'd0;
		refresher_state <= 2'd0;
		bankmachine0_state <= 3'd0;
		bankmachine1_state <= 3'd0;
		bankmachine2_state <= 3'd0;
		bankmachine3_state <= 3'd0;
		multiplexer_state <= 3'd0;
		rbank <= 2'd0;
		wbank <= 2'd0;
		new_master_wdata_ready <= 1'd0;
		new_master_rdata_valid0 <= 1'd0;
		new_master_rdata_valid1 <= 1'd0;
		new_master_rdata_valid2 <= 1'd0;
		new_master_rdata_valid3 <= 1'd0;
		new_master_rdata_valid4 <= 1'd0;
		cache_state <= 3'd0;
		litedramwishbone2native_state <= 2'd0;
		basesoc_grant <= 1'd0;
		basesoc_slave_sel_r <= 4'd0;
		basesoc_count <= 20'd1000000;
		basesoc_interface0_bank_bus_dat_r <= 8'd0;
		basesoc_interface1_bank_bus_dat_r <= 8'd0;
		basesoc_interface2_bank_bus_dat_r <= 8'd0;
		basesoc_interface3_bank_bus_dat_r <= 8'd0;
		basesoc_interface4_bank_bus_dat_r <= 8'd0;
	end
	regs0 <= serial_rx;
	regs1 <= regs0;
end

always @(posedge sys_ps_clk) begin
	dq_in <= dq_i;
	if (sys_ps_rst) begin
		dq_in <= 16'd0;
	end
end

ExampleRocketSystem ExampleRocketSystem(
	.clock(sys_clk),
	.debug_clockeddmi_dmiClock(1'd0),
	.debug_clockeddmi_dmiReset(1'd0),
	.debug_clockeddmi_dmi_req_bits_addr(1'd0),
	.debug_clockeddmi_dmi_req_bits_data(1'd0),
	.debug_clockeddmi_dmi_req_bits_op(1'd0),
	.debug_clockeddmi_dmi_req_valid(1'd0),
	.debug_clockeddmi_dmi_resp_ready(1'd0),
	.interrupts(rocketrv64_interrupt),
	.mem_axi4_0_ar_ready(rocketrv64_mem_axi_ar_ready),
	.mem_axi4_0_aw_ready(rocketrv64_mem_axi_aw_ready),
	.mem_axi4_0_b_bits_id(rocketrv64_mem_axi_b_payload_id),
	.mem_axi4_0_b_bits_resp(rocketrv64_mem_axi_b_payload_resp),
	.mem_axi4_0_b_valid(rocketrv64_mem_axi_b_valid),
	.mem_axi4_0_r_bits_data(rocketrv64_mem_axi_r_payload_data),
	.mem_axi4_0_r_bits_id(rocketrv64_mem_axi_r_payload_id),
	.mem_axi4_0_r_bits_last(rocketrv64_mem_axi_r_last),
	.mem_axi4_0_r_bits_resp(rocketrv64_mem_axi_r_payload_resp),
	.mem_axi4_0_r_valid(rocketrv64_mem_axi_r_valid),
	.mem_axi4_0_w_ready(rocketrv64_mem_axi_w_ready),
	.mmio_axi4_0_ar_ready(rocketrv64_mmio_axi_ar_ready),
	.mmio_axi4_0_aw_ready(rocketrv64_mmio_axi_aw_ready),
	.mmio_axi4_0_b_bits_id(rocketrv64_mmio_axi_b_payload_id),
	.mmio_axi4_0_b_bits_resp(rocketrv64_mmio_axi_b_payload_resp),
	.mmio_axi4_0_b_valid(rocketrv64_mmio_axi_b_valid),
	.mmio_axi4_0_r_bits_data(rocketrv64_mmio_axi_r_payload_data),
	.mmio_axi4_0_r_bits_id(rocketrv64_mmio_axi_r_payload_id),
	.mmio_axi4_0_r_bits_last(rocketrv64_mmio_axi_r_last),
	.mmio_axi4_0_r_bits_resp(rocketrv64_mmio_axi_r_payload_resp),
	.mmio_axi4_0_r_valid(rocketrv64_mmio_axi_r_valid),
	.mmio_axi4_0_w_ready(rocketrv64_mmio_axi_w_ready),
	.reset((sys_rst | rocketrv64_reset)),
	.mem_axi4_0_ar_bits_addr(rocketrv64_mem_axi_ar_payload_addr),
	.mem_axi4_0_ar_bits_burst(rocketrv64_mem_axi_ar_payload_burst),
	.mem_axi4_0_ar_bits_cache(rocketrv64_mem_axi_ar_payload_cache),
	.mem_axi4_0_ar_bits_id(rocketrv64_mem_axi_ar_payload_id),
	.mem_axi4_0_ar_bits_len(rocketrv64_mem_axi_ar_payload_len),
	.mem_axi4_0_ar_bits_lock(rocketrv64_mem_axi_ar_payload_lock),
	.mem_axi4_0_ar_bits_prot(rocketrv64_mem_axi_ar_payload_prot),
	.mem_axi4_0_ar_bits_qos(rocketrv64_mem_axi_ar_payload_qos),
	.mem_axi4_0_ar_bits_size(rocketrv64_mem_axi_ar_payload_size),
	.mem_axi4_0_ar_valid(rocketrv64_mem_axi_ar_valid),
	.mem_axi4_0_aw_bits_addr(rocketrv64_mem_axi_aw_payload_addr),
	.mem_axi4_0_aw_bits_burst(rocketrv64_mem_axi_aw_payload_burst),
	.mem_axi4_0_aw_bits_cache(rocketrv64_mem_axi_aw_payload_cache),
	.mem_axi4_0_aw_bits_id(rocketrv64_mem_axi_aw_payload_id),
	.mem_axi4_0_aw_bits_len(rocketrv64_mem_axi_aw_payload_len),
	.mem_axi4_0_aw_bits_lock(rocketrv64_mem_axi_aw_payload_lock),
	.mem_axi4_0_aw_bits_prot(rocketrv64_mem_axi_aw_payload_prot),
	.mem_axi4_0_aw_bits_qos(rocketrv64_mem_axi_aw_payload_qos),
	.mem_axi4_0_aw_bits_size(rocketrv64_mem_axi_aw_payload_size),
	.mem_axi4_0_aw_valid(rocketrv64_mem_axi_aw_valid),
	.mem_axi4_0_b_ready(rocketrv64_mem_axi_b_ready),
	.mem_axi4_0_r_ready(rocketrv64_mem_axi_r_ready),
	.mem_axi4_0_w_bits_data(rocketrv64_mem_axi_w_payload_data),
	.mem_axi4_0_w_bits_last(rocketrv64_mem_axi_w_last),
	.mem_axi4_0_w_bits_strb(rocketrv64_mem_axi_w_payload_strb),
	.mem_axi4_0_w_valid(rocketrv64_mem_axi_w_valid),
	.mmio_axi4_0_ar_bits_addr(rocketrv64_mmio_axi_ar_payload_addr),
	.mmio_axi4_0_ar_bits_burst(rocketrv64_mmio_axi_ar_payload_burst),
	.mmio_axi4_0_ar_bits_cache(rocketrv64_mmio_axi_ar_payload_cache),
	.mmio_axi4_0_ar_bits_id(rocketrv64_mmio_axi_ar_payload_id),
	.mmio_axi4_0_ar_bits_len(rocketrv64_mmio_axi_ar_payload_len),
	.mmio_axi4_0_ar_bits_lock(rocketrv64_mmio_axi_ar_payload_lock),
	.mmio_axi4_0_ar_bits_prot(rocketrv64_mmio_axi_ar_payload_prot),
	.mmio_axi4_0_ar_bits_qos(rocketrv64_mmio_axi_ar_payload_qos),
	.mmio_axi4_0_ar_bits_size(rocketrv64_mmio_axi_ar_payload_size),
	.mmio_axi4_0_ar_valid(rocketrv64_mmio_axi_ar_valid),
	.mmio_axi4_0_aw_bits_addr(rocketrv64_mmio_axi_aw_payload_addr),
	.mmio_axi4_0_aw_bits_burst(rocketrv64_mmio_axi_aw_payload_burst),
	.mmio_axi4_0_aw_bits_cache(rocketrv64_mmio_axi_aw_payload_cache),
	.mmio_axi4_0_aw_bits_id(rocketrv64_mmio_axi_aw_payload_id),
	.mmio_axi4_0_aw_bits_len(rocketrv64_mmio_axi_aw_payload_len),
	.mmio_axi4_0_aw_bits_lock(rocketrv64_mmio_axi_aw_payload_lock),
	.mmio_axi4_0_aw_bits_prot(rocketrv64_mmio_axi_aw_payload_prot),
	.mmio_axi4_0_aw_bits_qos(rocketrv64_mmio_axi_aw_payload_qos),
	.mmio_axi4_0_aw_bits_size(rocketrv64_mmio_axi_aw_payload_size),
	.mmio_axi4_0_aw_valid(rocketrv64_mmio_axi_aw_valid),
	.mmio_axi4_0_b_ready(rocketrv64_mmio_axi_b_ready),
	.mmio_axi4_0_r_ready(rocketrv64_mmio_axi_r_ready),
	.mmio_axi4_0_w_bits_data(rocketrv64_mmio_axi_w_payload_data),
	.mmio_axi4_0_w_bits_last(rocketrv64_mmio_axi_w_last),
	.mmio_axi4_0_w_bits_strb(rocketrv64_mmio_axi_w_payload_strb),
	.mmio_axi4_0_w_valid(rocketrv64_mmio_axi_w_valid)
);

reg [31:0] mem[0:8191];
reg [12:0] memadr;
always @(posedge sys_clk) begin
	memadr <= rom_adr;
end

assign rom_dat_r = mem[memadr];

initial begin
	$readmemh("mem.init", mem);
end

reg [31:0] mem_1[0:1023];
reg [9:0] memadr_1;
always @(posedge sys_clk) begin
	if (sram_we[0])
		mem_1[sram_adr][7:0] <= sram_dat_w[7:0];
	if (sram_we[1])
		mem_1[sram_adr][15:8] <= sram_dat_w[15:8];
	if (sram_we[2])
		mem_1[sram_adr][23:16] <= sram_dat_w[23:16];
	if (sram_we[3])
		mem_1[sram_adr][31:24] <= sram_dat_w[31:24];
	memadr_1 <= sram_adr;
end

assign sram_dat_r = mem_1[memadr_1];

initial begin
	$readmemh("mem_1.init", mem_1);
end

reg [9:0] storage[0:15];
reg [9:0] memdat;
reg [9:0] memdat_1;
always @(posedge sys_clk) begin
	if (uart_tx_fifo_wrport_we)
		storage[uart_tx_fifo_wrport_adr] <= uart_tx_fifo_wrport_dat_w;
	memdat <= storage[uart_tx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (uart_tx_fifo_rdport_re)
		memdat_1 <= storage[uart_tx_fifo_rdport_adr];
end

assign uart_tx_fifo_wrport_dat_r = memdat;
assign uart_tx_fifo_rdport_dat_r = memdat_1;

reg [9:0] storage_1[0:15];
reg [9:0] memdat_2;
reg [9:0] memdat_3;
always @(posedge sys_clk) begin
	if (uart_rx_fifo_wrport_we)
		storage_1[uart_rx_fifo_wrport_adr] <= uart_rx_fifo_wrport_dat_w;
	memdat_2 <= storage_1[uart_rx_fifo_wrport_adr];
end

always @(posedge sys_clk) begin
	if (uart_rx_fifo_rdport_re)
		memdat_3 <= storage_1[uart_rx_fifo_rdport_adr];
end

assign uart_rx_fifo_wrport_dat_r = memdat_2;
assign uart_rx_fifo_rdport_dat_r = memdat_3;

IBUFG IBUFG(
	.I(clk32),
	.O(clk32a)
);

BUFIO2 #(
	.DIVIDE(1'd1),
	.DIVIDE_BYPASS("TRUE"),
	.I_INVERT("FALSE")
) BUFIO2 (
	.I(clk32a),
	.DIVCLK(clk32b)
);

PLL_ADV #(
	.BANDWIDTH("OPTIMIZED"),
	.CLKFBOUT_MULT(5'd20),
	.CLKFBOUT_PHASE(0.0),
	.CLKIN1_PERIOD(31.25),
	.CLKIN2_PERIOD(0.0),
	.CLKOUT0_DIVIDE(4'd8),
	.CLKOUT0_DUTY_CYCLE(0.5),
	.CLKOUT0_PHASE(0.0),
	.CLKOUT1_DIVIDE(4'd8),
	.CLKOUT1_DUTY_CYCLE(0.5),
	.CLKOUT1_PHASE(0.0),
	.CLKOUT2_DIVIDE(4'd8),
	.CLKOUT2_DUTY_CYCLE(0.5),
	.CLKOUT2_PHASE(0.0),
	.CLKOUT3_DIVIDE(4'd8),
	.CLKOUT3_DUTY_CYCLE(0.5),
	.CLKOUT3_PHASE(0.0),
	.CLKOUT4_DIVIDE(4'd8),
	.CLKOUT4_DUTY_CYCLE(0.5),
	.CLKOUT4_PHASE(0.0),
	.CLKOUT5_DIVIDE(4'd8),
	.CLKOUT5_DUTY_CYCLE(0.5),
	.CLKOUT5_PHASE(270.0),
	.CLK_FEEDBACK("CLKFBOUT"),
	.COMPENSATION("INTERNAL"),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER(0.01),
	.SIM_DEVICE("SPARTAN6")
) PLL_ADV (
	.CLKFBIN(pll_fb),
	.CLKIN1(clk32b),
	.CLKIN2(1'd0),
	.CLKINSEL(1'd1),
	.DADDR(1'd0),
	.DCLK(1'd0),
	.DEN(1'd0),
	.DI(1'd0),
	.DWE(1'd0),
	.REL(1'd0),
	.RST(1'd0),
	.CLKFBOUT(pll_fb),
	// Presence of these dangling port connections
	//   will cause a Yosys EDIF to fail when imported
	//   into ISE due to its belief that these signals
	//   are driving a BUFG
	//.CLKOUT0(pll[0]),
	//.CLKOUT1(pll[1]),
	//.CLKOUT2(pll[2]),
	//.CLKOUT3(pll[3]),
	.CLKOUT4(pll[4]),
	.CLKOUT5(pll[5]),
	.LOCKED(pll_lckd)
);

BUFG BUFG(
	.I(pll[4]),
	.O(sys_clk)
);

BUFG BUFG_1(
	.I(pll[5]),
	.O(sys_ps_clk)
);

// Since we are not inserting IOBs, using this primitive
//   causes a packing/DRC error, so comment out for now
//ODDR2 #(
//	.DDR_ALIGNMENT("NONE"),
//	.INIT(1'd0),
//	.SRTYPE("SYNC")
//) ODDR2 (
//	.C0(sys_clk),
//	.C1((~sys_clk)),
//	.CE(1'd1),
//	.D0(1'd0),
//	.D1(1'd1),
//	.R(1'd0),
//	.S(1'd0),
//	.Q(sdram_clock)
//);

assign sdram_dq = dq_oe ? dq_o : 16'bz;
assign dq_i = sdram_dq;

reg [24:0] storage_2[0:7];
reg [24:0] memdat_4;
always @(posedge sys_clk) begin
	if (sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
		storage_2[sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w;
	memdat_4 <= storage_2[sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r = memdat_4;
assign sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r = storage_2[sdram_bankmachine0_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_3[0:7];
reg [24:0] memdat_5;
always @(posedge sys_clk) begin
	if (sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
		storage_3[sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w;
	memdat_5 <= storage_3[sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r = memdat_5;
assign sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r = storage_3[sdram_bankmachine1_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_4[0:7];
reg [24:0] memdat_6;
always @(posedge sys_clk) begin
	if (sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
		storage_4[sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w;
	memdat_6 <= storage_4[sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r = memdat_6;
assign sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r = storage_4[sdram_bankmachine2_cmd_buffer_lookahead_rdport_adr];

reg [24:0] storage_5[0:7];
reg [24:0] memdat_7;
always @(posedge sys_clk) begin
	if (sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
		storage_5[sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr] <= sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w;
	memdat_7 <= storage_5[sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr];
end

always @(posedge sys_clk) begin
end

assign sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r = memdat_7;
assign sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r = storage_5[sdram_bankmachine3_cmd_buffer_lookahead_rdport_adr];

reg [31:0] data_mem[0:2047];
reg [10:0] memadr_2;
always @(posedge sys_clk) begin
	if (cache_data_port_we[0])
		data_mem[cache_data_port_adr][7:0] <= cache_data_port_dat_w[7:0];
	if (cache_data_port_we[1])
		data_mem[cache_data_port_adr][15:8] <= cache_data_port_dat_w[15:8];
	if (cache_data_port_we[2])
		data_mem[cache_data_port_adr][23:16] <= cache_data_port_dat_w[23:16];
	if (cache_data_port_we[3])
		data_mem[cache_data_port_adr][31:24] <= cache_data_port_dat_w[31:24];
	memadr_2 <= cache_data_port_adr;
end

assign cache_data_port_dat_r = data_mem[memadr_2];

reg [19:0] tag_mem[0:2047];
reg [10:0] memadr_3;
always @(posedge sys_clk) begin
	if (cache_tag_port_we)
		tag_mem[cache_tag_port_adr] <= cache_tag_port_dat_w;
	memadr_3 <= cache_tag_port_adr;
end

assign cache_tag_port_dat_r = tag_mem[memadr_3];

FDPE #(
	.INIT(1'd1)
) FDPE (
	.C(sys_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(xilinxasyncresetsynchronizerimpl),
	.Q(xilinxasyncresetsynchronizerimpl_rst_meta)
);

FDPE #(
	.INIT(1'd1)
) FDPE_1 (
	.C(sys_clk),
	.CE(1'd1),
	.D(xilinxasyncresetsynchronizerimpl_rst_meta),
	.PRE(xilinxasyncresetsynchronizerimpl),
	.Q(sys_rst)
);

endmodule
