import rv32i_types::*;
module control_rom
(
input logic [2:0] funct3,
input logic [6:0] funct7,
input rv32i_opcode opcode,
output rv32i_control_word ctrl
);

always_comb
begin
/* Default assignments */
ctrl.opcode = opcode;
ctrl.load_regfile = 1â€™b0;
/* ... other defaults ... */
/* Assign control signals based on opcode */
case(opcode)
op_auipc: begin
ctrl.aluop = alu_add;
end
/* ... other opcodes ... */
default: begin
ctrl = 0; /* Unknown opcode, set control word to zero */
end
endcase
end
endmodule : control_rom