# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lectureADC.srcs/sources_1/imports/AD1/Synchro_Horloges.vhd" \

# Do not sort compile order
nosort
