{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652030710836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652030710838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 22:55:10 2022 " "Processing started: Sun May 08 22:55:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652030710838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030710838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030710839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652030712589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652030712590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC-behave " "Found design unit 1: RISC-behave" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731681 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC " "Found entity 1: RISC" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 16bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder16-arc " "Found design unit 1: adder16-arc" {  } { { "16bit_adder.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/16bit_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731686 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "16bit_adder.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/16bit_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arc " "Found design unit 1: alu-arc" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731690 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_components.vhd 21 10 " "Found 21 design units, including 10 entities, in source file basic_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_components " "Found design unit 1: basic_components" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_8-Equations " "Found design unit 3: AND_8-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_v-Equations " "Found design unit 4: AND_v-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_2-Equations " "Found design unit 5: AND_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NAND_2-Equations " "Found design unit 6: NAND_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_2-Equations " "Found design unit 7: OR_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_2-Equations " "Found design unit 8: NOR_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XOR_2-Equations " "Found design unit 9: XOR_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XNOR_2-Equations " "Found design unit 10: XNOR_2-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 HALF_ADDER-Equations " "Found design unit 11: HALF_ADDER-Equations" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_8 " "Found entity 2: AND_8" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_v " "Found entity 3: AND_v" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_2 " "Found entity 4: AND_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_ENTITY_NAME" "5 NAND_2 " "Found entity 5: NAND_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_2 " "Found entity 6: OR_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOR_2 " "Found entity 7: NOR_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_ENTITY_NAME" "8 XOR_2 " "Found entity 8: XOR_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_ENTITY_NAME" "9 XNOR_2 " "Found entity 9: XNOR_2" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""} { "Info" "ISGN_ENTITY_NAME" "10 HALF_ADDER " "Found entity 10: HALF_ADDER" {  } { { "basic_components.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/basic_components.vhd" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_9bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imm_9bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_9bit-arc " "Found design unit 1: imm_9bit-arc" {  } { { "imm_9bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/imm_9bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731702 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_9bit " "Found entity 1: imm_9bit" {  } { { "imm_9bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/imm_9bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imm_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_6bit-arc " "Found design unit 1: imm_6bit-arc" {  } { { "imm_6bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/imm_6bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731707 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_6bit " "Found entity 1: imm_6bit" {  } { { "imm_6bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/imm_6bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-arc " "Found design unit 1: Full_Adder-arc" {  } { { "Full_Adder.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731716 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-arc " "Found design unit 1: memory-arc" {  } { { "memory.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/memory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731723 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/memory.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_16-comp_nand " "Found design unit 1: nand_16-comp_nand" {  } { { "nand_16bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/nand_16bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731729 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_16 " "Found entity 1: nand_16" {  } { { "nand_16bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/nand_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arc " "Found design unit 1: register_file-arc" {  } { { "Register_file.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Register_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731734 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "Register_file.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652030731734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC " "Elaborating entity \"RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652030731845 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rdata_PC RISC.vhd(50) " "VHDL Signal Declaration warning at RISC.vhd(50): used explicit default value for signal \"rdata_PC\" because signal was never assigned a value" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652030731848 "|RISC"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rpc_wr RISC.vhd(51) " "VHDL Signal Declaration warning at RISC.vhd(51): used explicit default value for signal \"rpc_wr\" because signal was never assigned a value" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652030731851 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1 RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"t1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731856 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2 RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"t2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731857 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t3 RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"t3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731857 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t4 RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"t4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731857 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"ir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731857 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code RISC.vhd(76) " "VHDL Process Statement warning at RISC.vhd(76): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731857 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero RISC.vhd(77) " "VHDL Process Statement warning at RISC.vhd(77): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731858 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry RISC.vhd(77) " "VHDL Process Statement warning at RISC.vhd(77): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731858 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr RISC.vhd(78) " "VHDL Process Statement warning at RISC.vhd(78): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731858 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr RISC.vhd(101) " "VHDL Process Statement warning at RISC.vhd(101): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731858 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_dout RISC.vhd(102) " "VHDL Process Statement warning at RISC.vhd(102): signal \"mem_dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731858 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(141) " "VHDL Process Statement warning at RISC.vhd(141): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731859 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata2 RISC.vhd(142) " "VHDL Process Statement warning at RISC.vhd(142): signal \"rdata2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731860 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(157) " "VHDL Process Statement warning at RISC.vhd(157): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731860 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(187) " "VHDL Process Statement warning at RISC.vhd(187): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731861 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(190) " "VHDL Process Statement warning at RISC.vhd(190): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731861 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(196) " "VHDL Process Statement warning at RISC.vhd(196): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731861 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(199) " "VHDL Process Statement warning at RISC.vhd(199): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731862 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(205) " "VHDL Process Statement warning at RISC.vhd(205): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731862 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(208) " "VHDL Process Statement warning at RISC.vhd(208): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731862 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(211) " "VHDL Process Statement warning at RISC.vhd(211): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731862 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata2 RISC.vhd(212) " "VHDL Process Statement warning at RISC.vhd(212): signal \"rdata2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731862 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(216) " "VHDL Process Statement warning at RISC.vhd(216): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731863 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(220) " "VHDL Process Statement warning at RISC.vhd(220): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731863 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(223) " "VHDL Process Statement warning at RISC.vhd(223): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731863 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(233) " "VHDL Process Statement warning at RISC.vhd(233): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731865 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel6_out RISC.vhd(235) " "VHDL Process Statement warning at RISC.vhd(235): signal \"sel6_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731865 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(244) " "VHDL Process Statement warning at RISC.vhd(244): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731866 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(247) " "VHDL Process Statement warning at RISC.vhd(247): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731866 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel9_out RISC.vhd(260) " "VHDL Process Statement warning at RISC.vhd(260): signal \"sel9_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731866 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(277) " "VHDL Process Statement warning at RISC.vhd(277): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731866 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel6_out RISC.vhd(279) " "VHDL Process Statement warning at RISC.vhd(279): signal \"sel6_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731867 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out RISC.vhd(285) " "VHDL Process Statement warning at RISC.vhd(285): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731867 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "car_out RISC.vhd(288) " "VHDL Process Statement warning at RISC.vhd(288): signal \"car_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731867 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_dout RISC.vhd(291) " "VHDL Process Statement warning at RISC.vhd(291): signal \"mem_dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731867 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(302) " "VHDL Process Statement warning at RISC.vhd(302): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731867 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(313) " "VHDL Process Statement warning at RISC.vhd(313): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731868 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_dout RISC.vhd(325) " "VHDL Process Statement warning at RISC.vhd(325): signal \"mem_dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731868 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(335) " "VHDL Process Statement warning at RISC.vhd(335): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731868 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(342) " "VHDL Process Statement warning at RISC.vhd(342): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731868 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata2 RISC.vhd(361) " "VHDL Process Statement warning at RISC.vhd(361): signal \"rdata2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731869 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(371) " "VHDL Process Statement warning at RISC.vhd(371): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731870 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr RISC.vhd(379) " "VHDL Process Statement warning at RISC.vhd(379): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731870 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata2 RISC.vhd(394) " "VHDL Process Statement warning at RISC.vhd(394): signal \"rdata2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731870 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel9_out RISC.vhd(398) " "VHDL Process Statement warning at RISC.vhd(398): signal \"sel9_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731870 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(400) " "VHDL Process Statement warning at RISC.vhd(400): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731871 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rdata1 RISC.vhd(409) " "VHDL Process Statement warning at RISC.vhd(409): signal \"rdata1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731871 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel9_out RISC.vhd(419) " "VHDL Process Statement warning at RISC.vhd(419): signal \"sel9_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731871 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(421) " "VHDL Process Statement warning at RISC.vhd(421): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731871 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr RISC.vhd(426) " "VHDL Process Statement warning at RISC.vhd(426): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731871 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel6_out RISC.vhd(428) " "VHDL Process Statement warning at RISC.vhd(428): signal \"sel6_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731872 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(430) " "VHDL Process Statement warning at RISC.vhd(430): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731872 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr RISC.vhd(437) " "VHDL Process Statement warning at RISC.vhd(437): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731872 "|RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out RISC.vhd(440) " "VHDL Process Statement warning at RISC.vhd(440): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030731872 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_wr RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"mem_wr\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731884 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_rd RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"mem_rd\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731884 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rwr RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rwr\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731884 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_rst RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rf_rst\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731884 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_add RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"mem_add\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731885 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rA1 RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rA1\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731885 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rA2 RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rA2\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731885 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_x RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"alu_x\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731885 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_y RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"alu_y\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731885 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731886 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rdata3 RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rdata3\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731886 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rA3 RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"rA3\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731886 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel6_in RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"sel6_in\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731886 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel9_in RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"sel9_in\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731886 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel9_type RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"sel9_type\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731887 "|RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_din RISC.vhd(68) " "VHDL Process Statement warning at RISC.vhd(68): inferring latch(es) for signal or variable \"mem_din\", which holds its previous value in one or more paths through the process" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030731887 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[0\] RISC.vhd(68) " "Inferred latch for \"mem_din\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731909 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[1\] RISC.vhd(68) " "Inferred latch for \"mem_din\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731909 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[2\] RISC.vhd(68) " "Inferred latch for \"mem_din\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731909 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[3\] RISC.vhd(68) " "Inferred latch for \"mem_din\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731910 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[4\] RISC.vhd(68) " "Inferred latch for \"mem_din\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731910 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[5\] RISC.vhd(68) " "Inferred latch for \"mem_din\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731910 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[6\] RISC.vhd(68) " "Inferred latch for \"mem_din\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731910 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[7\] RISC.vhd(68) " "Inferred latch for \"mem_din\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731910 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[8\] RISC.vhd(68) " "Inferred latch for \"mem_din\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731910 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[9\] RISC.vhd(68) " "Inferred latch for \"mem_din\[9\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731911 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[10\] RISC.vhd(68) " "Inferred latch for \"mem_din\[10\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731912 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[11\] RISC.vhd(68) " "Inferred latch for \"mem_din\[11\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731912 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[12\] RISC.vhd(68) " "Inferred latch for \"mem_din\[12\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731912 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[13\] RISC.vhd(68) " "Inferred latch for \"mem_din\[13\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731912 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[14\] RISC.vhd(68) " "Inferred latch for \"mem_din\[14\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731913 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_din\[15\] RISC.vhd(68) " "Inferred latch for \"mem_din\[15\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731913 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_type RISC.vhd(68) " "Inferred latch for \"sel9_type\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731913 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[0\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731913 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[1\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731913 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[2\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731914 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[3\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731914 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[4\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731914 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[5\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731914 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[6\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731914 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[7\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731914 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel9_in\[8\] RISC.vhd(68) " "Inferred latch for \"sel9_in\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731914 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[0\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731915 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[1\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731915 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[2\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731915 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[3\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731915 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[4\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731915 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel6_in\[5\] RISC.vhd(68) " "Inferred latch for \"sel6_in\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731916 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA3\[0\] RISC.vhd(68) " "Inferred latch for \"rA3\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731916 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA3\[1\] RISC.vhd(68) " "Inferred latch for \"rA3\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731916 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA3\[2\] RISC.vhd(68) " "Inferred latch for \"rA3\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731917 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[0\] RISC.vhd(68) " "Inferred latch for \"rdata3\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731917 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[1\] RISC.vhd(68) " "Inferred latch for \"rdata3\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731917 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[2\] RISC.vhd(68) " "Inferred latch for \"rdata3\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731918 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[3\] RISC.vhd(68) " "Inferred latch for \"rdata3\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731918 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[4\] RISC.vhd(68) " "Inferred latch for \"rdata3\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731919 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[5\] RISC.vhd(68) " "Inferred latch for \"rdata3\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731919 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[6\] RISC.vhd(68) " "Inferred latch for \"rdata3\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731919 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[7\] RISC.vhd(68) " "Inferred latch for \"rdata3\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731920 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[8\] RISC.vhd(68) " "Inferred latch for \"rdata3\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731920 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[9\] RISC.vhd(68) " "Inferred latch for \"rdata3\[9\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731920 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[10\] RISC.vhd(68) " "Inferred latch for \"rdata3\[10\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731921 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[11\] RISC.vhd(68) " "Inferred latch for \"rdata3\[11\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731921 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[12\] RISC.vhd(68) " "Inferred latch for \"rdata3\[12\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731921 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[13\] RISC.vhd(68) " "Inferred latch for \"rdata3\[13\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731921 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[14\] RISC.vhd(68) " "Inferred latch for \"rdata3\[14\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731922 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata3\[15\] RISC.vhd(68) " "Inferred latch for \"rdata3\[15\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731922 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op RISC.vhd(68) " "Inferred latch for \"alu_op\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731922 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[0\] RISC.vhd(68) " "Inferred latch for \"alu_y\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731922 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[1\] RISC.vhd(68) " "Inferred latch for \"alu_y\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731922 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[2\] RISC.vhd(68) " "Inferred latch for \"alu_y\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731923 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[3\] RISC.vhd(68) " "Inferred latch for \"alu_y\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731923 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[4\] RISC.vhd(68) " "Inferred latch for \"alu_y\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731923 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[5\] RISC.vhd(68) " "Inferred latch for \"alu_y\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731923 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[6\] RISC.vhd(68) " "Inferred latch for \"alu_y\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731924 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[7\] RISC.vhd(68) " "Inferred latch for \"alu_y\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731924 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[8\] RISC.vhd(68) " "Inferred latch for \"alu_y\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731924 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[9\] RISC.vhd(68) " "Inferred latch for \"alu_y\[9\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731924 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[10\] RISC.vhd(68) " "Inferred latch for \"alu_y\[10\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731924 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[11\] RISC.vhd(68) " "Inferred latch for \"alu_y\[11\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731925 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[12\] RISC.vhd(68) " "Inferred latch for \"alu_y\[12\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731925 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[13\] RISC.vhd(68) " "Inferred latch for \"alu_y\[13\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731925 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[14\] RISC.vhd(68) " "Inferred latch for \"alu_y\[14\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731925 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_y\[15\] RISC.vhd(68) " "Inferred latch for \"alu_y\[15\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731926 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[0\] RISC.vhd(68) " "Inferred latch for \"alu_x\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731926 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[1\] RISC.vhd(68) " "Inferred latch for \"alu_x\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731926 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[2\] RISC.vhd(68) " "Inferred latch for \"alu_x\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731926 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[3\] RISC.vhd(68) " "Inferred latch for \"alu_x\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731926 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[4\] RISC.vhd(68) " "Inferred latch for \"alu_x\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731926 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[5\] RISC.vhd(68) " "Inferred latch for \"alu_x\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731927 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[6\] RISC.vhd(68) " "Inferred latch for \"alu_x\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731927 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[7\] RISC.vhd(68) " "Inferred latch for \"alu_x\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731927 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[8\] RISC.vhd(68) " "Inferred latch for \"alu_x\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731927 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[9\] RISC.vhd(68) " "Inferred latch for \"alu_x\[9\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731928 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[10\] RISC.vhd(68) " "Inferred latch for \"alu_x\[10\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731928 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[11\] RISC.vhd(68) " "Inferred latch for \"alu_x\[11\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731928 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[12\] RISC.vhd(68) " "Inferred latch for \"alu_x\[12\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731928 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[13\] RISC.vhd(68) " "Inferred latch for \"alu_x\[13\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731929 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[14\] RISC.vhd(68) " "Inferred latch for \"alu_x\[14\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731929 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_x\[15\] RISC.vhd(68) " "Inferred latch for \"alu_x\[15\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731929 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA2\[0\] RISC.vhd(68) " "Inferred latch for \"rA2\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731929 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA2\[1\] RISC.vhd(68) " "Inferred latch for \"rA2\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731929 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA2\[2\] RISC.vhd(68) " "Inferred latch for \"rA2\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731929 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA1\[0\] RISC.vhd(68) " "Inferred latch for \"rA1\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731929 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA1\[1\] RISC.vhd(68) " "Inferred latch for \"rA1\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731929 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rA1\[2\] RISC.vhd(68) " "Inferred latch for \"rA1\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731929 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[0\] RISC.vhd(68) " "Inferred latch for \"mem_add\[0\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731930 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[1\] RISC.vhd(68) " "Inferred latch for \"mem_add\[1\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731930 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[2\] RISC.vhd(68) " "Inferred latch for \"mem_add\[2\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731930 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[3\] RISC.vhd(68) " "Inferred latch for \"mem_add\[3\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731930 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[4\] RISC.vhd(68) " "Inferred latch for \"mem_add\[4\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731930 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[5\] RISC.vhd(68) " "Inferred latch for \"mem_add\[5\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731931 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[6\] RISC.vhd(68) " "Inferred latch for \"mem_add\[6\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731931 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[7\] RISC.vhd(68) " "Inferred latch for \"mem_add\[7\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731931 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[8\] RISC.vhd(68) " "Inferred latch for \"mem_add\[8\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731931 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[9\] RISC.vhd(68) " "Inferred latch for \"mem_add\[9\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731932 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[10\] RISC.vhd(68) " "Inferred latch for \"mem_add\[10\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731932 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[11\] RISC.vhd(68) " "Inferred latch for \"mem_add\[11\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731932 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[12\] RISC.vhd(68) " "Inferred latch for \"mem_add\[12\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731932 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[13\] RISC.vhd(68) " "Inferred latch for \"mem_add\[13\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731932 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[14\] RISC.vhd(68) " "Inferred latch for \"mem_add\[14\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731932 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_add\[15\] RISC.vhd(68) " "Inferred latch for \"mem_add\[15\]\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731932 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_rst RISC.vhd(68) " "Inferred latch for \"rf_rst\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731932 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rwr RISC.vhd(68) " "Inferred latch for \"rwr\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731933 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_rd RISC.vhd(68) " "Inferred latch for \"mem_rd\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731933 "|RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_wr RISC.vhd(68) " "Inferred latch for \"mem_wr\" at RISC.vhd(68)" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030731933 "|RISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_9bit imm_9bit:sel9_reg " "Elaborating entity \"imm_9bit\" for hierarchy \"imm_9bit:sel9_reg\"" {  } { { "RISC.vhd" "sel9_reg" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732074 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y imm_9bit.vhd(18) " "VHDL Process Statement warning at imm_9bit.vhd(18): inferring latch(es) for signal or variable \"y\", which holds its previous value in one or more paths through the process" {  } { { "imm_9bit.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/imm_9bit.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030732076 "|RISC|imm_9bit:sel9_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_6bit imm_6bit:sel6_reg " "Elaborating entity \"imm_6bit\" for hierarchy \"imm_6bit:sel6_reg\"" {  } { { "RISC.vhd" "sel6_reg" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_main " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_main\"" {  } { { "RISC.vhd" "register_file_main" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732081 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Register_file.vhd(51) " "VHDL Process Statement warning at Register_file.vhd(51): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Register_file.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030732086 "|RISC|register_file:register_file_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs Register_file.vhd(52) " "VHDL Process Statement warning at Register_file.vhd(52): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register_file.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/Register_file.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652030732086 "|RISC|register_file:register_file_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"alu:alu_main\"" {  } { { "RISC.vhd" "alu_main" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732088 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carry2 alu.vhd(17) " "VHDL Signal Declaration warning at alu.vhd(17): used implicit default value for signal \"carry2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652030732090 "|RISC|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "eq alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): inferring latch(es) for signal or variable \"eq\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eq alu.vhd(38) " "Inferred latch for \"eq\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout alu.vhd(38) " "Inferred latch for \"cout\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.vhd(38) " "Inferred latch for \"z\[0\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.vhd(38) " "Inferred latch for \"z\[1\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.vhd(38) " "Inferred latch for \"z\[2\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.vhd(38) " "Inferred latch for \"z\[3\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.vhd(38) " "Inferred latch for \"z\[4\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.vhd(38) " "Inferred latch for \"z\[5\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.vhd(38) " "Inferred latch for \"z\[6\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.vhd(38) " "Inferred latch for \"z\[7\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732091 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.vhd(38) " "Inferred latch for \"z\[8\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732092 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.vhd(38) " "Inferred latch for \"z\[9\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732092 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.vhd(38) " "Inferred latch for \"z\[10\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732092 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.vhd(38) " "Inferred latch for \"z\[11\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732092 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.vhd(38) " "Inferred latch for \"z\[12\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732092 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.vhd(38) " "Inferred latch for \"z\[13\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732092 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.vhd(38) " "Inferred latch for \"z\[14\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732092 "|RISC|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.vhd(38) " "Inferred latch for \"z\[15\]\" at alu.vhd(38)" {  } { { "alu.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030732092 "|RISC|alu:alu_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 alu:alu_main\|adder16:p_1 " "Elaborating entity \"adder16\" for hierarchy \"alu:alu_main\|adder16:p_1\"" {  } { { "alu.vhd" "p_1" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0 " "Elaborating entity \"Full_Adder\" for hierarchy \"alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\"" {  } { { "16bit_adder.vhd" "full_adder0" { Text "C:/Intel/Quartus/EE309_project/main_project/16bit_adder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|HALF_ADDER:half_1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|HALF_ADDER:half_1\"" {  } { { "Full_Adder.vhd" "half_1" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|AND_2:and_1 " "Elaborating entity \"AND_2\" for hierarchy \"alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|AND_2:and_1\"" {  } { { "Full_Adder.vhd" "and_1" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|OR_2:or_1 " "Elaborating entity \"OR_2\" for hierarchy \"alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|OR_2:or_1\"" {  } { { "Full_Adder.vhd" "or_1" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|XOR_2:xor_1 " "Elaborating entity \"XOR_2\" for hierarchy \"alu:alu_main\|adder16:p_1\|Full_Adder:full_adder0\|XOR_2:xor_1\"" {  } { { "Full_Adder.vhd" "xor_1" { Text "C:/Intel/Quartus/EE309_project/main_project/Full_Adder.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_16 alu:alu_main\|nand_16:p_2 " "Elaborating entity \"nand_16\" for hierarchy \"alu:alu_main\|nand_16:p_2\"" {  } { { "alu.vhd" "p_2" { Text "C:/Intel/Quartus/EE309_project/main_project/alu.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem_main " "Elaborating entity \"memory\" for hierarchy \"memory:mem_main\"" {  } { { "RISC.vhd" "mem_main" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030732164 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out memory.vhd(34) " "VHDL Process Statement warning at memory.vhd(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/memory.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652030732166 "|RISC|memory:mem_main"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:mem_main\|arr " "RAM logic \"memory:mem_main\|arr\" is uninferred due to asynchronous read logic" {  } { { "memory.vhd" "arr" { Text "C:/Intel/Quartus/EE309_project/main_project/memory.vhd" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1652030732955 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1652030732955 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "239 " "239 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652030734014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652030734401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652030734401 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652030734538 "|RISC|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISC.vhd" "" { Text "C:/Intel/Quartus/EE309_project/main_project/RISC.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652030734538 "|RISC|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652030734538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652030734540 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652030734540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652030734540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652030734587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 22:55:34 2022 " "Processing ended: Sun May 08 22:55:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652030734587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652030734587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652030734587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652030734587 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1652030737216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652030737217 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 22:55:36 2022 " "Processing started: Sun May 08 22:55:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652030737217 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1652030737217 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1652030737217 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1652030737601 ""}
{ "Info" "0" "" "Project  = RISC" {  } {  } 0 0 "Project  = RISC" 0 0 "Fitter" 0 0 1652030737603 ""}
{ "Info" "0" "" "Revision = RISC" {  } {  } 0 0 "Revision = RISC" 0 0 "Fitter" 0 0 1652030737605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1652030737915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1652030737916 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"RISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1652030737945 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652030738110 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1652030738110 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1652030739227 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1652030739372 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1652030739749 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1652030740207 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1652030759931 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652030760072 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1652030760105 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652030760107 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1652030760108 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1652030760109 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1652030760110 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1652030760110 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1652030760110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1652030760111 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1652030760111 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652030760147 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC.sdc " "Synopsys Design Constraints File file not found: 'RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1652030777143 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1652030777149 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1652030777153 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1652030777154 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1652030777157 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1652030777157 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1652030777158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1652030777170 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1652030777285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652030778073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1652030778524 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1652030779091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652030779091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1652030781803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Intel/Quartus/EE309_project/main_project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1652030794259 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1652030794259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1652030794779 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1652030794779 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1652030794779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652030794791 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1652030796912 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652030796989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652030797967 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1652030797967 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1652030799585 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1652030802572 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Intel/Quartus/EE309_project/main_project/output_files/RISC.fit.smsg " "Generated suppressed messages file C:/Intel/Quartus/EE309_project/main_project/output_files/RISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1652030803191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6640 " "Peak virtual memory: 6640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652030804757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 22:56:44 2022 " "Processing ended: Sun May 08 22:56:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652030804757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652030804757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:53 " "Total CPU time (on all processors): 00:01:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652030804757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1652030804757 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1652030807046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652030807048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 22:56:46 2022 " "Processing started: Sun May 08 22:56:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652030807048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1652030807048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1652030807048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1652030809211 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1652030821896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652030823217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 22:57:03 2022 " "Processing ended: Sun May 08 22:57:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652030823217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652030823217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652030823217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1652030823217 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1652030824054 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1652030826225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652030826226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 22:57:05 2022 " "Processing started: Sun May 08 22:57:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652030826226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652030826226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC -c RISC " "Command: quartus_sta RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652030826227 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652030826668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652030828447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652030828447 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1652030828555 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1652030828555 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC.sdc " "Synopsys Design Constraints File file not found: 'RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1652030829999 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652030830000 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652030830000 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652030830001 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1652030830002 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652030830002 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652030830005 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1652030830022 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652030830026 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030830029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030830048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030830054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030830058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030830063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030830067 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652030830076 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652030830151 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652030832091 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652030832279 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652030832279 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652030832279 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652030832279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030832282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030832291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030832297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030832302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030832309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030832313 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652030832320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652030833087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652030834424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652030834557 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652030834557 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652030834557 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652030834557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030834566 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030834574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030834582 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030834588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030834595 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652030834603 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1652030835030 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1652030835030 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1652030835030 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1652030835031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030835040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030835048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030835054 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030835060 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1652030835066 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652030836568 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652030836569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5135 " "Peak virtual memory: 5135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652030836670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 22:57:16 2022 " "Processing ended: Sun May 08 22:57:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652030836670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652030836670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652030836670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652030836670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1652030839153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652030839154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 08 22:57:18 2022 " "Processing started: Sun May 08 22:57:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652030839154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652030839154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC -c RISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1652030839155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1652030842047 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1652030842124 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC.vho C:/Intel/Quartus/EE309_project/main_project/simulation/modelsim/ simulation " "Generated file RISC.vho in folder \"C:/Intel/Quartus/EE309_project/main_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1652030842414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652030842577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 08 22:57:22 2022 " "Processing ended: Sun May 08 22:57:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652030842577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652030842577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652030842577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652030842577 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus Prime Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1652030843460 ""}
