|MultiCycleProc
ValueSelect[0] => EIGHT_BIT_EIGHT_TO_ONE:HLMUX.SEL[0]
ValueSelect[1] => EIGHT_BIT_EIGHT_TO_ONE:HLMUX.SEL[1]
ValueSelect[2] => EIGHT_BIT_EIGHT_TO_ONE:HLMUX.SEL[2]
GClock => instruction_mem:MEM_ROM.clock
GClock => IF_ID_Reg:IF_ID.i_clock
GClock => REG_FILE:REGISTER_FILE.CLOCK
GClock => ID_EX_BUFFER:ID_EX.Clock
GClock => Ex_Mem_Buffer:EX_MEM.Clock
GClock => Mem_Wb_Buffer:MEM_WB.Clock
GClock => clockInverter:CLK_INV.GClock
GresetBar => EIGHT_BIT_REG:PC_REG.resetBar
GresetBar => IF_ID_Reg:IF_ID.i_globalResetBar
GresetBar => REG_FILE:REGISTER_FILE.G_RESETBAR
GresetBar => ID_EX_BUFFER:ID_EX.G_reset
GresetBar => Ex_Mem_Buffer:EX_MEM.resetBar
GresetBar => Mem_Wb_Buffer:MEM_WB.G_reset
MuxOut[0] << EIGHT_BIT_EIGHT_TO_ONE:HLMUX.Q[0]
MuxOut[1] << EIGHT_BIT_EIGHT_TO_ONE:HLMUX.Q[1]
MuxOut[2] << EIGHT_BIT_EIGHT_TO_ONE:HLMUX.Q[2]
MuxOut[3] << EIGHT_BIT_EIGHT_TO_ONE:HLMUX.Q[3]
MuxOut[4] << EIGHT_BIT_EIGHT_TO_ONE:HLMUX.Q[4]
MuxOut[5] << EIGHT_BIT_EIGHT_TO_ONE:HLMUX.Q[5]
MuxOut[6] << EIGHT_BIT_EIGHT_TO_ONE:HLMUX.Q[6]
MuxOut[7] << EIGHT_BIT_EIGHT_TO_ONE:HLMUX.Q[7]
InstructionOut[0] << instruction_mem:MEM_ROM.q[0]
InstructionOut[1] << instruction_mem:MEM_ROM.q[1]
InstructionOut[2] << instruction_mem:MEM_ROM.q[2]
InstructionOut[3] << instruction_mem:MEM_ROM.q[3]
InstructionOut[4] << instruction_mem:MEM_ROM.q[4]
InstructionOut[5] << instruction_mem:MEM_ROM.q[5]
InstructionOut[6] << instruction_mem:MEM_ROM.q[6]
InstructionOut[7] << instruction_mem:MEM_ROM.q[7]
InstructionOut[8] << instruction_mem:MEM_ROM.q[8]
InstructionOut[9] << instruction_mem:MEM_ROM.q[9]
InstructionOut[10] << instruction_mem:MEM_ROM.q[10]
InstructionOut[11] << instruction_mem:MEM_ROM.q[11]
InstructionOut[12] << instruction_mem:MEM_ROM.q[12]
InstructionOut[13] << instruction_mem:MEM_ROM.q[13]
InstructionOut[14] << instruction_mem:MEM_ROM.q[14]
InstructionOut[15] << instruction_mem:MEM_ROM.q[15]
InstructionOut[16] << instruction_mem:MEM_ROM.q[16]
InstructionOut[17] << instruction_mem:MEM_ROM.q[17]
InstructionOut[18] << instruction_mem:MEM_ROM.q[18]
InstructionOut[19] << instruction_mem:MEM_ROM.q[19]
InstructionOut[20] << instruction_mem:MEM_ROM.q[20]
InstructionOut[21] << instruction_mem:MEM_ROM.q[21]
InstructionOut[22] << instruction_mem:MEM_ROM.q[22]
InstructionOut[23] << instruction_mem:MEM_ROM.q[23]
InstructionOut[24] << instruction_mem:MEM_ROM.q[24]
InstructionOut[25] << instruction_mem:MEM_ROM.q[25]
InstructionOut[26] << instruction_mem:MEM_ROM.q[26]
InstructionOut[27] << instruction_mem:MEM_ROM.q[27]
InstructionOut[28] << instruction_mem:MEM_ROM.q[28]
InstructionOut[29] << instruction_mem:MEM_ROM.q[29]
InstructionOut[30] << instruction_mem:MEM_ROM.q[30]
InstructionOut[31] << instruction_mem:MEM_ROM.q[31]
BranchOut << CONTROL_UNIT:CNTRL.Branch
ZeroOut << MAIN_ALU:MAINALU.ZERO
MemWriteOut << Ex_Mem_Buffer:EX_MEM.MemWrite_Out
RegWriteOut << Mem_Wb_Buffer:MEM_WB.RegWrite_Out


|MultiCycleProc|EIGHT_BIT_REG:PC_REG
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_REG:PC_REG|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:PC_INC
CarryIn => OneBitAdder:SingleBitAdd.i_CarryIn
A[0] => OneBitAdder:SingleBitAdd.i_Ai
A[1] => OneBitAdder:AddGenerator:1:SingleBitAdd.i_Ai
A[2] => OneBitAdder:AddGenerator:2:SingleBitAdd.i_Ai
A[3] => OneBitAdder:AddGenerator:3:SingleBitAdd.i_Ai
A[4] => OneBitAdder:AddGenerator:4:SingleBitAdd.i_Ai
A[5] => OneBitAdder:AddGenerator:5:SingleBitAdd.i_Ai
A[6] => OneBitAdder:AddGenerator:6:SingleBitAdd.i_Ai
A[7] => OneBitAdder:AddGenerator:7:SingleBitAdd.i_Ai
B[0] => OneBitAdder:SingleBitAdd.i_Bi
B[1] => OneBitAdder:AddGenerator:1:SingleBitAdd.i_Bi
B[2] => OneBitAdder:AddGenerator:2:SingleBitAdd.i_Bi
B[3] => OneBitAdder:AddGenerator:3:SingleBitAdd.i_Bi
B[4] => OneBitAdder:AddGenerator:4:SingleBitAdd.i_Bi
B[5] => OneBitAdder:AddGenerator:5:SingleBitAdd.i_Bi
B[6] => OneBitAdder:AddGenerator:6:SingleBitAdd.i_Bi
B[7] => OneBitAdder:AddGenerator:7:SingleBitAdd.i_Bi
Sum[0] <= OneBitAdder:SingleBitAdd.o_Sum
Sum[1] <= OneBitAdder:AddGenerator:1:SingleBitAdd.o_Sum
Sum[2] <= OneBitAdder:AddGenerator:2:SingleBitAdd.o_Sum
Sum[3] <= OneBitAdder:AddGenerator:3:SingleBitAdd.o_Sum
Sum[4] <= OneBitAdder:AddGenerator:4:SingleBitAdd.o_Sum
Sum[5] <= OneBitAdder:AddGenerator:5:SingleBitAdd.o_Sum
Sum[6] <= OneBitAdder:AddGenerator:6:SingleBitAdd.o_Sum
Sum[7] <= OneBitAdder:AddGenerator:7:SingleBitAdd.o_Sum


|MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:1:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:2:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:3:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:4:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:5:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:6:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:PC_INC|oneBitAdder:\AddGenerator:7:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|instruction_mem:MEM_ROM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|MultiCycleProc|instruction_mem:MEM_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uts3:auto_generated.address_a[0]
address_a[1] => altsyncram_uts3:auto_generated.address_a[1]
address_a[2] => altsyncram_uts3:auto_generated.address_a[2]
address_a[3] => altsyncram_uts3:auto_generated.address_a[3]
address_a[4] => altsyncram_uts3:auto_generated.address_a[4]
address_a[5] => altsyncram_uts3:auto_generated.address_a[5]
address_a[6] => altsyncram_uts3:auto_generated.address_a[6]
address_a[7] => altsyncram_uts3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uts3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uts3:auto_generated.q_a[0]
q_a[1] <= altsyncram_uts3:auto_generated.q_a[1]
q_a[2] <= altsyncram_uts3:auto_generated.q_a[2]
q_a[3] <= altsyncram_uts3:auto_generated.q_a[3]
q_a[4] <= altsyncram_uts3:auto_generated.q_a[4]
q_a[5] <= altsyncram_uts3:auto_generated.q_a[5]
q_a[6] <= altsyncram_uts3:auto_generated.q_a[6]
q_a[7] <= altsyncram_uts3:auto_generated.q_a[7]
q_a[8] <= altsyncram_uts3:auto_generated.q_a[8]
q_a[9] <= altsyncram_uts3:auto_generated.q_a[9]
q_a[10] <= altsyncram_uts3:auto_generated.q_a[10]
q_a[11] <= altsyncram_uts3:auto_generated.q_a[11]
q_a[12] <= altsyncram_uts3:auto_generated.q_a[12]
q_a[13] <= altsyncram_uts3:auto_generated.q_a[13]
q_a[14] <= altsyncram_uts3:auto_generated.q_a[14]
q_a[15] <= altsyncram_uts3:auto_generated.q_a[15]
q_a[16] <= altsyncram_uts3:auto_generated.q_a[16]
q_a[17] <= altsyncram_uts3:auto_generated.q_a[17]
q_a[18] <= altsyncram_uts3:auto_generated.q_a[18]
q_a[19] <= altsyncram_uts3:auto_generated.q_a[19]
q_a[20] <= altsyncram_uts3:auto_generated.q_a[20]
q_a[21] <= altsyncram_uts3:auto_generated.q_a[21]
q_a[22] <= altsyncram_uts3:auto_generated.q_a[22]
q_a[23] <= altsyncram_uts3:auto_generated.q_a[23]
q_a[24] <= altsyncram_uts3:auto_generated.q_a[24]
q_a[25] <= altsyncram_uts3:auto_generated.q_a[25]
q_a[26] <= altsyncram_uts3:auto_generated.q_a[26]
q_a[27] <= altsyncram_uts3:auto_generated.q_a[27]
q_a[28] <= altsyncram_uts3:auto_generated.q_a[28]
q_a[29] <= altsyncram_uts3:auto_generated.q_a[29]
q_a[30] <= altsyncram_uts3:auto_generated.q_a[30]
q_a[31] <= altsyncram_uts3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MultiCycleProc|instruction_mem:MEM_ROM|altsyncram:altsyncram_component|altsyncram_uts3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:BR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID
IFFlush => instruction[31].IN0
IFFlush => instruction[30].IN0
IFFlush => instruction[29].IN0
IFFlush => instruction[28].IN0
IFFlush => instruction[27].IN0
IFFlush => instruction[26].IN0
IFFlush => instruction[25].IN0
IFFlush => instruction[24].IN0
IFFlush => instruction[23].IN0
IFFlush => instruction[22].IN0
IFFlush => instruction[21].IN0
IFFlush => instruction[20].IN0
IFFlush => instruction[19].IN0
IFFlush => instruction[18].IN0
IFFlush => instruction[17].IN0
IFFlush => instruction[16].IN0
IFFlush => instruction[15].IN0
IFFlush => instruction[14].IN0
IFFlush => instruction[13].IN0
IFFlush => instruction[12].IN0
IFFlush => instruction[11].IN0
IFFlush => instruction[10].IN0
IFFlush => instruction[9].IN0
IFFlush => instruction[8].IN0
IFFlush => instruction[7].IN0
IFFlush => instruction[6].IN0
IFFlush => instruction[5].IN0
IFFlush => instruction[4].IN0
IFFlush => instruction[3].IN0
IFFlush => instruction[2].IN0
IFFlush => instruction[1].IN0
IFFlush => instruction[0].IN0
IFStall => enARdFF_2:ibit31.i_enable
IFStall => enARdFF_2:ibit30.i_enable
IFStall => enARdFF_2:ibit29.i_enable
IFStall => enARdFF_2:ibit28.i_enable
IFStall => enARdFF_2:ibit27.i_enable
IFStall => enARdFF_2:ibit26.i_enable
IFStall => enARdFF_2:ibit25.i_enable
IFStall => enARdFF_2:ibit24.i_enable
IFStall => enARdFF_2:ibit23.i_enable
IFStall => enARdFF_2:ibit22.i_enable
IFStall => enARdFF_2:ibit21.i_enable
IFStall => enARdFF_2:ibit20.i_enable
IFStall => enARdFF_2:ibit19.i_enable
IFStall => enARdFF_2:ibit18.i_enable
IFStall => enARdFF_2:ibit17.i_enable
IFStall => enARdFF_2:ibit16.i_enable
IFStall => enARdFF_2:ibit15.i_enable
IFStall => enARdFF_2:ibit14.i_enable
IFStall => enARdFF_2:ibit13.i_enable
IFStall => enARdFF_2:ibit12.i_enable
IFStall => enARdFF_2:ibit11.i_enable
IFStall => enARdFF_2:ibit10.i_enable
IFStall => enARdFF_2:ibit9.i_enable
IFStall => enARdFF_2:ibit8.i_enable
IFStall => enARdFF_2:ibit7.i_enable
IFStall => enARdFF_2:ibit6.i_enable
IFStall => enARdFF_2:ibit5.i_enable
IFStall => enARdFF_2:ibit4.i_enable
IFStall => enARdFF_2:ibit3.i_enable
IFStall => enARdFF_2:ibit2.i_enable
IFStall => enARdFF_2:ibit1.i_enable
IFStall => enARdFF_2:ibit0.i_enable
IFStall => enARdFF_2:pcbit7.i_enable
IFStall => enARdFF_2:pcbit6.i_enable
IFStall => enARdFF_2:pcbit5.i_enable
IFStall => enARdFF_2:pcbit4.i_enable
IFStall => enARdFF_2:pcbit3.i_enable
IFStall => enARdFF_2:pcbit2.i_enable
IFStall => enARdFF_2:pcbit1.i_enable
IFStall => enARdFF_2:pcbit0.i_enable
i_globalResetBar => enARdFF_2:ibit31.i_resetBar
i_globalResetBar => enARdFF_2:ibit30.i_resetBar
i_globalResetBar => enARdFF_2:ibit29.i_resetBar
i_globalResetBar => enARdFF_2:ibit28.i_resetBar
i_globalResetBar => enARdFF_2:ibit27.i_resetBar
i_globalResetBar => enARdFF_2:ibit26.i_resetBar
i_globalResetBar => enARdFF_2:ibit25.i_resetBar
i_globalResetBar => enARdFF_2:ibit24.i_resetBar
i_globalResetBar => enARdFF_2:ibit23.i_resetBar
i_globalResetBar => enARdFF_2:ibit22.i_resetBar
i_globalResetBar => enARdFF_2:ibit21.i_resetBar
i_globalResetBar => enARdFF_2:ibit20.i_resetBar
i_globalResetBar => enARdFF_2:ibit19.i_resetBar
i_globalResetBar => enARdFF_2:ibit18.i_resetBar
i_globalResetBar => enARdFF_2:ibit17.i_resetBar
i_globalResetBar => enARdFF_2:ibit16.i_resetBar
i_globalResetBar => enARdFF_2:ibit15.i_resetBar
i_globalResetBar => enARdFF_2:ibit14.i_resetBar
i_globalResetBar => enARdFF_2:ibit13.i_resetBar
i_globalResetBar => enARdFF_2:ibit12.i_resetBar
i_globalResetBar => enARdFF_2:ibit11.i_resetBar
i_globalResetBar => enARdFF_2:ibit10.i_resetBar
i_globalResetBar => enARdFF_2:ibit9.i_resetBar
i_globalResetBar => enARdFF_2:ibit8.i_resetBar
i_globalResetBar => enARdFF_2:ibit7.i_resetBar
i_globalResetBar => enARdFF_2:ibit6.i_resetBar
i_globalResetBar => enARdFF_2:ibit5.i_resetBar
i_globalResetBar => enARdFF_2:ibit4.i_resetBar
i_globalResetBar => enARdFF_2:ibit3.i_resetBar
i_globalResetBar => enARdFF_2:ibit2.i_resetBar
i_globalResetBar => enARdFF_2:ibit1.i_resetBar
i_globalResetBar => enARdFF_2:ibit0.i_resetBar
i_globalResetBar => enARdFF_2:pcbit7.i_resetBar
i_globalResetBar => enARdFF_2:pcbit6.i_resetBar
i_globalResetBar => enARdFF_2:pcbit5.i_resetBar
i_globalResetBar => enARdFF_2:pcbit4.i_resetBar
i_globalResetBar => enARdFF_2:pcbit3.i_resetBar
i_globalResetBar => enARdFF_2:pcbit2.i_resetBar
i_globalResetBar => enARdFF_2:pcbit1.i_resetBar
i_globalResetBar => enARdFF_2:pcbit0.i_resetBar
i_clock => enARdFF_2:ibit31.i_clock
i_clock => enARdFF_2:ibit30.i_clock
i_clock => enARdFF_2:ibit29.i_clock
i_clock => enARdFF_2:ibit28.i_clock
i_clock => enARdFF_2:ibit27.i_clock
i_clock => enARdFF_2:ibit26.i_clock
i_clock => enARdFF_2:ibit25.i_clock
i_clock => enARdFF_2:ibit24.i_clock
i_clock => enARdFF_2:ibit23.i_clock
i_clock => enARdFF_2:ibit22.i_clock
i_clock => enARdFF_2:ibit21.i_clock
i_clock => enARdFF_2:ibit20.i_clock
i_clock => enARdFF_2:ibit19.i_clock
i_clock => enARdFF_2:ibit18.i_clock
i_clock => enARdFF_2:ibit17.i_clock
i_clock => enARdFF_2:ibit16.i_clock
i_clock => enARdFF_2:ibit15.i_clock
i_clock => enARdFF_2:ibit14.i_clock
i_clock => enARdFF_2:ibit13.i_clock
i_clock => enARdFF_2:ibit12.i_clock
i_clock => enARdFF_2:ibit11.i_clock
i_clock => enARdFF_2:ibit10.i_clock
i_clock => enARdFF_2:ibit9.i_clock
i_clock => enARdFF_2:ibit8.i_clock
i_clock => enARdFF_2:ibit7.i_clock
i_clock => enARdFF_2:ibit6.i_clock
i_clock => enARdFF_2:ibit5.i_clock
i_clock => enARdFF_2:ibit4.i_clock
i_clock => enARdFF_2:ibit3.i_clock
i_clock => enARdFF_2:ibit2.i_clock
i_clock => enARdFF_2:ibit1.i_clock
i_clock => enARdFF_2:ibit0.i_clock
i_clock => enARdFF_2:pcbit7.i_clock
i_clock => enARdFF_2:pcbit6.i_clock
i_clock => enARdFF_2:pcbit5.i_clock
i_clock => enARdFF_2:pcbit4.i_clock
i_clock => enARdFF_2:pcbit3.i_clock
i_clock => enARdFF_2:pcbit2.i_clock
i_clock => enARdFF_2:pcbit1.i_clock
i_clock => enARdFF_2:pcbit0.i_clock
instruction_in[0] => instruction[0].IN1
instruction_in[1] => instruction[1].IN1
instruction_in[2] => instruction[2].IN1
instruction_in[3] => instruction[3].IN1
instruction_in[4] => instruction[4].IN1
instruction_in[5] => instruction[5].IN1
instruction_in[6] => instruction[6].IN1
instruction_in[7] => instruction[7].IN1
instruction_in[8] => instruction[8].IN1
instruction_in[9] => instruction[9].IN1
instruction_in[10] => instruction[10].IN1
instruction_in[11] => instruction[11].IN1
instruction_in[12] => instruction[12].IN1
instruction_in[13] => instruction[13].IN1
instruction_in[14] => instruction[14].IN1
instruction_in[15] => instruction[15].IN1
instruction_in[16] => instruction[16].IN1
instruction_in[17] => instruction[17].IN1
instruction_in[18] => instruction[18].IN1
instruction_in[19] => instruction[19].IN1
instruction_in[20] => instruction[20].IN1
instruction_in[21] => instruction[21].IN1
instruction_in[22] => instruction[22].IN1
instruction_in[23] => instruction[23].IN1
instruction_in[24] => instruction[24].IN1
instruction_in[25] => instruction[25].IN1
instruction_in[26] => instruction[26].IN1
instruction_in[27] => instruction[27].IN1
instruction_in[28] => instruction[28].IN1
instruction_in[29] => instruction[29].IN1
instruction_in[30] => instruction[30].IN1
instruction_in[31] => instruction[31].IN1
PCinc_in[0] => enARdFF_2:pcbit0.i_d
PCinc_in[1] => enARdFF_2:pcbit1.i_d
PCinc_in[2] => enARdFF_2:pcbit2.i_d
PCinc_in[3] => enARdFF_2:pcbit3.i_d
PCinc_in[4] => enARdFF_2:pcbit4.i_d
PCinc_in[5] => enARdFF_2:pcbit5.i_d
PCinc_in[6] => enARdFF_2:pcbit6.i_d
PCinc_in[7] => enARdFF_2:pcbit7.i_d
insruction_out[0] <= enARdFF_2:ibit0.o_q
insruction_out[1] <= enARdFF_2:ibit1.o_q
insruction_out[2] <= enARdFF_2:ibit2.o_q
insruction_out[3] <= enARdFF_2:ibit3.o_q
insruction_out[4] <= enARdFF_2:ibit4.o_q
insruction_out[5] <= enARdFF_2:ibit5.o_q
insruction_out[6] <= enARdFF_2:ibit6.o_q
insruction_out[7] <= enARdFF_2:ibit7.o_q
insruction_out[8] <= enARdFF_2:ibit8.o_q
insruction_out[9] <= enARdFF_2:ibit9.o_q
insruction_out[10] <= enARdFF_2:ibit10.o_q
insruction_out[11] <= enARdFF_2:ibit11.o_q
insruction_out[12] <= enARdFF_2:ibit12.o_q
insruction_out[13] <= enARdFF_2:ibit13.o_q
insruction_out[14] <= enARdFF_2:ibit14.o_q
insruction_out[15] <= enARdFF_2:ibit15.o_q
insruction_out[16] <= enARdFF_2:ibit16.o_q
insruction_out[17] <= enARdFF_2:ibit17.o_q
insruction_out[18] <= enARdFF_2:ibit18.o_q
insruction_out[19] <= enARdFF_2:ibit19.o_q
insruction_out[20] <= enARdFF_2:ibit20.o_q
insruction_out[21] <= enARdFF_2:ibit21.o_q
insruction_out[22] <= enARdFF_2:ibit22.o_q
insruction_out[23] <= enARdFF_2:ibit23.o_q
insruction_out[24] <= enARdFF_2:ibit24.o_q
insruction_out[25] <= enARdFF_2:ibit25.o_q
insruction_out[26] <= enARdFF_2:ibit26.o_q
insruction_out[27] <= enARdFF_2:ibit27.o_q
insruction_out[28] <= enARdFF_2:ibit28.o_q
insruction_out[29] <= enARdFF_2:ibit29.o_q
insruction_out[30] <= enARdFF_2:ibit30.o_q
insruction_out[31] <= enARdFF_2:ibit31.o_q
PCinc_out[0] <= enARdFF_2:pcbit0.o_q
PCinc_out[1] <= enARdFF_2:pcbit1.o_q
PCinc_out[2] <= enARdFF_2:pcbit2.o_q
PCinc_out[3] <= enARdFF_2:pcbit3.o_q
PCinc_out[4] <= enARdFF_2:pcbit4.o_q
PCinc_out[5] <= enARdFF_2:pcbit5.o_q
PCinc_out[6] <= enARdFF_2:pcbit6.o_q
PCinc_out[7] <= enARdFF_2:pcbit7.o_q


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit31
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit30
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit29
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit28
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit27
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit26
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit25
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit24
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit23
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit22
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit21
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit20
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit19
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit18
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit17
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit16
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit15
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit14
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit13
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit12
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit11
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit10
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit9
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit8
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:ibit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|IF_ID_Reg:IF_ID|enARdFF_2:pcbit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE
READ_REG1[0] => EIGHT_BIT_32_TO_1:SEL_R1.SEL[0]
READ_REG1[1] => EIGHT_BIT_32_TO_1:SEL_R1.SEL[1]
READ_REG1[2] => EIGHT_BIT_32_TO_1:SEL_R1.SEL[2]
READ_REG1[3] => EIGHT_BIT_32_TO_1:SEL_R1.SEL[3]
READ_REG1[4] => EIGHT_BIT_32_TO_1:SEL_R1.SEL[4]
READ_REG2[0] => EIGHT_BIT_32_TO_1:SEL_R2.SEL[0]
READ_REG2[1] => EIGHT_BIT_32_TO_1:SEL_R2.SEL[1]
READ_REG2[2] => EIGHT_BIT_32_TO_1:SEL_R2.SEL[2]
READ_REG2[3] => EIGHT_BIT_32_TO_1:SEL_R2.SEL[3]
READ_REG2[4] => EIGHT_BIT_32_TO_1:SEL_R2.SEL[4]
WRITE_REG[0] => ONE_BIT_1_TO_32:SEL_WRITE.SEL[0]
WRITE_REG[1] => ONE_BIT_1_TO_32:SEL_WRITE.SEL[1]
WRITE_REG[2] => ONE_BIT_1_TO_32:SEL_WRITE.SEL[2]
WRITE_REG[3] => ONE_BIT_1_TO_32:SEL_WRITE.SEL[3]
WRITE_REG[4] => ONE_BIT_1_TO_32:SEL_WRITE.SEL[4]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:0:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:1:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:2:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:3:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:4:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:5:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:6:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:7:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:8:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:9:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:10:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:11:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:12:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:13:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:14:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:15:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:16:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:17:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:18:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:19:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:20:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:21:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:22:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:23:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:24:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:25:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:26:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:27:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:28:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:29:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:30:REGX.i_in[0]
WRITE_DATA[0] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:31:REGX.i_in[0]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:0:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:1:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:2:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:3:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:4:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:5:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:6:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:7:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:8:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:9:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:10:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:11:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:12:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:13:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:14:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:15:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:16:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:17:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:18:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:19:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:20:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:21:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:22:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:23:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:24:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:25:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:26:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:27:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:28:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:29:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:30:REGX.i_in[1]
WRITE_DATA[1] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:31:REGX.i_in[1]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:0:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:1:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:2:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:3:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:4:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:5:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:6:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:7:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:8:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:9:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:10:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:11:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:12:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:13:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:14:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:15:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:16:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:17:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:18:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:19:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:20:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:21:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:22:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:23:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:24:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:25:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:26:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:27:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:28:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:29:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:30:REGX.i_in[2]
WRITE_DATA[2] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:31:REGX.i_in[2]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:0:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:1:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:2:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:3:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:4:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:5:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:6:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:7:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:8:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:9:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:10:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:11:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:12:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:13:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:14:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:15:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:16:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:17:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:18:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:19:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:20:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:21:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:22:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:23:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:24:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:25:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:26:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:27:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:28:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:29:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:30:REGX.i_in[3]
WRITE_DATA[3] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:31:REGX.i_in[3]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:0:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:1:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:2:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:3:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:4:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:5:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:6:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:7:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:8:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:9:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:10:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:11:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:12:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:13:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:14:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:15:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:16:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:17:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:18:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:19:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:20:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:21:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:22:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:23:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:24:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:25:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:26:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:27:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:28:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:29:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:30:REGX.i_in[4]
WRITE_DATA[4] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:31:REGX.i_in[4]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:0:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:1:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:2:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:3:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:4:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:5:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:6:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:7:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:8:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:9:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:10:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:11:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:12:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:13:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:14:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:15:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:16:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:17:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:18:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:19:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:20:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:21:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:22:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:23:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:24:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:25:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:26:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:27:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:28:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:29:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:30:REGX.i_in[5]
WRITE_DATA[5] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:31:REGX.i_in[5]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:0:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:1:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:2:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:3:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:4:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:5:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:6:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:7:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:8:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:9:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:10:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:11:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:12:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:13:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:14:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:15:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:16:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:17:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:18:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:19:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:20:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:21:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:22:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:23:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:24:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:25:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:26:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:27:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:28:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:29:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:30:REGX.i_in[6]
WRITE_DATA[6] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:31:REGX.i_in[6]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:0:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:1:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:2:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:3:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:4:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:5:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:6:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:7:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:8:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:9:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:10:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:11:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:12:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:13:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:14:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:15:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:16:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:17:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:18:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:19:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:20:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:21:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:22:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:23:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:24:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:25:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:26:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:27:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:28:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:29:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:30:REGX.i_in[7]
WRITE_DATA[7] => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:31:REGX.i_in[7]
REG_WRITE_SIG => ONE_BIT_1_TO_32:SEL_WRITE.SIG
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:0:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:1:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:2:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:3:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:4:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:5:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:6:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:7:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:8:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:9:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:10:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:11:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:12:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:13:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:14:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:15:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:16:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:17:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:18:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:19:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:20:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:21:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:22:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:23:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:24:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:25:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:26:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:27:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:28:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:29:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:30:REGX.i_clock
CLOCK => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:31:REGX.i_clock
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:0:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:1:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:2:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:3:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:4:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:5:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:6:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:7:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:8:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:9:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:10:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:11:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:12:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:13:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:14:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:15:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:16:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:17:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:18:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:19:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:20:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:21:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:22:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:23:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:24:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:25:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:26:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:27:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:28:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:29:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:30:REGX.resetBar
G_RESETBAR => EIGHT_BIT_REG:GEN_EIGHT_BIT_REG:31:REGX.resetBar
READ_DATA1[0] <= EIGHT_BIT_32_TO_1:SEL_R1.Q[0]
READ_DATA1[1] <= EIGHT_BIT_32_TO_1:SEL_R1.Q[1]
READ_DATA1[2] <= EIGHT_BIT_32_TO_1:SEL_R1.Q[2]
READ_DATA1[3] <= EIGHT_BIT_32_TO_1:SEL_R1.Q[3]
READ_DATA1[4] <= EIGHT_BIT_32_TO_1:SEL_R1.Q[4]
READ_DATA1[5] <= EIGHT_BIT_32_TO_1:SEL_R1.Q[5]
READ_DATA1[6] <= EIGHT_BIT_32_TO_1:SEL_R1.Q[6]
READ_DATA1[7] <= EIGHT_BIT_32_TO_1:SEL_R1.Q[7]
READ_DATA2[0] <= EIGHT_BIT_32_TO_1:SEL_R2.Q[0]
READ_DATA2[1] <= EIGHT_BIT_32_TO_1:SEL_R2.Q[1]
READ_DATA2[2] <= EIGHT_BIT_32_TO_1:SEL_R2.Q[2]
READ_DATA2[3] <= EIGHT_BIT_32_TO_1:SEL_R2.Q[3]
READ_DATA2[4] <= EIGHT_BIT_32_TO_1:SEL_R2.Q[4]
READ_DATA2[5] <= EIGHT_BIT_32_TO_1:SEL_R2.Q[5]
READ_DATA2[6] <= EIGHT_BIT_32_TO_1:SEL_R2.Q[6]
READ_DATA2[7] <= EIGHT_BIT_32_TO_1:SEL_R2.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:0:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:1:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:2:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:3:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:4:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:5:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:6:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:7:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:8:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:9:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:10:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:11:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:12:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:13:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:14:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:15:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:16:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:17:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:18:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:19:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:20:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:21:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:22:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:23:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:24:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:25:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:26:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:27:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:28:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:29:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:30:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX
load => enARdFF_2:bit7.i_enable
load => enARdFF_2:bit6.i_enable
load => enARdFF_2:bit5.i_enable
load => enARdFF_2:bit4.i_enable
load => enARdFF_2:bit3.i_enable
load => enARdFF_2:bit2.i_enable
load => enARdFF_2:bit1.i_enable
load => enARdFF_2:bit0.i_enable
resetBar => enARdFF_2:bit7.i_resetBar
resetBar => enARdFF_2:bit6.i_resetBar
resetBar => enARdFF_2:bit5.i_resetBar
resetBar => enARdFF_2:bit4.i_resetBar
resetBar => enARdFF_2:bit3.i_resetBar
resetBar => enARdFF_2:bit2.i_resetBar
resetBar => enARdFF_2:bit1.i_resetBar
resetBar => enARdFF_2:bit0.i_resetBar
i_clock => enARdFF_2:bit7.i_clock
i_clock => enARdFF_2:bit6.i_clock
i_clock => enARdFF_2:bit5.i_clock
i_clock => enARdFF_2:bit4.i_clock
i_clock => enARdFF_2:bit3.i_clock
i_clock => enARdFF_2:bit2.i_clock
i_clock => enARdFF_2:bit1.i_clock
i_clock => enARdFF_2:bit0.i_clock
i_in[0] => enARdFF_2:bit0.i_d
i_in[1] => enARdFF_2:bit1.i_d
i_in[2] => enARdFF_2:bit2.i_d
i_in[3] => enARdFF_2:bit3.i_d
i_in[4] => enARdFF_2:bit4.i_d
i_in[5] => enARdFF_2:bit5.i_d
i_in[6] => enARdFF_2:bit6.i_d
i_in[7] => enARdFF_2:bit7.i_d
o_q[0] <= enARdFF_2:bit0.o_q
o_q[1] <= enARdFF_2:bit1.o_q
o_q[2] <= enARdFF_2:bit2.o_q
o_q[3] <= enARdFF_2:bit3.o_q
o_q[4] <= enARdFF_2:bit4.o_q
o_q[5] <= enARdFF_2:bit5.o_q
o_q[6] <= enARdFF_2:bit6.o_q
o_q[7] <= enARdFF_2:bit7.o_q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_REG:\GEN_EIGHT_BIT_REG:31:REGX|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1
P1[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[0]
P1[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[1]
P1[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[2]
P1[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[3]
P1[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[4]
P1[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[5]
P1[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[6]
P1[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[7]
P2[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[0]
P2[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[1]
P2[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[2]
P2[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[3]
P2[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[4]
P2[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[5]
P2[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[6]
P2[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[7]
P3[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[0]
P3[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[1]
P3[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[2]
P3[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[3]
P3[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[4]
P3[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[5]
P3[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[6]
P3[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[7]
P4[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[0]
P4[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[1]
P4[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[2]
P4[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[3]
P4[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[4]
P4[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[5]
P4[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[6]
P4[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[7]
P5[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[0]
P5[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[1]
P5[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[2]
P5[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[3]
P5[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[4]
P5[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[5]
P5[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[6]
P5[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[7]
P6[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[0]
P6[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[1]
P6[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[2]
P6[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[3]
P6[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[4]
P6[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[5]
P6[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[6]
P6[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[7]
P7[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[0]
P7[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[1]
P7[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[2]
P7[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[3]
P7[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[4]
P7[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[5]
P7[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[6]
P7[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[7]
P8[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[0]
P8[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[1]
P8[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[2]
P8[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[3]
P8[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[4]
P8[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[5]
P8[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[6]
P8[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[7]
P9[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[0]
P9[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[1]
P9[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[2]
P9[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[3]
P9[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[4]
P9[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[5]
P9[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[6]
P9[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[7]
P10[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[0]
P10[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[1]
P10[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[2]
P10[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[3]
P10[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[4]
P10[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[5]
P10[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[6]
P10[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[7]
P11[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[0]
P11[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[1]
P11[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[2]
P11[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[3]
P11[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[4]
P11[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[5]
P11[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[6]
P11[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[7]
P12[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[0]
P12[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[1]
P12[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[2]
P12[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[3]
P12[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[4]
P12[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[5]
P12[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[6]
P12[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[7]
P13[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[0]
P13[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[1]
P13[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[2]
P13[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[3]
P13[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[4]
P13[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[5]
P13[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[6]
P13[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[7]
P14[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[0]
P14[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[1]
P14[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[2]
P14[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[3]
P14[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[4]
P14[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[5]
P14[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[6]
P14[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[7]
P15[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[0]
P15[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[1]
P15[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[2]
P15[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[3]
P15[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[4]
P15[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[5]
P15[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[6]
P15[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[7]
P16[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[0]
P16[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[1]
P16[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[2]
P16[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[3]
P16[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[4]
P16[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[5]
P16[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[6]
P16[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[7]
P17[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[0]
P17[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[1]
P17[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[2]
P17[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[3]
P17[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[4]
P17[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[5]
P17[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[6]
P17[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[7]
P18[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[0]
P18[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[1]
P18[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[2]
P18[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[3]
P18[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[4]
P18[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[5]
P18[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[6]
P18[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[7]
P19[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[0]
P19[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[1]
P19[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[2]
P19[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[3]
P19[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[4]
P19[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[5]
P19[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[6]
P19[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[7]
P20[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[0]
P20[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[1]
P20[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[2]
P20[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[3]
P20[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[4]
P20[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[5]
P20[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[6]
P20[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[7]
P21[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[0]
P21[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[1]
P21[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[2]
P21[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[3]
P21[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[4]
P21[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[5]
P21[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[6]
P21[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[7]
P22[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[0]
P22[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[1]
P22[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[2]
P22[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[3]
P22[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[4]
P22[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[5]
P22[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[6]
P22[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[7]
P23[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[0]
P23[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[1]
P23[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[2]
P23[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[3]
P23[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[4]
P23[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[5]
P23[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[6]
P23[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[7]
P24[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[0]
P24[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[1]
P24[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[2]
P24[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[3]
P24[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[4]
P24[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[5]
P24[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[6]
P24[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[7]
P25[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[0]
P25[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[1]
P25[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[2]
P25[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[3]
P25[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[4]
P25[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[5]
P25[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[6]
P25[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[7]
P26[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[0]
P26[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[1]
P26[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[2]
P26[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[3]
P26[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[4]
P26[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[5]
P26[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[6]
P26[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[7]
P27[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[0]
P27[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[1]
P27[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[2]
P27[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[3]
P27[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[4]
P27[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[5]
P27[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[6]
P27[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[7]
P28[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[0]
P28[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[1]
P28[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[2]
P28[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[3]
P28[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[4]
P28[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[5]
P28[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[6]
P28[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[7]
P29[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[0]
P29[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[1]
P29[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[2]
P29[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[3]
P29[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[4]
P29[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[5]
P29[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[6]
P29[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[7]
P30[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[0]
P30[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[1]
P30[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[2]
P30[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[3]
P30[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[4]
P30[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[5]
P30[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[6]
P30[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[7]
P31[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[0]
P31[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[1]
P31[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[2]
P31[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[3]
P31[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[4]
P31[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[5]
P31[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[6]
P31[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[7]
P32[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[0]
P32[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[1]
P32[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[2]
P32[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[3]
P32[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[4]
P32[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[5]
P32[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[6]
P32[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[7]
SEL[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.SEL[0]
SEL[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.SEL[0]
SEL[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.SEL[1]
SEL[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.SEL[1]
SEL[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.SEL[2]
SEL[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.SEL[2]
SEL[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.SEL[3]
SEL[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.SEL[3]
SEL[4] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4
P1[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[0]
P1[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[1]
P1[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[2]
P1[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[3]
P1[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[4]
P1[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[5]
P1[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[6]
P1[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[7]
P2[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[0]
P2[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[1]
P2[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[2]
P2[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[3]
P2[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[4]
P2[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[5]
P2[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[6]
P2[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[7]
P3[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[0]
P3[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[1]
P3[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[2]
P3[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[3]
P3[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[4]
P3[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[5]
P3[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[6]
P3[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[7]
P4[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[0]
P4[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[1]
P4[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[2]
P4[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[3]
P4[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[4]
P4[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[5]
P4[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[6]
P4[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[7]
P5[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[0]
P5[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[1]
P5[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[2]
P5[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[3]
P5[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[4]
P5[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[5]
P5[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[6]
P5[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[7]
P6[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[0]
P6[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[1]
P6[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[2]
P6[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[3]
P6[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[4]
P6[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[5]
P6[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[6]
P6[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[7]
P7[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[0]
P7[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[1]
P7[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[2]
P7[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[3]
P7[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[4]
P7[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[5]
P7[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[6]
P7[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[7]
P8[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[0]
P8[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[1]
P8[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[2]
P8[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[3]
P8[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[4]
P8[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[5]
P8[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[6]
P8[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[7]
P9[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[0]
P9[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[1]
P9[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[2]
P9[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[3]
P9[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[4]
P9[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[5]
P9[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[6]
P9[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[7]
P10[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[0]
P10[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[1]
P10[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[2]
P10[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[3]
P10[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[4]
P10[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[5]
P10[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[6]
P10[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[7]
P11[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[0]
P11[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[1]
P11[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[2]
P11[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[3]
P11[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[4]
P11[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[5]
P11[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[6]
P11[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[7]
P12[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[0]
P12[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[1]
P12[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[2]
P12[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[3]
P12[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[4]
P12[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[5]
P12[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[6]
P12[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[7]
P13[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[0]
P13[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[1]
P13[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[2]
P13[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[3]
P13[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[4]
P13[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[5]
P13[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[6]
P13[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[7]
P14[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[0]
P14[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[1]
P14[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[2]
P14[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[3]
P14[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[4]
P14[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[5]
P14[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[6]
P14[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[7]
P15[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[0]
P15[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[1]
P15[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[2]
P15[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[3]
P15[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[4]
P15[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[5]
P15[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[6]
P15[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[7]
P16[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[0]
P16[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[1]
P16[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[2]
P16[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[3]
P16[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[4]
P16[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[5]
P16[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[6]
P16[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[7]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.SEL[0]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.SEL[1]
SEL[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.SEL[0]
SEL[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.SEL[1]
Q[0] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8
P1[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[0]
P1[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[1]
P1[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[2]
P1[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[3]
P1[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[4]
P1[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[5]
P1[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[6]
P1[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[7]
P2[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[0]
P2[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[1]
P2[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[2]
P2[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[3]
P2[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[4]
P2[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[5]
P2[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[6]
P2[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[7]
P3[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[0]
P3[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[1]
P3[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[2]
P3[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[3]
P3[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[4]
P3[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[5]
P3[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[6]
P3[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[7]
P4[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[0]
P4[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[1]
P4[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[2]
P4[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[3]
P4[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[4]
P4[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[5]
P4[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[6]
P4[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[7]
P5[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[0]
P5[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[1]
P5[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[2]
P5[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[3]
P5[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[4]
P5[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[5]
P5[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[6]
P5[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[7]
P6[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[0]
P6[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[1]
P6[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[2]
P6[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[3]
P6[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[4]
P6[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[5]
P6[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[6]
P6[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[7]
P7[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[0]
P7[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[1]
P7[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[2]
P7[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[3]
P7[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[4]
P7[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[5]
P7[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[6]
P7[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[7]
P8[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[0]
P8[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[1]
P8[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[2]
P8[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[3]
P8[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[4]
P8[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[5]
P8[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[6]
P8[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[7]
P9[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[0]
P9[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[1]
P9[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[2]
P9[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[3]
P9[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[4]
P9[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[5]
P9[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[6]
P9[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[7]
P10[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[0]
P10[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[1]
P10[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[2]
P10[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[3]
P10[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[4]
P10[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[5]
P10[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[6]
P10[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[7]
P11[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[0]
P11[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[1]
P11[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[2]
P11[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[3]
P11[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[4]
P11[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[5]
P11[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[6]
P11[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[7]
P12[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[0]
P12[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[1]
P12[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[2]
P12[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[3]
P12[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[4]
P12[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[5]
P12[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[6]
P12[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[7]
P13[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[0]
P13[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[1]
P13[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[2]
P13[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[3]
P13[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[4]
P13[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[5]
P13[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[6]
P13[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[7]
P14[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[0]
P14[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[1]
P14[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[2]
P14[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[3]
P14[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[4]
P14[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[5]
P14[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[6]
P14[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[7]
P15[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[0]
P15[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[1]
P15[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[2]
P15[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[3]
P15[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[4]
P15[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[5]
P15[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[6]
P15[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[7]
P16[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[0]
P16[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[1]
P16[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[2]
P16[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[3]
P16[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[4]
P16[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[5]
P16[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[6]
P16[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[7]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.SEL[0]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.SEL[1]
SEL[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.SEL[0]
SEL[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.SEL[1]
Q[0] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2
P1[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[0]
P1[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[1]
P1[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[2]
P1[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[3]
P1[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[4]
P1[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[5]
P1[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[6]
P1[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P1[7]
P2[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[0]
P2[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[1]
P2[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[2]
P2[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[3]
P2[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[4]
P2[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[5]
P2[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[6]
P2[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P2[7]
P3[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[0]
P3[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[1]
P3[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[2]
P3[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[3]
P3[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[4]
P3[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[5]
P3[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[6]
P3[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P3[7]
P4[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[0]
P4[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[1]
P4[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[2]
P4[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[3]
P4[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[4]
P4[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[5]
P4[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[6]
P4[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P4[7]
P5[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[0]
P5[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[1]
P5[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[2]
P5[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[3]
P5[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[4]
P5[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[5]
P5[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[6]
P5[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P5[7]
P6[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[0]
P6[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[1]
P6[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[2]
P6[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[3]
P6[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[4]
P6[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[5]
P6[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[6]
P6[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P6[7]
P7[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[0]
P7[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[1]
P7[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[2]
P7[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[3]
P7[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[4]
P7[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[5]
P7[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[6]
P7[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P7[7]
P8[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[0]
P8[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[1]
P8[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[2]
P8[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[3]
P8[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[4]
P8[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[5]
P8[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[6]
P8[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P8[7]
P9[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[0]
P9[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[1]
P9[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[2]
P9[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[3]
P9[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[4]
P9[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[5]
P9[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[6]
P9[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P9[7]
P10[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[0]
P10[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[1]
P10[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[2]
P10[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[3]
P10[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[4]
P10[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[5]
P10[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[6]
P10[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P10[7]
P11[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[0]
P11[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[1]
P11[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[2]
P11[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[3]
P11[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[4]
P11[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[5]
P11[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[6]
P11[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P11[7]
P12[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[0]
P12[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[1]
P12[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[2]
P12[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[3]
P12[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[4]
P12[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[5]
P12[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[6]
P12[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P12[7]
P13[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[0]
P13[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[1]
P13[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[2]
P13[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[3]
P13[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[4]
P13[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[5]
P13[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[6]
P13[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P13[7]
P14[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[0]
P14[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[1]
P14[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[2]
P14[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[3]
P14[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[4]
P14[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[5]
P14[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[6]
P14[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P14[7]
P15[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[0]
P15[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[1]
P15[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[2]
P15[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[3]
P15[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[4]
P15[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[5]
P15[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[6]
P15[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P15[7]
P16[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[0]
P16[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[1]
P16[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[2]
P16[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[3]
P16[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[4]
P16[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[5]
P16[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[6]
P16[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.P16[7]
P17[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[0]
P17[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[1]
P17[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[2]
P17[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[3]
P17[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[4]
P17[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[5]
P17[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[6]
P17[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P1[7]
P18[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[0]
P18[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[1]
P18[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[2]
P18[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[3]
P18[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[4]
P18[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[5]
P18[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[6]
P18[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P2[7]
P19[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[0]
P19[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[1]
P19[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[2]
P19[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[3]
P19[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[4]
P19[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[5]
P19[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[6]
P19[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P3[7]
P20[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[0]
P20[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[1]
P20[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[2]
P20[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[3]
P20[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[4]
P20[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[5]
P20[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[6]
P20[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P4[7]
P21[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[0]
P21[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[1]
P21[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[2]
P21[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[3]
P21[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[4]
P21[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[5]
P21[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[6]
P21[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P5[7]
P22[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[0]
P22[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[1]
P22[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[2]
P22[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[3]
P22[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[4]
P22[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[5]
P22[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[6]
P22[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P6[7]
P23[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[0]
P23[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[1]
P23[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[2]
P23[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[3]
P23[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[4]
P23[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[5]
P23[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[6]
P23[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P7[7]
P24[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[0]
P24[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[1]
P24[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[2]
P24[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[3]
P24[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[4]
P24[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[5]
P24[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[6]
P24[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P8[7]
P25[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[0]
P25[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[1]
P25[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[2]
P25[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[3]
P25[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[4]
P25[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[5]
P25[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[6]
P25[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P9[7]
P26[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[0]
P26[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[1]
P26[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[2]
P26[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[3]
P26[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[4]
P26[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[5]
P26[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[6]
P26[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P10[7]
P27[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[0]
P27[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[1]
P27[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[2]
P27[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[3]
P27[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[4]
P27[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[5]
P27[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[6]
P27[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P11[7]
P28[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[0]
P28[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[1]
P28[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[2]
P28[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[3]
P28[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[4]
P28[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[5]
P28[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[6]
P28[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P12[7]
P29[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[0]
P29[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[1]
P29[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[2]
P29[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[3]
P29[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[4]
P29[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[5]
P29[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[6]
P29[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P13[7]
P30[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[0]
P30[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[1]
P30[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[2]
P30[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[3]
P30[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[4]
P30[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[5]
P30[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[6]
P30[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P14[7]
P31[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[0]
P31[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[1]
P31[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[2]
P31[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[3]
P31[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[4]
P31[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[5]
P31[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[6]
P31[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P15[7]
P32[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[0]
P32[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[1]
P32[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[2]
P32[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[3]
P32[4] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[4]
P32[5] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[5]
P32[6] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[6]
P32[7] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.P16[7]
SEL[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.SEL[0]
SEL[0] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.SEL[0]
SEL[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.SEL[1]
SEL[1] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.SEL[1]
SEL[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.SEL[2]
SEL[2] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.SEL[2]
SEL[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4.SEL[3]
SEL[3] => EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8.SEL[3]
SEL[4] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4
P1[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[0]
P1[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[1]
P1[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[2]
P1[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[3]
P1[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[4]
P1[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[5]
P1[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[6]
P1[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[7]
P2[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[0]
P2[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[1]
P2[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[2]
P2[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[3]
P2[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[4]
P2[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[5]
P2[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[6]
P2[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[7]
P3[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[0]
P3[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[1]
P3[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[2]
P3[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[3]
P3[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[4]
P3[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[5]
P3[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[6]
P3[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[7]
P4[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[0]
P4[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[1]
P4[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[2]
P4[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[3]
P4[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[4]
P4[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[5]
P4[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[6]
P4[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[7]
P5[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[0]
P5[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[1]
P5[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[2]
P5[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[3]
P5[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[4]
P5[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[5]
P5[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[6]
P5[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[7]
P6[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[0]
P6[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[1]
P6[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[2]
P6[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[3]
P6[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[4]
P6[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[5]
P6[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[6]
P6[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[7]
P7[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[0]
P7[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[1]
P7[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[2]
P7[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[3]
P7[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[4]
P7[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[5]
P7[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[6]
P7[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[7]
P8[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[0]
P8[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[1]
P8[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[2]
P8[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[3]
P8[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[4]
P8[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[5]
P8[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[6]
P8[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[7]
P9[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[0]
P9[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[1]
P9[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[2]
P9[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[3]
P9[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[4]
P9[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[5]
P9[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[6]
P9[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[7]
P10[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[0]
P10[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[1]
P10[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[2]
P10[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[3]
P10[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[4]
P10[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[5]
P10[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[6]
P10[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[7]
P11[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[0]
P11[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[1]
P11[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[2]
P11[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[3]
P11[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[4]
P11[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[5]
P11[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[6]
P11[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[7]
P12[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[0]
P12[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[1]
P12[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[2]
P12[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[3]
P12[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[4]
P12[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[5]
P12[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[6]
P12[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[7]
P13[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[0]
P13[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[1]
P13[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[2]
P13[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[3]
P13[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[4]
P13[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[5]
P13[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[6]
P13[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[7]
P14[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[0]
P14[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[1]
P14[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[2]
P14[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[3]
P14[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[4]
P14[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[5]
P14[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[6]
P14[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[7]
P15[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[0]
P15[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[1]
P15[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[2]
P15[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[3]
P15[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[4]
P15[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[5]
P15[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[6]
P15[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[7]
P16[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[0]
P16[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[1]
P16[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[2]
P16[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[3]
P16[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[4]
P16[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[5]
P16[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[6]
P16[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[7]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.SEL[0]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.SEL[1]
SEL[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.SEL[0]
SEL[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.SEL[1]
Q[0] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_1TO4|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8
P1[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[0]
P1[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[1]
P1[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[2]
P1[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[3]
P1[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[4]
P1[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[5]
P1[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[6]
P1[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P1[7]
P2[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[0]
P2[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[1]
P2[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[2]
P2[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[3]
P2[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[4]
P2[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[5]
P2[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[6]
P2[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P2[7]
P3[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[0]
P3[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[1]
P3[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[2]
P3[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[3]
P3[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[4]
P3[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[5]
P3[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[6]
P3[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P3[7]
P4[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[0]
P4[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[1]
P4[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[2]
P4[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[3]
P4[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[4]
P4[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[5]
P4[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[6]
P4[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.P4[7]
P5[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[0]
P5[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[1]
P5[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[2]
P5[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[3]
P5[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[4]
P5[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[5]
P5[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[6]
P5[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P1[7]
P6[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[0]
P6[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[1]
P6[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[2]
P6[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[3]
P6[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[4]
P6[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[5]
P6[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[6]
P6[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P2[7]
P7[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[0]
P7[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[1]
P7[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[2]
P7[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[3]
P7[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[4]
P7[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[5]
P7[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[6]
P7[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P3[7]
P8[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[0]
P8[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[1]
P8[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[2]
P8[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[3]
P8[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[4]
P8[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[5]
P8[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[6]
P8[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.P4[7]
P9[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[0]
P9[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[1]
P9[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[2]
P9[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[3]
P9[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[4]
P9[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[5]
P9[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[6]
P9[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P1[7]
P10[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[0]
P10[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[1]
P10[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[2]
P10[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[3]
P10[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[4]
P10[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[5]
P10[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[6]
P10[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P2[7]
P11[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[0]
P11[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[1]
P11[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[2]
P11[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[3]
P11[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[4]
P11[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[5]
P11[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[6]
P11[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P3[7]
P12[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[0]
P12[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[1]
P12[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[2]
P12[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[3]
P12[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[4]
P12[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[5]
P12[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[6]
P12[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.P4[7]
P13[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[0]
P13[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[1]
P13[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[2]
P13[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[3]
P13[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[4]
P13[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[5]
P13[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[6]
P13[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P1[7]
P14[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[0]
P14[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[1]
P14[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[2]
P14[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[3]
P14[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[4]
P14[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[5]
P14[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[6]
P14[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P2[7]
P15[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[0]
P15[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[1]
P15[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[2]
P15[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[3]
P15[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[4]
P15[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[5]
P15[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[6]
P15[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P3[7]
P16[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[0]
P16[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[1]
P16[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[2]
P16[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[3]
P16[4] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[4]
P16[5] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[5]
P16[6] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[6]
P16[7] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.P4[7]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.SEL[0]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16.SEL[1]
SEL[2] => EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.SEL[0]
SEL[3] => EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.SEL[1]
Q[0] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_1TO4|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_5TO8|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_9TO12|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_12TO16|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_SIXTEEN_TO_ONE:SEL_5TO8|EIGHT_BIT_FOUR_TO_ONE:SEL_MAIN|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|EIGHT_BIT_32_TO_1:SEL_R2|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|REG_FILE:REGISTER_FILE|ONE_BIT_1_TO_32:SEL_WRITE
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SIG => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[0] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[1] => P.IN1
SEL[2] => P.IN1
SEL[2] => P.IN1
SEL[2] => P.IN1
SEL[2] => P.IN1
SEL[2] => P.IN1
SEL[2] => P.IN1
SEL[2] => P.IN1
SEL[2] => P.IN1
SEL[3] => P.IN0
SEL[3] => P.IN0
SEL[3] => P.IN0
SEL[3] => P.IN0
SEL[4] => P.IN1
SEL[4] => P.IN1
SEL[4] => P.IN1
SEL[4] => P.IN1
P_OUT[0] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[1] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[2] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[3] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[4] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[5] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[6] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[7] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[8] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[9] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[10] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[11] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[12] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[13] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[14] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[15] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[16] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[17] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[18] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[19] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[20] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[21] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[22] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[23] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[24] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[25] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[26] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[27] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[28] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[29] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[30] <= P.DB_MAX_OUTPUT_PORT_TYPE
P_OUT[31] <= P.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|equalTest:EQTEST
numA[0] => TEMP[0].IN0
numA[1] => TEMP[1].IN0
numA[2] => TEMP[2].IN0
numA[3] => TEMP[3].IN0
numA[4] => TEMP[4].IN0
numA[5] => TEMP[5].IN0
numA[6] => TEMP[6].IN0
numA[7] => TEMP[7].IN0
numB[0] => TEMP[0].IN1
numB[1] => TEMP[1].IN1
numB[2] => TEMP[2].IN1
numB[3] => TEMP[3].IN1
numB[4] => TEMP[4].IN1
numB[5] => TEMP[5].IN1
numB[6] => TEMP[6].IN1
numB[7] => TEMP[7].IN1
brSig <= brSig.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|FOUR_MULTIPLIER:BR_MULT
BYTE_IN[0] => PRODUCT_OUT[2].DATAIN
BYTE_IN[1] => PRODUCT_OUT[3].DATAIN
BYTE_IN[2] => PRODUCT_OUT[4].DATAIN
BYTE_IN[3] => PRODUCT_OUT[5].DATAIN
BYTE_IN[4] => PRODUCT_OUT[6].DATAIN
BYTE_IN[5] => PRODUCT_OUT[7].DATAIN
PRODUCT_OUT[0] <= <GND>
PRODUCT_OUT[1] <= <GND>
PRODUCT_OUT[2] <= BYTE_IN[0].DB_MAX_OUTPUT_PORT_TYPE
PRODUCT_OUT[3] <= BYTE_IN[1].DB_MAX_OUTPUT_PORT_TYPE
PRODUCT_OUT[4] <= BYTE_IN[2].DB_MAX_OUTPUT_PORT_TYPE
PRODUCT_OUT[5] <= BYTE_IN[3].DB_MAX_OUTPUT_PORT_TYPE
PRODUCT_OUT[6] <= BYTE_IN[4].DB_MAX_OUTPUT_PORT_TYPE
PRODUCT_OUT[7] <= BYTE_IN[5].DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:BR_ADD
CarryIn => OneBitAdder:SingleBitAdd.i_CarryIn
A[0] => OneBitAdder:SingleBitAdd.i_Ai
A[1] => OneBitAdder:AddGenerator:1:SingleBitAdd.i_Ai
A[2] => OneBitAdder:AddGenerator:2:SingleBitAdd.i_Ai
A[3] => OneBitAdder:AddGenerator:3:SingleBitAdd.i_Ai
A[4] => OneBitAdder:AddGenerator:4:SingleBitAdd.i_Ai
A[5] => OneBitAdder:AddGenerator:5:SingleBitAdd.i_Ai
A[6] => OneBitAdder:AddGenerator:6:SingleBitAdd.i_Ai
A[7] => OneBitAdder:AddGenerator:7:SingleBitAdd.i_Ai
B[0] => OneBitAdder:SingleBitAdd.i_Bi
B[1] => OneBitAdder:AddGenerator:1:SingleBitAdd.i_Bi
B[2] => OneBitAdder:AddGenerator:2:SingleBitAdd.i_Bi
B[3] => OneBitAdder:AddGenerator:3:SingleBitAdd.i_Bi
B[4] => OneBitAdder:AddGenerator:4:SingleBitAdd.i_Bi
B[5] => OneBitAdder:AddGenerator:5:SingleBitAdd.i_Bi
B[6] => OneBitAdder:AddGenerator:6:SingleBitAdd.i_Bi
B[7] => OneBitAdder:AddGenerator:7:SingleBitAdd.i_Bi
Sum[0] <= OneBitAdder:SingleBitAdd.o_Sum
Sum[1] <= OneBitAdder:AddGenerator:1:SingleBitAdd.o_Sum
Sum[2] <= OneBitAdder:AddGenerator:2:SingleBitAdd.o_Sum
Sum[3] <= OneBitAdder:AddGenerator:3:SingleBitAdd.o_Sum
Sum[4] <= OneBitAdder:AddGenerator:4:SingleBitAdd.o_Sum
Sum[5] <= OneBitAdder:AddGenerator:5:SingleBitAdd.o_Sum
Sum[6] <= OneBitAdder:AddGenerator:6:SingleBitAdd.o_Sum
Sum[7] <= OneBitAdder:AddGenerator:7:SingleBitAdd.o_Sum


|MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:\AddGenerator:1:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:\AddGenerator:2:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:\AddGenerator:3:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:\AddGenerator:4:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:\AddGenerator:5:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:\AddGenerator:6:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|PC_Adder:BR_ADD|oneBitAdder:\AddGenerator:7:SingleBitAdd
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|CONTROL_UNIT:CNTRL
OPCODE_IN[0] => RegDst.IN1
OPCODE_IN[1] => RegDst.IN1
OPCODE_IN[1] => Jump.IN1
OPCODE_IN[2] => RegDst.IN1
OPCODE_IN[2] => ALUOp.IN0
OPCODE_IN[2] => Branch.DATAIN
OPCODE_IN[3] => RegDst.IN0
OPCODE_IN[3] => MemWrite.DATAIN
OPCODE_IN[3] => Jump.IN0
OPCODE_IN[3] => MemToReg.IN0
OPCODE_IN[3] => MemRead.IN0
OPCODE_IN[4] => ~NO_FANOUT~
OPCODE_IN[5] => RegDst.IN1
OPCODE_IN[5] => MemToReg.IN1
OPCODE_IN[5] => MemRead.IN1
OPCODE_IN[5] => ALUOp[0].DATAIN
OPCODE_IN[5] => ALUSrc.DATAIN
OPCODE_IN[5] => Jump.IN1
OPCODE_IN[5] => ALUOp.IN1
RegDst <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Jump.DB_MAX_OUTPUT_PORT_TYPE
Branch <= OPCODE_IN[2].DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= MemToReg.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= OPCODE_IN[3].DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= OPCODE_IN[5].DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= OPCODE_IN[5].DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:CLR_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Hazard_Control_Unit:HZRD_CNTRL
ID_EX_MemRead => Int_PC_Stall.IN1
Branch => PC_Stall.IN0
Jump => PC_Stall.IN1
IF_ID_Rt[0] => equalTestFiveBit:Compare_IfIdRt_IdExRt.numA[0]
IF_ID_Rt[1] => equalTestFiveBit:Compare_IfIdRt_IdExRt.numA[1]
IF_ID_Rt[2] => equalTestFiveBit:Compare_IfIdRt_IdExRt.numA[2]
IF_ID_Rt[3] => equalTestFiveBit:Compare_IfIdRt_IdExRt.numA[3]
IF_ID_Rt[4] => equalTestFiveBit:Compare_IfIdRt_IdExRt.numA[4]
IF_ID_Rs[0] => equalTestFiveBit:Compare_IfIdRs_IdExRt.numA[0]
IF_ID_Rs[1] => equalTestFiveBit:Compare_IfIdRs_IdExRt.numA[1]
IF_ID_Rs[2] => equalTestFiveBit:Compare_IfIdRs_IdExRt.numA[2]
IF_ID_Rs[3] => equalTestFiveBit:Compare_IfIdRs_IdExRt.numA[3]
IF_ID_Rs[4] => equalTestFiveBit:Compare_IfIdRs_IdExRt.numA[4]
ID_EX_Rt[0] => equalTestFiveBit:Compare_IfIdRs_IdExRt.numB[0]
ID_EX_Rt[0] => equalTestFiveBit:Compare_IfIdRt_IdExRt.numB[0]
ID_EX_Rt[1] => equalTestFiveBit:Compare_IfIdRs_IdExRt.numB[1]
ID_EX_Rt[1] => equalTestFiveBit:Compare_IfIdRt_IdExRt.numB[1]
ID_EX_Rt[2] => equalTestFiveBit:Compare_IfIdRs_IdExRt.numB[2]
ID_EX_Rt[2] => equalTestFiveBit:Compare_IfIdRt_IdExRt.numB[2]
ID_EX_Rt[3] => equalTestFiveBit:Compare_IfIdRs_IdExRt.numB[3]
ID_EX_Rt[3] => equalTestFiveBit:Compare_IfIdRt_IdExRt.numB[3]
ID_EX_Rt[4] => equalTestFiveBit:Compare_IfIdRs_IdExRt.numB[4]
ID_EX_Rt[4] => equalTestFiveBit:Compare_IfIdRt_IdExRt.numB[4]
ID_EX_Rs[0] => ~NO_FANOUT~
ID_EX_Rs[1] => ~NO_FANOUT~
ID_EX_Rs[2] => ~NO_FANOUT~
ID_EX_Rs[3] => ~NO_FANOUT~
ID_EX_Rs[4] => ~NO_FANOUT~
PC_Stall <= PC_Stall.DB_MAX_OUTPUT_PORT_TYPE
IF_ID_Flush <= PC_Stall.DB_MAX_OUTPUT_PORT_TYPE
MuxSelect <= MuxSelect.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Hazard_Control_Unit:HZRD_CNTRL|equalTestFiveBit:Compare_IfIdRs_IdExRt
numA[0] => TEMP[0].IN0
numA[1] => TEMP[1].IN0
numA[2] => TEMP[2].IN0
numA[3] => TEMP[3].IN0
numA[4] => TEMP[4].IN0
numB[0] => TEMP[0].IN1
numB[1] => TEMP[1].IN1
numB[2] => TEMP[2].IN1
numB[3] => TEMP[3].IN1
numB[4] => TEMP[4].IN1
brSig <= brSig.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Hazard_Control_Unit:HZRD_CNTRL|equalTestFiveBit:Compare_IfIdRt_IdExRt
numA[0] => TEMP[0].IN0
numA[1] => TEMP[1].IN0
numA[2] => TEMP[2].IN0
numA[3] => TEMP[3].IN0
numA[4] => TEMP[4].IN0
numB[0] => TEMP[0].IN1
numB[1] => TEMP[1].IN1
numB[2] => TEMP[2].IN1
numB[3] => TEMP[3].IN1
numB[4] => TEMP[4].IN1
brSig <= brSig.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX
Clock => enARdFF_2:MemtoRegFF.i_clock
Clock => enARdFF_2:RegWriteFF.i_clock
Clock => enARdFF_2:MemWriteFF.i_clock
Clock => enARdFF_2:MemReadFF.i_clock
Clock => enARdFF_2:ALUSrcFF.i_clock
Clock => enARdFF_2:RegDstFF.i_clock
Clock => enARdFF_2:ALUOpbit1.i_clock
Clock => enARdFF_2:ALUOpbit0.i_clock
Clock => enARdFF_2:instruction_extend_bit7.i_clock
Clock => enARdFF_2:instruction_extend_bit6.i_clock
Clock => enARdFF_2:instruction_extend_bit5.i_clock
Clock => enARdFF_2:instruction_extend_bit4.i_clock
Clock => enARdFF_2:instruction_extend_bit3.i_clock
Clock => enARdFF_2:instruction_extend_bit2.i_clock
Clock => enARdFF_2:instruction_extend_bit1.i_clock
Clock => enARdFF_2:instruction_extend_bit0.i_clock
Clock => enARdFF_2:instruction_20_16_bit4.i_clock
Clock => enARdFF_2:instruction_20_16_bit3.i_clock
Clock => enARdFF_2:instruction_20_16_bit2.i_clock
Clock => enARdFF_2:instruction_20_16_bit1.i_clock
Clock => enARdFF_2:instruction_20_16_bit0.i_clock
Clock => enARdFF_2:instruction_15_11_bit4.i_clock
Clock => enARdFF_2:instruction_15_11_bit3.i_clock
Clock => enARdFF_2:instruction_15_11_bit2.i_clock
Clock => enARdFF_2:instruction_15_11_bit1.i_clock
Clock => enARdFF_2:instruction_15_11_bit0.i_clock
Clock => enARdFF_2:instruction_25_21_bit4.i_clock
Clock => enARdFF_2:instruction_25_21_bit3.i_clock
Clock => enARdFF_2:instruction_25_21_bit2.i_clock
Clock => enARdFF_2:instruction_25_21_bit1.i_clock
Clock => enARdFF_2:instruction_25_21_bit0.i_clock
Clock => enARdFF_2:READ_DATA1_bit7.i_clock
Clock => enARdFF_2:READ_DATA1_bit6.i_clock
Clock => enARdFF_2:READ_DATA1_bit5.i_clock
Clock => enARdFF_2:READ_DATA1_bit4.i_clock
Clock => enARdFF_2:READ_DATA1_bit3.i_clock
Clock => enARdFF_2:READ_DATA1_bit2.i_clock
Clock => enARdFF_2:READ_DATA1_bit1.i_clock
Clock => enARdFF_2:READ_DATA1_bit0.i_clock
Clock => enARdFF_2:READ_DATA2_bit7.i_clock
Clock => enARdFF_2:READ_DATA2_bit6.i_clock
Clock => enARdFF_2:READ_DATA2_bit5.i_clock
Clock => enARdFF_2:READ_DATA2_bit4.i_clock
Clock => enARdFF_2:READ_DATA2_bit3.i_clock
Clock => enARdFF_2:READ_DATA2_bit2.i_clock
Clock => enARdFF_2:READ_DATA2_bit1.i_clock
Clock => enARdFF_2:READ_DATA2_bit0.i_clock
G_reset => enARdFF_2:MemtoRegFF.i_resetBar
G_reset => enARdFF_2:RegWriteFF.i_resetBar
G_reset => enARdFF_2:MemWriteFF.i_resetBar
G_reset => enARdFF_2:MemReadFF.i_resetBar
G_reset => enARdFF_2:ALUSrcFF.i_resetBar
G_reset => enARdFF_2:RegDstFF.i_resetBar
G_reset => enARdFF_2:ALUOpbit1.i_resetBar
G_reset => enARdFF_2:ALUOpbit0.i_resetBar
G_reset => enARdFF_2:instruction_extend_bit7.i_resetBar
G_reset => enARdFF_2:instruction_extend_bit6.i_resetBar
G_reset => enARdFF_2:instruction_extend_bit5.i_resetBar
G_reset => enARdFF_2:instruction_extend_bit4.i_resetBar
G_reset => enARdFF_2:instruction_extend_bit3.i_resetBar
G_reset => enARdFF_2:instruction_extend_bit2.i_resetBar
G_reset => enARdFF_2:instruction_extend_bit1.i_resetBar
G_reset => enARdFF_2:instruction_extend_bit0.i_resetBar
G_reset => enARdFF_2:instruction_20_16_bit4.i_resetBar
G_reset => enARdFF_2:instruction_20_16_bit3.i_resetBar
G_reset => enARdFF_2:instruction_20_16_bit2.i_resetBar
G_reset => enARdFF_2:instruction_20_16_bit1.i_resetBar
G_reset => enARdFF_2:instruction_20_16_bit0.i_resetBar
G_reset => enARdFF_2:instruction_15_11_bit4.i_resetBar
G_reset => enARdFF_2:instruction_15_11_bit3.i_resetBar
G_reset => enARdFF_2:instruction_15_11_bit2.i_resetBar
G_reset => enARdFF_2:instruction_15_11_bit1.i_resetBar
G_reset => enARdFF_2:instruction_15_11_bit0.i_resetBar
G_reset => enARdFF_2:instruction_25_21_bit4.i_resetBar
G_reset => enARdFF_2:instruction_25_21_bit3.i_resetBar
G_reset => enARdFF_2:instruction_25_21_bit2.i_resetBar
G_reset => enARdFF_2:instruction_25_21_bit1.i_resetBar
G_reset => enARdFF_2:instruction_25_21_bit0.i_resetBar
G_reset => enARdFF_2:READ_DATA1_bit7.i_resetBar
G_reset => enARdFF_2:READ_DATA1_bit6.i_resetBar
G_reset => enARdFF_2:READ_DATA1_bit5.i_resetBar
G_reset => enARdFF_2:READ_DATA1_bit4.i_resetBar
G_reset => enARdFF_2:READ_DATA1_bit3.i_resetBar
G_reset => enARdFF_2:READ_DATA1_bit2.i_resetBar
G_reset => enARdFF_2:READ_DATA1_bit1.i_resetBar
G_reset => enARdFF_2:READ_DATA1_bit0.i_resetBar
G_reset => enARdFF_2:READ_DATA2_bit7.i_resetBar
G_reset => enARdFF_2:READ_DATA2_bit6.i_resetBar
G_reset => enARdFF_2:READ_DATA2_bit5.i_resetBar
G_reset => enARdFF_2:READ_DATA2_bit4.i_resetBar
G_reset => enARdFF_2:READ_DATA2_bit3.i_resetBar
G_reset => enARdFF_2:READ_DATA2_bit2.i_resetBar
G_reset => enARdFF_2:READ_DATA2_bit1.i_resetBar
G_reset => enARdFF_2:READ_DATA2_bit0.i_resetBar
MemToReg => enARdFF_2:MemtoRegFF.i_d
RegWrite => enARdFF_2:RegWriteFF.i_d
MemWrite => enARdFF_2:MemWriteFF.i_d
MemRead => enARdFF_2:MemReadFF.i_d
ALUSrc => enARdFF_2:ALUSrcFF.i_d
ALUOp[0] => enARdFF_2:ALUOpbit0.i_d
ALUOp[1] => enARdFF_2:ALUOpbit1.i_d
RegDst => enARdFF_2:RegDstFF.i_d
MemtoReg_Out <= enARdFF_2:MemtoRegFF.o_q
RegWrite_Out <= enARdFF_2:RegWriteFF.o_q
MemWrite_Out <= enARdFF_2:MemWriteFF.o_q
MemRead_Out <= enARdFF_2:MemReadFF.o_q
ALUSrc_Out <= enARdFF_2:ALUSrcFF.o_q
ALUOp_Out[0] <= enARdFF_2:ALUOpbit0.o_q
ALUOp_Out[1] <= enARdFF_2:ALUOpbit1.o_q
RegDst_Out <= enARdFF_2:RegDstFF.o_q
instruction_in_extend[0] => enARdFF_2:instruction_extend_bit0.i_d
instruction_in_extend[1] => enARdFF_2:instruction_extend_bit1.i_d
instruction_in_extend[2] => enARdFF_2:instruction_extend_bit2.i_d
instruction_in_extend[3] => enARdFF_2:instruction_extend_bit3.i_d
instruction_in_extend[4] => enARdFF_2:instruction_extend_bit4.i_d
instruction_in_extend[5] => enARdFF_2:instruction_extend_bit5.i_d
instruction_in_extend[6] => enARdFF_2:instruction_extend_bit6.i_d
instruction_in_extend[7] => enARdFF_2:instruction_extend_bit7.i_d
READ_DATA1[0] => enARdFF_2:READ_DATA1_bit0.i_d
READ_DATA1[1] => enARdFF_2:READ_DATA1_bit1.i_d
READ_DATA1[2] => enARdFF_2:READ_DATA1_bit2.i_d
READ_DATA1[3] => enARdFF_2:READ_DATA1_bit3.i_d
READ_DATA1[4] => enARdFF_2:READ_DATA1_bit4.i_d
READ_DATA1[5] => enARdFF_2:READ_DATA1_bit5.i_d
READ_DATA1[6] => enARdFF_2:READ_DATA1_bit6.i_d
READ_DATA1[7] => enARdFF_2:READ_DATA1_bit7.i_d
READ_DATA2[0] => enARdFF_2:READ_DATA2_bit0.i_d
READ_DATA2[1] => enARdFF_2:READ_DATA2_bit1.i_d
READ_DATA2[2] => enARdFF_2:READ_DATA2_bit2.i_d
READ_DATA2[3] => enARdFF_2:READ_DATA2_bit3.i_d
READ_DATA2[4] => enARdFF_2:READ_DATA2_bit4.i_d
READ_DATA2[5] => enARdFF_2:READ_DATA2_bit5.i_d
READ_DATA2[6] => enARdFF_2:READ_DATA2_bit6.i_d
READ_DATA2[7] => enARdFF_2:READ_DATA2_bit7.i_d
instruction_in_20_16[0] => enARdFF_2:instruction_20_16_bit0.i_d
instruction_in_20_16[1] => enARdFF_2:instruction_20_16_bit1.i_d
instruction_in_20_16[2] => enARdFF_2:instruction_20_16_bit2.i_d
instruction_in_20_16[3] => enARdFF_2:instruction_20_16_bit3.i_d
instruction_in_20_16[4] => enARdFF_2:instruction_20_16_bit4.i_d
instruction_in_25_21[0] => enARdFF_2:instruction_25_21_bit0.i_d
instruction_in_25_21[1] => enARdFF_2:instruction_25_21_bit1.i_d
instruction_in_25_21[2] => enARdFF_2:instruction_25_21_bit2.i_d
instruction_in_25_21[3] => enARdFF_2:instruction_25_21_bit3.i_d
instruction_in_25_21[4] => enARdFF_2:instruction_25_21_bit4.i_d
instruction_in_15_11[0] => enARdFF_2:instruction_15_11_bit0.i_d
instruction_in_15_11[1] => enARdFF_2:instruction_15_11_bit1.i_d
instruction_in_15_11[2] => enARdFF_2:instruction_15_11_bit2.i_d
instruction_in_15_11[3] => enARdFF_2:instruction_15_11_bit3.i_d
instruction_in_15_11[4] => enARdFF_2:instruction_15_11_bit4.i_d
instruction_out_15_11[0] <= enARdFF_2:instruction_15_11_bit0.o_q
instruction_out_15_11[1] <= enARdFF_2:instruction_15_11_bit1.o_q
instruction_out_15_11[2] <= enARdFF_2:instruction_15_11_bit2.o_q
instruction_out_15_11[3] <= enARdFF_2:instruction_15_11_bit3.o_q
instruction_out_15_11[4] <= enARdFF_2:instruction_15_11_bit4.o_q
instruction_out_25_21[0] <= enARdFF_2:instruction_25_21_bit0.o_q
instruction_out_25_21[1] <= enARdFF_2:instruction_25_21_bit1.o_q
instruction_out_25_21[2] <= enARdFF_2:instruction_25_21_bit2.o_q
instruction_out_25_21[3] <= enARdFF_2:instruction_25_21_bit3.o_q
instruction_out_25_21[4] <= enARdFF_2:instruction_25_21_bit4.o_q
instruction_out_20_16[0] <= enARdFF_2:instruction_20_16_bit0.o_q
instruction_out_20_16[1] <= enARdFF_2:instruction_20_16_bit1.o_q
instruction_out_20_16[2] <= enARdFF_2:instruction_20_16_bit2.o_q
instruction_out_20_16[3] <= enARdFF_2:instruction_20_16_bit3.o_q
instruction_out_20_16[4] <= enARdFF_2:instruction_20_16_bit4.o_q
instruction_out_extend[0] <= enARdFF_2:instruction_extend_bit0.o_q
instruction_out_extend[1] <= enARdFF_2:instruction_extend_bit1.o_q
instruction_out_extend[2] <= enARdFF_2:instruction_extend_bit2.o_q
instruction_out_extend[3] <= enARdFF_2:instruction_extend_bit3.o_q
instruction_out_extend[4] <= enARdFF_2:instruction_extend_bit4.o_q
instruction_out_extend[5] <= enARdFF_2:instruction_extend_bit5.o_q
instruction_out_extend[6] <= enARdFF_2:instruction_extend_bit6.o_q
instruction_out_extend[7] <= enARdFF_2:instruction_extend_bit7.o_q
READ_DATA1_out[0] <= enARdFF_2:READ_DATA1_bit0.o_q
READ_DATA1_out[1] <= enARdFF_2:READ_DATA1_bit1.o_q
READ_DATA1_out[2] <= enARdFF_2:READ_DATA1_bit2.o_q
READ_DATA1_out[3] <= enARdFF_2:READ_DATA1_bit3.o_q
READ_DATA1_out[4] <= enARdFF_2:READ_DATA1_bit4.o_q
READ_DATA1_out[5] <= enARdFF_2:READ_DATA1_bit5.o_q
READ_DATA1_out[6] <= enARdFF_2:READ_DATA1_bit6.o_q
READ_DATA1_out[7] <= enARdFF_2:READ_DATA1_bit7.o_q
READ_DATA2_out[0] <= enARdFF_2:READ_DATA2_bit0.o_q
READ_DATA2_out[1] <= enARdFF_2:READ_DATA2_bit1.o_q
READ_DATA2_out[2] <= enARdFF_2:READ_DATA2_bit2.o_q
READ_DATA2_out[3] <= enARdFF_2:READ_DATA2_bit3.o_q
READ_DATA2_out[4] <= enARdFF_2:READ_DATA2_bit4.o_q
READ_DATA2_out[5] <= enARdFF_2:READ_DATA2_bit5.o_q
READ_DATA2_out[6] <= enARdFF_2:READ_DATA2_bit6.o_q
READ_DATA2_out[7] <= enARdFF_2:READ_DATA2_bit7.o_q


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:MemtoRegFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:RegWriteFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:MemWriteFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:MemReadFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:ALUSrcFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:RegDstFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:ALUOpbit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:ALUOpbit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_extend_bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_20_16_bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_15_11_bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:instruction_25_21_bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA1_bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ID_EX_BUFFER:ID_EX|enARdFF_2:READ_DATA2_bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXA|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_FOUR_TO_ONE:ALU_MUXB1|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:ALU_MUXB|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU
A_IN[0] => ONE_BIT_ALU:SINGLE_ALU0.A_IN
A_IN[1] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:1:SINGLE_ALUX.A_IN
A_IN[2] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:2:SINGLE_ALUX.A_IN
A_IN[3] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:3:SINGLE_ALUX.A_IN
A_IN[4] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:4:SINGLE_ALUX.A_IN
A_IN[5] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:5:SINGLE_ALUX.A_IN
A_IN[6] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:6:SINGLE_ALUX.A_IN
A_IN[7] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:7:SINGLE_ALUX.A_IN
A_IN[7] => RESULT_INV.IN1
B_IN[0] => ONE_BIT_ALU:SINGLE_ALU0.B_IN
B_IN[1] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:1:SINGLE_ALUX.B_IN
B_IN[2] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:2:SINGLE_ALUX.B_IN
B_IN[3] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:3:SINGLE_ALUX.B_IN
B_IN[4] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:4:SINGLE_ALUX.B_IN
B_IN[5] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:5:SINGLE_ALUX.B_IN
B_IN[6] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:6:SINGLE_ALUX.B_IN
B_IN[7] => RESULT_INV.IN1
B_IN[7] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:7:SINGLE_ALUX.B_IN
OPERATION[0] => B_INVERT_CONTR.IN0
OPERATION[0] => CARRY_IN.IN0
OPERATION[0] => ONE_BIT_ALU:SINGLE_ALU0.OPERATION[0]
OPERATION[0] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:1:SINGLE_ALUX.OPERATION[0]
OPERATION[0] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:2:SINGLE_ALUX.OPERATION[0]
OPERATION[0] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:3:SINGLE_ALUX.OPERATION[0]
OPERATION[0] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:4:SINGLE_ALUX.OPERATION[0]
OPERATION[0] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:5:SINGLE_ALUX.OPERATION[0]
OPERATION[0] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:6:SINGLE_ALUX.OPERATION[0]
OPERATION[0] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:7:SINGLE_ALUX.OPERATION[0]
OPERATION[1] => B_INVERT_CONTR.IN1
OPERATION[1] => CARRY_IN.IN1
OPERATION[1] => ONE_BIT_ALU:SINGLE_ALU0.OPERATION[1]
OPERATION[1] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:1:SINGLE_ALUX.OPERATION[1]
OPERATION[1] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:2:SINGLE_ALUX.OPERATION[1]
OPERATION[1] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:3:SINGLE_ALUX.OPERATION[1]
OPERATION[1] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:4:SINGLE_ALUX.OPERATION[1]
OPERATION[1] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:5:SINGLE_ALUX.OPERATION[1]
OPERATION[1] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:6:SINGLE_ALUX.OPERATION[1]
OPERATION[1] => ONE_BIT_ALU:GEN_EIGHT_BIT_REG:7:SINGLE_ALUX.OPERATION[1]
OPERATION[2] => B_INVERT_CONTR.IN1
OPERATION[2] => CARRY_IN.IN1
OPERATION[2] => RESULT_INV.IN1
ZERO <= ZERO.DB_MAX_OUTPUT_PORT_TYPE
RESULT[0] <= EIGHT_BIT_TWO_TO_ONE:RES_SEL.Q[0]
RESULT[1] <= EIGHT_BIT_TWO_TO_ONE:RES_SEL.Q[1]
RESULT[2] <= EIGHT_BIT_TWO_TO_ONE:RES_SEL.Q[2]
RESULT[3] <= EIGHT_BIT_TWO_TO_ONE:RES_SEL.Q[3]
RESULT[4] <= EIGHT_BIT_TWO_TO_ONE:RES_SEL.Q[4]
RESULT[5] <= EIGHT_BIT_TWO_TO_ONE:RES_SEL.Q[5]
RESULT[6] <= EIGHT_BIT_TWO_TO_ONE:RES_SEL.Q[6]
RESULT[7] <= EIGHT_BIT_TWO_TO_ONE:RES_SEL.Q[7]


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALU0|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:1:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:2:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:3:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:4:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:5:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:6:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_REG:7:SINGLE_ALUX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALUX0
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALUX0|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALUX0|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALUX0|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALUX0|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALUX0|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALUX0|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:SINGLE_ALUX0|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:1:SINGLE_ALUXX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:1:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:1:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:1:SINGLE_ALUXX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:1:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:1:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:1:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:1:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:2:SINGLE_ALUXX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:2:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:2:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:2:SINGLE_ALUXX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:2:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:2:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:2:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:2:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:3:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:4:SINGLE_ALUXX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:4:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:4:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:4:SINGLE_ALUXX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:4:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:4:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:4:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:4:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:5:SINGLE_ALUXX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:5:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:5:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:5:SINGLE_ALUXX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:5:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:5:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:5:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:5:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:6:SINGLE_ALUXX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:6:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:6:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:6:SINGLE_ALUXX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:6:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:6:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:6:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:6:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:7:SINGLE_ALUXX
A_IN => ONE_BIT_2_TO_1:MUXA.A_IN
A_IN => ONE_BIT_2_TO_1:MUXA.B_IN
B_IN => ONE_BIT_2_TO_1:MUXB.A_IN
B_IN => ONE_BIT_2_TO_1:MUXB.B_IN
LESS => ONE_BIT_4_TO_1:MUX.D_IN
A_INVERT => ONE_BIT_2_TO_1:MUXA.SEL
B_INVERT => ONE_BIT_2_TO_1:MUXB.SEL
CARRY_IN => OneBitAdder:ADDER.i_CarryIn
OPERATION[0] => ONE_BIT_4_TO_1:MUX.SEL[0]
OPERATION[1] => ONE_BIT_4_TO_1:MUX.SEL[1]
RESULT <= ONE_BIT_4_TO_1:MUX.RESULT
CARRY_OUT <= OneBitAdder:ADDER.o_CarryOut
SET <= OneBitAdder:ADDER.o_Sum


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:7:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXA
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:7:SINGLE_ALUXX|ONE_BIT_2_TO_1:MUXB
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:7:SINGLE_ALUXX|oneBitAdder:ADDER
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:7:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX
A_IN => ONE_BIT_2_TO_1:SEL1.A_IN
B_IN => ONE_BIT_2_TO_1:SEL1.B_IN
C_IN => ONE_BIT_2_TO_1:SEL2.A_IN
D_IN => ONE_BIT_2_TO_1:SEL2.B_IN
SEL[0] => ONE_BIT_2_TO_1:SEL1.SEL
SEL[0] => ONE_BIT_2_TO_1:SEL2.SEL
SEL[1] => ONE_BIT_2_TO_1:SEL_RESULT.SEL
RESULT <= ONE_BIT_2_TO_1:SEL_RESULT.RESULT


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:7:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL1
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:7:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL2
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|ONE_BIT_ALU:\GEN_EIGHT_BIT_INV:7:SINGLE_ALUXX|ONE_BIT_4_TO_1:MUX|ONE_BIT_2_TO_1:SEL_RESULT
A_IN => RESULT.IN0
B_IN => RESULT.IN0
SEL => RESULT.IN1
SEL => RESULT.IN1
RESULT <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|MAIN_ALU:MAINALU|EIGHT_BIT_TWO_TO_ONE:RES_SEL|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|ALU_CONTROL:ALU_CONTRL
ALUOp_IN[0] => ALU_OP_OUT.IN1
ALUOp_IN[0] => ALU_OP_OUT.IN0
ALUOp_IN[0] => ALU_OP_OUT.IN0
ALUOp_IN[1] => ALU_OP_OUT.IN1
ALUOp_IN[1] => ALU_OP_OUT.IN1
ALUOp_IN[1] => ALU_OP_OUT.IN1
INSTRUCTION_OP[0] => ALU_OP_OUT.IN1
INSTRUCTION_OP[0] => ALU_OP_OUT.IN0
INSTRUCTION_OP[0] => ALU_OP_OUT.IN1
INSTRUCTION_OP[1] => ALU_OP_OUT.IN1
INSTRUCTION_OP[1] => ALU_OP_OUT.IN1
INSTRUCTION_OP[1] => ALU_OP_OUT.IN1
INSTRUCTION_OP[2] => ALU_OP_OUT.IN0
INSTRUCTION_OP[2] => ALU_OP_OUT.IN1
INSTRUCTION_OP[2] => ALU_OP_OUT.IN0
INSTRUCTION_OP[3] => ALU_OP_OUT.IN1
INSTRUCTION_OP[3] => ALU_OP_OUT.IN1
INSTRUCTION_OP[3] => ALU_OP_OUT.IN1
INSTRUCTION_OP[4] => ~NO_FANOUT~
INSTRUCTION_OP[5] => ~NO_FANOUT~
ALU_OP_OUT[0] <= ALU_OP_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP_OUT[1] <= ALU_OP_OUT.DB_MAX_OUTPUT_PORT_TYPE
ALU_OP_OUT[2] <= ALU_OP_OUT.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Forwarding_Unit:FWD_UNIT
ID_EX_Rs[0] => equalTestFiveBit:Compare_ExMemRd_IdExRs.numB[0]
ID_EX_Rs[0] => equalTestFiveBit:Compare_MemWbRd_IdExRs.numB[0]
ID_EX_Rs[1] => equalTestFiveBit:Compare_ExMemRd_IdExRs.numB[1]
ID_EX_Rs[1] => equalTestFiveBit:Compare_MemWbRd_IdExRs.numB[1]
ID_EX_Rs[2] => equalTestFiveBit:Compare_ExMemRd_IdExRs.numB[2]
ID_EX_Rs[2] => equalTestFiveBit:Compare_MemWbRd_IdExRs.numB[2]
ID_EX_Rs[3] => equalTestFiveBit:Compare_ExMemRd_IdExRs.numB[3]
ID_EX_Rs[3] => equalTestFiveBit:Compare_MemWbRd_IdExRs.numB[3]
ID_EX_Rs[4] => equalTestFiveBit:Compare_ExMemRd_IdExRs.numB[4]
ID_EX_Rs[4] => equalTestFiveBit:Compare_MemWbRd_IdExRs.numB[4]
ID_EX_Rt[0] => equalTestFiveBit:Compare_ExMemRd_IdExRt.numB[0]
ID_EX_Rt[0] => equalTestFiveBit:Compare_MemWbRd_IdExRt.numB[0]
ID_EX_Rt[1] => equalTestFiveBit:Compare_ExMemRd_IdExRt.numB[1]
ID_EX_Rt[1] => equalTestFiveBit:Compare_MemWbRd_IdExRt.numB[1]
ID_EX_Rt[2] => equalTestFiveBit:Compare_ExMemRd_IdExRt.numB[2]
ID_EX_Rt[2] => equalTestFiveBit:Compare_MemWbRd_IdExRt.numB[2]
ID_EX_Rt[3] => equalTestFiveBit:Compare_ExMemRd_IdExRt.numB[3]
ID_EX_Rt[3] => equalTestFiveBit:Compare_MemWbRd_IdExRt.numB[3]
ID_EX_Rt[4] => equalTestFiveBit:Compare_ExMemRd_IdExRt.numB[4]
ID_EX_Rt[4] => equalTestFiveBit:Compare_MemWbRd_IdExRt.numB[4]
EX_MEM_Rd[0] => equalTestFiveBit:Compare_ExMemRd_IdExRs.numA[0]
EX_MEM_Rd[0] => equalTestFiveBit:Compare_EXMEM_Rd_Zero.numA[0]
EX_MEM_Rd[0] => equalTestFiveBit:Compare_ExMemRd_IdExRt.numA[0]
EX_MEM_Rd[1] => equalTestFiveBit:Compare_ExMemRd_IdExRs.numA[1]
EX_MEM_Rd[1] => equalTestFiveBit:Compare_EXMEM_Rd_Zero.numA[1]
EX_MEM_Rd[1] => equalTestFiveBit:Compare_ExMemRd_IdExRt.numA[1]
EX_MEM_Rd[2] => equalTestFiveBit:Compare_ExMemRd_IdExRs.numA[2]
EX_MEM_Rd[2] => equalTestFiveBit:Compare_EXMEM_Rd_Zero.numA[2]
EX_MEM_Rd[2] => equalTestFiveBit:Compare_ExMemRd_IdExRt.numA[2]
EX_MEM_Rd[3] => equalTestFiveBit:Compare_ExMemRd_IdExRs.numA[3]
EX_MEM_Rd[3] => equalTestFiveBit:Compare_EXMEM_Rd_Zero.numA[3]
EX_MEM_Rd[3] => equalTestFiveBit:Compare_ExMemRd_IdExRt.numA[3]
EX_MEM_Rd[4] => equalTestFiveBit:Compare_ExMemRd_IdExRs.numA[4]
EX_MEM_Rd[4] => equalTestFiveBit:Compare_EXMEM_Rd_Zero.numA[4]
EX_MEM_Rd[4] => equalTestFiveBit:Compare_ExMemRd_IdExRt.numA[4]
MEM_WB_Rd[0] => equalTestFiveBit:Compare_MemWb_Rd_Zero.numA[0]
MEM_WB_Rd[0] => equalTestFiveBit:Compare_MemWbRd_IdExRt.numA[0]
MEM_WB_Rd[0] => equalTestFiveBit:Compare_MemWbRd_IdExRs.numA[0]
MEM_WB_Rd[1] => equalTestFiveBit:Compare_MemWb_Rd_Zero.numA[1]
MEM_WB_Rd[1] => equalTestFiveBit:Compare_MemWbRd_IdExRt.numA[1]
MEM_WB_Rd[1] => equalTestFiveBit:Compare_MemWbRd_IdExRs.numA[1]
MEM_WB_Rd[2] => equalTestFiveBit:Compare_MemWb_Rd_Zero.numA[2]
MEM_WB_Rd[2] => equalTestFiveBit:Compare_MemWbRd_IdExRt.numA[2]
MEM_WB_Rd[2] => equalTestFiveBit:Compare_MemWbRd_IdExRs.numA[2]
MEM_WB_Rd[3] => equalTestFiveBit:Compare_MemWb_Rd_Zero.numA[3]
MEM_WB_Rd[3] => equalTestFiveBit:Compare_MemWbRd_IdExRt.numA[3]
MEM_WB_Rd[3] => equalTestFiveBit:Compare_MemWbRd_IdExRs.numA[3]
MEM_WB_Rd[4] => equalTestFiveBit:Compare_MemWb_Rd_Zero.numA[4]
MEM_WB_Rd[4] => equalTestFiveBit:Compare_MemWbRd_IdExRt.numA[4]
MEM_WB_Rd[4] => equalTestFiveBit:Compare_MemWbRd_IdExRs.numA[4]
EX_MEM_RegWrite => Int_ForwardA.IN1
MEM_WB_RegWrite => Int_ForwardA.IN1
MEM_WB_RegWrite => Int_ForwardA.IN1
ForwardA[0] <= Int_ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForwardA[1] <= Int_ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[0] <= Int_ForwardB.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[1] <= Int_ForwardB.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_ExMemRd_IdExRs
numA[0] => TEMP[0].IN0
numA[1] => TEMP[1].IN0
numA[2] => TEMP[2].IN0
numA[3] => TEMP[3].IN0
numA[4] => TEMP[4].IN0
numB[0] => TEMP[0].IN1
numB[1] => TEMP[1].IN1
numB[2] => TEMP[2].IN1
numB[3] => TEMP[3].IN1
numB[4] => TEMP[4].IN1
brSig <= brSig.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_EXMEM_Rd_Zero
numA[0] => TEMP[0].IN0
numA[1] => TEMP[1].IN0
numA[2] => TEMP[2].IN0
numA[3] => TEMP[3].IN0
numA[4] => TEMP[4].IN0
numB[0] => TEMP[0].IN1
numB[1] => TEMP[1].IN1
numB[2] => TEMP[2].IN1
numB[3] => TEMP[3].IN1
numB[4] => TEMP[4].IN1
brSig <= brSig.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_ExMemRd_IdExRt
numA[0] => TEMP[0].IN0
numA[1] => TEMP[1].IN0
numA[2] => TEMP[2].IN0
numA[3] => TEMP[3].IN0
numA[4] => TEMP[4].IN0
numB[0] => TEMP[0].IN1
numB[1] => TEMP[1].IN1
numB[2] => TEMP[2].IN1
numB[3] => TEMP[3].IN1
numB[4] => TEMP[4].IN1
brSig <= brSig.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_MemWb_Rd_Zero
numA[0] => TEMP[0].IN0
numA[1] => TEMP[1].IN0
numA[2] => TEMP[2].IN0
numA[3] => TEMP[3].IN0
numA[4] => TEMP[4].IN0
numB[0] => TEMP[0].IN1
numB[1] => TEMP[1].IN1
numB[2] => TEMP[2].IN1
numB[3] => TEMP[3].IN1
numB[4] => TEMP[4].IN1
brSig <= brSig.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_MemWbRd_IdExRt
numA[0] => TEMP[0].IN0
numA[1] => TEMP[1].IN0
numA[2] => TEMP[2].IN0
numA[3] => TEMP[3].IN0
numA[4] => TEMP[4].IN0
numB[0] => TEMP[0].IN1
numB[1] => TEMP[1].IN1
numB[2] => TEMP[2].IN1
numB[3] => TEMP[3].IN1
numB[4] => TEMP[4].IN1
brSig <= brSig.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Forwarding_Unit:FWD_UNIT|equalTestFiveBit:Compare_MemWbRd_IdExRs
numA[0] => TEMP[0].IN0
numA[1] => TEMP[1].IN0
numA[2] => TEMP[2].IN0
numA[3] => TEMP[3].IN0
numA[4] => TEMP[4].IN0
numB[0] => TEMP[0].IN1
numB[1] => TEMP[1].IN1
numB[2] => TEMP[2].IN1
numB[3] => TEMP[3].IN1
numB[4] => TEMP[4].IN1
brSig <= brSig.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q


|MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|FIVE_BIT_TWO_TO_ONE:DST_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM
Clock => enARdFF_2:MemtoRegFF.i_clock
Clock => enARdFF_2:RegWriteFF.i_clock
Clock => enARdFF_2:MemWriteFF.i_clock
Clock => enARdFF_2:MemReadFF.i_clock
Clock => enARdFF_2:ALU7.i_clock
Clock => enARdFF_2:ALU6.i_clock
Clock => enARdFF_2:ALU5.i_clock
Clock => enARdFF_2:ALU4.i_clock
Clock => enARdFF_2:ALU3.i_clock
Clock => enARdFF_2:ALU2.i_clock
Clock => enARdFF_2:ALU1.i_clock
Clock => enARdFF_2:ALU0.i_clock
Clock => enARdFF_2:Mux4.i_clock
Clock => enARdFF_2:Mux3.i_clock
Clock => enARdFF_2:Mux2.i_clock
Clock => enARdFF_2:Mux1.i_clock
Clock => enARdFF_2:Mux0.i_clock
Clock => enARdFF_2:RegData7.i_clock
Clock => enARdFF_2:RegData6.i_clock
Clock => enARdFF_2:RegData5.i_clock
Clock => enARdFF_2:RegData4.i_clock
Clock => enARdFF_2:RegData3.i_clock
Clock => enARdFF_2:RegData2.i_clock
Clock => enARdFF_2:RegData1.i_clock
Clock => enARdFF_2:RegData0.i_clock
resetBar => enARdFF_2:MemtoRegFF.i_resetBar
resetBar => enARdFF_2:RegWriteFF.i_resetBar
resetBar => enARdFF_2:MemWriteFF.i_resetBar
resetBar => enARdFF_2:MemReadFF.i_resetBar
resetBar => enARdFF_2:ALU7.i_resetBar
resetBar => enARdFF_2:ALU6.i_resetBar
resetBar => enARdFF_2:ALU5.i_resetBar
resetBar => enARdFF_2:ALU4.i_resetBar
resetBar => enARdFF_2:ALU3.i_resetBar
resetBar => enARdFF_2:ALU2.i_resetBar
resetBar => enARdFF_2:ALU1.i_resetBar
resetBar => enARdFF_2:ALU0.i_resetBar
resetBar => enARdFF_2:Mux4.i_resetBar
resetBar => enARdFF_2:Mux3.i_resetBar
resetBar => enARdFF_2:Mux2.i_resetBar
resetBar => enARdFF_2:Mux1.i_resetBar
resetBar => enARdFF_2:Mux0.i_resetBar
resetBar => enARdFF_2:RegData7.i_resetBar
resetBar => enARdFF_2:RegData6.i_resetBar
resetBar => enARdFF_2:RegData5.i_resetBar
resetBar => enARdFF_2:RegData4.i_resetBar
resetBar => enARdFF_2:RegData3.i_resetBar
resetBar => enARdFF_2:RegData2.i_resetBar
resetBar => enARdFF_2:RegData1.i_resetBar
resetBar => enARdFF_2:RegData0.i_resetBar
MemtoReg_In => enARdFF_2:MemtoRegFF.i_d
MemtoReg_In => enARdFF_2:MemReadFF.i_d
RegWrite_In => enARdFF_2:RegWriteFF.i_d
MemWrite_In => enARdFF_2:MemWriteFF.i_d
MemRead_In => ~NO_FANOUT~
MemtoReg_Out <= enARdFF_2:MemtoRegFF.o_q
RegWrite_Out <= enARdFF_2:RegWriteFF.o_q
MemWrite_Out <= enARdFF_2:MemWriteFF.o_q
MemRead_Out <= enARdFF_2:MemReadFF.o_q
ALU_In[0] => enARdFF_2:ALU0.i_d
ALU_In[1] => enARdFF_2:ALU1.i_d
ALU_In[2] => enARdFF_2:ALU2.i_d
ALU_In[3] => enARdFF_2:ALU3.i_d
ALU_In[4] => enARdFF_2:ALU4.i_d
ALU_In[5] => enARdFF_2:ALU5.i_d
ALU_In[6] => enARdFF_2:ALU6.i_d
ALU_In[7] => enARdFF_2:ALU7.i_d
ALU_Out[0] <= enARdFF_2:ALU0.o_q
ALU_Out[1] <= enARdFF_2:ALU1.o_q
ALU_Out[2] <= enARdFF_2:ALU2.o_q
ALU_Out[3] <= enARdFF_2:ALU3.o_q
ALU_Out[4] <= enARdFF_2:ALU4.o_q
ALU_Out[5] <= enARdFF_2:ALU5.o_q
ALU_Out[6] <= enARdFF_2:ALU6.o_q
ALU_Out[7] <= enARdFF_2:ALU7.o_q
Mux_In[0] => enARdFF_2:Mux0.i_d
Mux_In[1] => enARdFF_2:Mux1.i_d
Mux_In[2] => enARdFF_2:Mux2.i_d
Mux_In[3] => enARdFF_2:Mux3.i_d
Mux_In[4] => enARdFF_2:Mux4.i_d
Mux_Out[0] <= enARdFF_2:Mux0.o_q
Mux_Out[1] <= enARdFF_2:Mux1.o_q
Mux_Out[2] <= enARdFF_2:Mux2.o_q
Mux_Out[3] <= enARdFF_2:Mux3.o_q
Mux_Out[4] <= enARdFF_2:Mux4.o_q
RegData_In[0] => enARdFF_2:RegData0.i_d
RegData_In[1] => enARdFF_2:RegData1.i_d
RegData_In[2] => enARdFF_2:RegData2.i_d
RegData_In[3] => enARdFF_2:RegData3.i_d
RegData_In[4] => enARdFF_2:RegData4.i_d
RegData_In[5] => enARdFF_2:RegData5.i_d
RegData_In[6] => enARdFF_2:RegData6.i_d
RegData_In[7] => enARdFF_2:RegData7.i_d
RegData_Out[0] <= enARdFF_2:RegData0.o_q
RegData_Out[1] <= enARdFF_2:RegData1.o_q
RegData_Out[2] <= enARdFF_2:RegData2.o_q
RegData_Out[3] <= enARdFF_2:RegData3.o_q
RegData_Out[4] <= enARdFF_2:RegData4.o_q
RegData_Out[5] <= enARdFF_2:RegData5.o_q
RegData_Out[6] <= enARdFF_2:RegData6.o_q
RegData_Out[7] <= enARdFF_2:RegData7.o_q


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemtoRegFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegWriteFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemWriteFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:MemReadFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:ALU0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:Mux0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Ex_Mem_Buffer:EX_MEM|enARdFF_2:RegData0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|data_mem:MEM_RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|MultiCycleProc|data_mem:MEM_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_72t3:auto_generated.wren_a
rden_a => altsyncram_72t3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_72t3:auto_generated.data_a[0]
data_a[1] => altsyncram_72t3:auto_generated.data_a[1]
data_a[2] => altsyncram_72t3:auto_generated.data_a[2]
data_a[3] => altsyncram_72t3:auto_generated.data_a[3]
data_a[4] => altsyncram_72t3:auto_generated.data_a[4]
data_a[5] => altsyncram_72t3:auto_generated.data_a[5]
data_a[6] => altsyncram_72t3:auto_generated.data_a[6]
data_a[7] => altsyncram_72t3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_72t3:auto_generated.address_a[0]
address_a[1] => altsyncram_72t3:auto_generated.address_a[1]
address_a[2] => altsyncram_72t3:auto_generated.address_a[2]
address_a[3] => altsyncram_72t3:auto_generated.address_a[3]
address_a[4] => altsyncram_72t3:auto_generated.address_a[4]
address_a[5] => altsyncram_72t3:auto_generated.address_a[5]
address_a[6] => altsyncram_72t3:auto_generated.address_a[6]
address_a[7] => altsyncram_72t3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_72t3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_72t3:auto_generated.q_a[0]
q_a[1] <= altsyncram_72t3:auto_generated.q_a[1]
q_a[2] <= altsyncram_72t3:auto_generated.q_a[2]
q_a[3] <= altsyncram_72t3:auto_generated.q_a[3]
q_a[4] <= altsyncram_72t3:auto_generated.q_a[4]
q_a[5] <= altsyncram_72t3:auto_generated.q_a[5]
q_a[6] <= altsyncram_72t3:auto_generated.q_a[6]
q_a[7] <= altsyncram_72t3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MultiCycleProc|data_mem:MEM_RAM|altsyncram:altsyncram_component|altsyncram_72t3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB
Clock => enARdFF_2:MemtoRegFF.i_clock
Clock => enARdFF_2:RegWriteFF.i_clock
Clock => enARdFF_2:Mux4.i_clock
Clock => enARdFF_2:Mux3.i_clock
Clock => enARdFF_2:Mux2.i_clock
Clock => enARdFF_2:Mux1.i_clock
Clock => enARdFF_2:Mux0.i_clock
Clock => enARdFF_2:ALU7.i_clock
Clock => enARdFF_2:ALU6.i_clock
Clock => enARdFF_2:ALU5.i_clock
Clock => enARdFF_2:ALU4.i_clock
Clock => enARdFF_2:ALU3.i_clock
Clock => enARdFF_2:ALU2.i_clock
Clock => enARdFF_2:ALU1.i_clock
Clock => enARdFF_2:ALU0.i_clock
Clock => enARdFF_2:DataMem7.i_clock
Clock => enARdFF_2:DataMem6.i_clock
Clock => enARdFF_2:DataMem5.i_clock
Clock => enARdFF_2:DataMem4.i_clock
Clock => enARdFF_2:DataMem3.i_clock
Clock => enARdFF_2:DataMem2.i_clock
Clock => enARdFF_2:DataMem1.i_clock
Clock => enARdFF_2:DataMem0.i_clock
G_reset => enARdFF_2:MemtoRegFF.i_resetBar
G_reset => enARdFF_2:RegWriteFF.i_resetBar
G_reset => enARdFF_2:Mux4.i_resetBar
G_reset => enARdFF_2:Mux3.i_resetBar
G_reset => enARdFF_2:Mux2.i_resetBar
G_reset => enARdFF_2:Mux1.i_resetBar
G_reset => enARdFF_2:Mux0.i_resetBar
G_reset => enARdFF_2:ALU7.i_resetBar
G_reset => enARdFF_2:ALU6.i_resetBar
G_reset => enARdFF_2:ALU5.i_resetBar
G_reset => enARdFF_2:ALU4.i_resetBar
G_reset => enARdFF_2:ALU3.i_resetBar
G_reset => enARdFF_2:ALU2.i_resetBar
G_reset => enARdFF_2:ALU1.i_resetBar
G_reset => enARdFF_2:ALU0.i_resetBar
G_reset => enARdFF_2:DataMem7.i_resetBar
G_reset => enARdFF_2:DataMem6.i_resetBar
G_reset => enARdFF_2:DataMem5.i_resetBar
G_reset => enARdFF_2:DataMem4.i_resetBar
G_reset => enARdFF_2:DataMem3.i_resetBar
G_reset => enARdFF_2:DataMem2.i_resetBar
G_reset => enARdFF_2:DataMem1.i_resetBar
G_reset => enARdFF_2:DataMem0.i_resetBar
MemtoReg_In => enARdFF_2:MemtoRegFF.i_d
RegWrite_In => enARdFF_2:RegWriteFF.i_d
MemtoReg_Out <= enARdFF_2:MemtoRegFF.o_q
RegWrite_Out <= enARdFF_2:RegWriteFF.o_q
ALU_In[0] => enARdFF_2:ALU0.i_d
ALU_In[1] => enARdFF_2:ALU1.i_d
ALU_In[2] => enARdFF_2:ALU2.i_d
ALU_In[3] => enARdFF_2:ALU3.i_d
ALU_In[4] => enARdFF_2:ALU4.i_d
ALU_In[5] => enARdFF_2:ALU5.i_d
ALU_In[6] => enARdFF_2:ALU6.i_d
ALU_In[7] => enARdFF_2:ALU7.i_d
ALU_Out[0] <= enARdFF_2:ALU0.o_q
ALU_Out[1] <= enARdFF_2:ALU1.o_q
ALU_Out[2] <= enARdFF_2:ALU2.o_q
ALU_Out[3] <= enARdFF_2:ALU3.o_q
ALU_Out[4] <= enARdFF_2:ALU4.o_q
ALU_Out[5] <= enARdFF_2:ALU5.o_q
ALU_Out[6] <= enARdFF_2:ALU6.o_q
ALU_Out[7] <= enARdFF_2:ALU7.o_q
DataMem_In[0] => enARdFF_2:DataMem0.i_d
DataMem_In[1] => enARdFF_2:DataMem1.i_d
DataMem_In[2] => enARdFF_2:DataMem2.i_d
DataMem_In[3] => enARdFF_2:DataMem3.i_d
DataMem_In[4] => enARdFF_2:DataMem4.i_d
DataMem_In[5] => enARdFF_2:DataMem5.i_d
DataMem_In[6] => enARdFF_2:DataMem6.i_d
DataMem_In[7] => enARdFF_2:DataMem7.i_d
DataMem_Out[0] <= enARdFF_2:DataMem0.o_q
DataMem_Out[1] <= enARdFF_2:DataMem1.o_q
DataMem_Out[2] <= enARdFF_2:DataMem2.o_q
DataMem_Out[3] <= enARdFF_2:DataMem3.o_q
DataMem_Out[4] <= enARdFF_2:DataMem4.o_q
DataMem_Out[5] <= enARdFF_2:DataMem5.o_q
DataMem_Out[6] <= enARdFF_2:DataMem6.o_q
DataMem_Out[7] <= enARdFF_2:DataMem7.o_q
Mux_In[0] => enARdFF_2:Mux0.i_d
Mux_In[1] => enARdFF_2:Mux1.i_d
Mux_In[2] => enARdFF_2:Mux2.i_d
Mux_In[3] => enARdFF_2:Mux3.i_d
Mux_In[4] => enARdFF_2:Mux4.i_d
Mux_Out[0] <= enARdFF_2:Mux0.o_q
Mux_Out[1] <= enARdFF_2:Mux1.o_q
Mux_Out[2] <= enARdFF_2:Mux2.o_q
Mux_Out[3] <= enARdFF_2:Mux3.o_q
Mux_Out[4] <= enARdFF_2:Mux4.o_q


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:MemtoRegFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:RegWriteFF
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:Mux0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:ALU0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|Mem_Wb_Buffer:MEM_WB|enARdFF_2:DataMem0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_TWO_TO_ONE:WB_MUX|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|clockInverter:CLK_INV
GClock => InvertedClock.DATAIN
InvertedClock <= GClock.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX
P0[0] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P1[0]
P0[1] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P1[1]
P0[2] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P1[2]
P0[3] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P1[3]
P0[4] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P1[4]
P0[5] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P1[5]
P0[6] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P1[6]
P0[7] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P1[7]
P1[0] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P2[0]
P1[1] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P2[1]
P1[2] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P2[2]
P1[3] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P2[3]
P1[4] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P2[4]
P1[5] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P2[5]
P1[6] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P2[6]
P1[7] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P2[7]
P2[0] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P3[0]
P2[1] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P3[1]
P2[2] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P3[2]
P2[3] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P3[3]
P2[4] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P3[4]
P2[5] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P3[5]
P2[6] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P3[6]
P2[7] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P3[7]
P3[0] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P4[0]
P3[1] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P4[1]
P3[2] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P4[2]
P3[3] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P4[3]
P3[4] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P4[4]
P3[5] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P4[5]
P3[6] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P4[6]
P3[7] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.P4[7]
P4[0] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P1[0]
P4[1] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P1[1]
P4[2] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P1[2]
P4[3] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P1[3]
P4[4] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P1[4]
P4[5] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P1[5]
P4[6] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P1[6]
P4[7] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P1[7]
P5[0] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P2[0]
P5[1] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P2[1]
P5[2] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P2[2]
P5[3] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P2[3]
P5[4] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P2[4]
P5[5] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P2[5]
P5[6] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P2[6]
P5[7] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P2[7]
P6[0] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P3[0]
P6[1] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P3[1]
P6[2] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P3[2]
P6[3] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P3[3]
P6[4] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P3[4]
P6[5] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P3[5]
P6[6] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P3[6]
P6[7] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P3[7]
P7[0] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P4[0]
P7[1] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P4[1]
P7[2] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P4[2]
P7[3] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P4[3]
P7[4] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P4[4]
P7[5] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P4[5]
P7[6] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P4[6]
P7[7] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.P4[7]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.SEL[0]
SEL[0] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.SEL[0]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL1234.SEL[1]
SEL[1] => EIGHT_BIT_FOUR_TO_ONE:SEL5678.SEL[1]
SEL[2] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL1234|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678
P1[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[0]
P1[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[1]
P1[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[2]
P1[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[3]
P1[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[4]
P1[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[5]
P1[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[6]
P1[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.A[7]
P2[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[0]
P2[1] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[1]
P2[2] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[2]
P2[3] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[3]
P2[4] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[4]
P2[5] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[5]
P2[6] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[6]
P2[7] => EIGHT_BIT_TWO_TO_ONE:SEL12.B[7]
P3[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[0]
P3[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[1]
P3[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[2]
P3[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[3]
P3[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[4]
P3[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[5]
P3[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[6]
P3[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.A[7]
P4[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[0]
P4[1] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[1]
P4[2] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[2]
P4[3] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[3]
P4[4] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[4]
P4[5] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[5]
P4[6] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[6]
P4[7] => EIGHT_BIT_TWO_TO_ONE:SEL34.B[7]
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL12.SEL
SEL[0] => EIGHT_BIT_TWO_TO_ONE:SEL34.SEL
SEL[1] => EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.SEL
Q[0] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[0]
Q[1] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[1]
Q[2] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[2]
Q[3] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[3]
Q[4] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[4]
Q[5] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[5]
Q[6] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[6]
Q[7] <= EIGHT_BIT_TWO_TO_ONE:SEL_MAIN.Q[7]


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL12
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL12|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL34
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL34|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_FOUR_TO_ONE:SEL5678|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN
A[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.A
A[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.A
A[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.A
A[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.A
A[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.A
A[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.A
A[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.A
A[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.A
B[0] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.B
B[1] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.B
B[2] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.B
B[3] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.B
B[4] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.B
B[5] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.B
B[6] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.B
B[7] => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.B
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.SEL
SEL => ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.SEL
Q[0] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:0:SELX.Q
Q[1] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:1:SELX.Q
Q[2] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:2:SELX.Q
Q[3] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:3:SELX.Q
Q[4] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:4:SELX.Q
Q[5] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:5:SELX.Q
Q[6] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:6:SELX.Q
Q[7] <= ONE_BIT_SELECT:GEN_ONE_BIT_SELECT:7:SELX.Q


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:0:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:1:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:2:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:3:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:4:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:5:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:6:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


|MultiCycleProc|EIGHT_BIT_EIGHT_TO_ONE:HLMUX|EIGHT_BIT_TWO_TO_ONE:SEL_MAIN|ONE_BIT_SELECT:\GEN_ONE_BIT_SELECT:7:SELX
A => Q.IN0
B => Q.IN0
Sel => Q.IN1
Sel => Q.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE


