
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007090    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000060    0.000030    1.000030 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.148749    0.110236    0.171940    1.171970 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.110645    0.005529    1.177499 v _388_/B (sky130_fd_sc_hd__nand3_4)
     7    0.098383    0.279520    0.281693    1.459193 ^ _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.280140    0.010808    1.470001 ^ _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.313197    0.170443    0.160320    1.630320 v _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.180638    0.032345    1.662665 v i_sram.sram3/EN (CF_SRAM_1024x32)
                                              1.662665   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.446731    1.452583   library hold time
                                              1.452583   data required time
---------------------------------------------------------------------------------------------
                                              1.452583   data required time
                                             -1.662665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.210083   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (removal check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001972    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000015    0.000008    1.000008 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002075    0.050931    0.525016    1.525023 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.050931    0.000007    1.525031 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.009629    0.062454    0.121200    1.646231 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.062455    0.000320    1.646550 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.015642    0.076805    0.088539    1.735090 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.076815    0.000717    1.735806 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              1.735806   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.670444    0.085076    0.780785 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.030785   clock uncertainty
                                  0.000000    1.030785   clock reconvergence pessimism
                                  0.473305    1.504090   library removal time
                                              1.504090   data required time
---------------------------------------------------------------------------------------------
                                              1.504090   data required time
                                             -1.735806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231716   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.078653    0.564381    1.564392 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078653    0.000088    1.564480 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.275258    0.324086    1.888566 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.276097    0.012990    1.901557 v i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              1.901557   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.576238    1.610320   library hold time
                                              1.610320   data required time
---------------------------------------------------------------------------------------------
                                              1.610320   data required time
                                             -1.901557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291237   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002723    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000032    0.000016    1.000016 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007454    0.077290    0.562870    1.562886 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077290    0.000078    1.562964 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.285623    0.328438    1.891402 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.286363    0.012594    1.903996 v i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              1.903996   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.573526    1.607608   library hold time
                                              1.607608   data required time
---------------------------------------------------------------------------------------------
                                              1.607608   data required time
                                             -1.903996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296387   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.078653    0.564381    1.564392 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078653    0.000088    1.564480 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.275258    0.324086    1.888566 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.275863    0.011223    1.899789 v i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              1.899789   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.576325    1.603251   library hold time
                                              1.603251   data required time
---------------------------------------------------------------------------------------------
                                              1.603251   data required time
                                             -1.899789   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296538   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002723    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000032    0.000016    1.000016 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007454    0.077290    0.562870    1.562886 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077290    0.000078    1.562964 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.285623    0.328438    1.891402 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.286137    0.010686    1.902088 v i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              1.902088   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.573611    1.600537   library hold time
                                              1.600537   data required time
---------------------------------------------------------------------------------------------
                                              1.600537   data required time
                                             -1.902088   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301550   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000035    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007181    0.075750    0.561146    1.561164 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075750    0.000063    1.561226 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.286114    0.341626    1.902852 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.288717    0.022254    1.925106 v i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              1.925106   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.572838    1.623309   library hold time
                                              1.623309   data required time
---------------------------------------------------------------------------------------------
                                              1.623309   data required time
                                             -1.925106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301797   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002700    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000018    1.000018 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.075968    0.561391    1.561409 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075968    0.000066    1.561475 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.285181    0.343055    1.904530 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.287624    0.021497    1.926026 v i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              1.926026   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.573127    1.623598   library hold time
                                              1.623598   data required time
---------------------------------------------------------------------------------------------
                                              1.623598   data required time
                                             -1.926026   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302428   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000035    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007181    0.075750    0.561146    1.561164 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075750    0.000063    1.561226 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.286114    0.341626    1.902852 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.288602    0.021800    1.924652 v i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              1.924652   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.572894    1.617378   library hold time
                                              1.617378   data required time
---------------------------------------------------------------------------------------------
                                              1.617378   data required time
                                             -1.924652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307275   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002711    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000037    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560708    1.560726 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075363    0.000062    1.560788 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.294989    0.334797    1.895585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.296356    0.016965    1.912550 v i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              1.912550   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.570887    1.604969   library hold time
                                              1.604969   data required time
---------------------------------------------------------------------------------------------
                                              1.604969   data required time
                                             -1.912550   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307582   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002700    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000018    1.000018 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.075968    0.561391    1.561409 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075968    0.000066    1.561475 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.285181    0.343055    1.904530 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.287480    0.020907    1.925437 v i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              1.925437   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.573191    1.617674   library hold time
                                              1.617674   data required time
---------------------------------------------------------------------------------------------
                                              1.617674   data required time
                                             -1.925437   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307763   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002352    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075312    0.000062    1.560719 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.288653    0.319908    1.880628 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.295196    0.034254    1.914882 v i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              1.914882   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.571193    1.605275   library hold time
                                              1.605275   data required time
---------------------------------------------------------------------------------------------
                                              1.605275   data required time
                                             -1.914882   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309607   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002342    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.075329    0.560664    1.560676 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075329    0.000062    1.560738 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.292274    0.321675    1.882413 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.298074    0.032677    1.915090 v i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              1.915090   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.570433    1.604515   library hold time
                                              1.604515   data required time
---------------------------------------------------------------------------------------------
                                              1.604515   data required time
                                             -1.915090   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310575   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002119    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000020    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006995    0.077130    0.559991    1.560001 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.077130    0.000026    1.560026 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.308951    0.337827    1.897853 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.309973    0.015788    1.913642 v i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              1.913642   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.568364    1.602445   library hold time
                                              1.602445   data required time
---------------------------------------------------------------------------------------------
                                              1.602445   data required time
                                             -1.913642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311196   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000035    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007181    0.075750    0.561146    1.561164 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075750    0.000063    1.561226 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.286114    0.341626    1.902852 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.287541    0.016932    1.919784 v i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              1.919784   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.573215    1.607297   library hold time
                                              1.607297   data required time
---------------------------------------------------------------------------------------------
                                              1.607297   data required time
                                             -1.919784   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312487   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002250    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000023    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.075394    0.560737    1.560748 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075394    0.000062    1.560810 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.295333    0.350511    1.911322 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.297890    0.022363    1.933684 v i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              1.933684   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.570415    1.620886   library hold time
                                              1.620886   data required time
---------------------------------------------------------------------------------------------
                                              1.620886   data required time
                                             -1.933684   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312798   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002700    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000018    1.000018 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.075968    0.561391    1.561409 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075968    0.000066    1.561475 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.285181    0.343055    1.904530 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.286453    0.015935    1.920465 v i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              1.920465   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.573503    1.607585   library hold time
                                              1.607585   data required time
---------------------------------------------------------------------------------------------
                                              1.607585   data required time
                                             -1.920465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312880   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002711    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000037    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560708    1.560726 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075363    0.000062    1.560788 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.294989    0.334797    1.895585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.296081    0.015355    1.910941 v i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              1.910941   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.570985    1.597911   library hold time
                                              1.597911   data required time
---------------------------------------------------------------------------------------------
                                              1.597911   data required time
                                             -1.910941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313030   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002352    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075312    0.000062    1.560719 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.288653    0.319908    1.880628 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.294266    0.032085    1.912712 v i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              1.912712   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.571464    1.598390   library hold time
                                              1.598390   data required time
---------------------------------------------------------------------------------------------
                                              1.598390   data required time
                                             -1.912712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314322   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007461    0.077331    0.562919    1.562934 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077331    0.000075    1.563009 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.294808    0.349197    1.912206 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.297666    0.023633    1.935839 v i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              1.935839   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.570475    1.620946   library hold time
                                              1.620946   data required time
---------------------------------------------------------------------------------------------
                                              1.620946   data required time
                                             -1.935839   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314893   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002090    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000020    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006961    0.076953    0.559778    1.559788 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.076953    0.000025    1.559813 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.296084    0.320568    1.880382 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.304198    0.038240    1.918622 v i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              1.918622   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.569268    1.603349   library hold time
                                              1.603349   data required time
---------------------------------------------------------------------------------------------
                                              1.603349   data required time
                                             -1.918622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315273   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002342    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.075329    0.560664    1.560676 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075329    0.000062    1.560738 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.292274    0.321675    1.882413 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.297370    0.030934    1.913347 v i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              1.913347   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.570645    1.597570   library hold time
                                              1.597570   data required time
---------------------------------------------------------------------------------------------
                                              1.597570   data required time
                                             -1.913347   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315777   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000035    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007181    0.075750    0.561146    1.561164 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075750    0.000063    1.561226 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.286114    0.341626    1.902852 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.286963    0.013358    1.916210 v i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              1.916210   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.573393    1.600319   library hold time
                                              1.600319   data required time
---------------------------------------------------------------------------------------------
                                              1.600319   data required time
                                             -1.916210   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315891   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002700    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000018    1.000018 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.075968    0.561391    1.561409 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075968    0.000066    1.561475 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.285181    0.343055    1.904530 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.285938    0.012540    1.917070 v i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              1.917070   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.573664    1.600590   library hold time
                                              1.600590   data required time
---------------------------------------------------------------------------------------------
                                              1.600590   data required time
                                             -1.917070   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316480   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002250    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000023    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.075394    0.560737    1.560748 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075394    0.000062    1.560810 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.295333    0.350511    1.911322 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.297491    0.020667    1.931989 v i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              1.931989   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.570547    1.615030   library hold time
                                              1.615030   data required time
---------------------------------------------------------------------------------------------
                                              1.615030   data required time
                                             -1.931989   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316959   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.310361    0.084576    1.914648 v i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              1.914648   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.562709    1.596790   library hold time
                                              1.596790   data required time
---------------------------------------------------------------------------------------------
                                              1.596790   data required time
                                             -1.914648   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317858   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002119    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000020    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006995    0.077130    0.559991    1.560001 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.077130    0.000026    1.560026 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.308951    0.337827    1.897853 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.309915    0.015382    1.913236 v i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              1.913236   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.568398    1.595324   library hold time
                                              1.595324   data required time
---------------------------------------------------------------------------------------------
                                              1.595324   data required time
                                             -1.913236   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317912   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075312    0.000062    1.560719 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.301510    0.330742    1.891461 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.306073    0.029929    1.921390 v i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              1.921390   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.568974    1.603056   library hold time
                                              1.603056   data required time
---------------------------------------------------------------------------------------------
                                              1.603056   data required time
                                             -1.921390   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318334   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001860    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007261    0.076199    0.561641    1.561648 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076199    0.000068    1.561716 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.297379    0.325777    1.887493 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.303717    0.034424    1.921917 v i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              1.921917   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.569343    1.603425   library hold time
                                              1.603425   data required time
---------------------------------------------------------------------------------------------
                                              1.603425   data required time
                                             -1.921917   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318493   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.078653    0.564381    1.564392 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078653    0.000088    1.564480 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.275258    0.324086    1.888566 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.276119    0.013139    1.901706 v i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              1.901706   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.576523    1.582374   library hold time
                                              1.582374   data required time
---------------------------------------------------------------------------------------------
                                              1.582374   data required time
                                             -1.901706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319331   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075429    0.560778    1.560790 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075429    0.000062    1.560852 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.296967    0.323488    1.884340 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.305027    0.038504    1.922844 v i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              1.922844   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.569138    1.603220   library hold time
                                              1.603220   data required time
---------------------------------------------------------------------------------------------
                                              1.603220   data required time
                                             -1.922844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319624   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001857    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007267    0.076234    0.561682    1.561689 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076234    0.000068    1.561757 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.305260    0.335639    1.897396 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.308245    0.025053    1.922448 v i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              1.922448   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.568634    1.602716   library hold time
                                              1.602716   data required time
---------------------------------------------------------------------------------------------
                                              1.602716   data required time
                                             -1.922448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319732   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.078653    0.564381    1.564392 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078653    0.000088    1.564480 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.275258    0.324086    1.888566 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.275755    0.010261    1.898828 v i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              1.898828   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.576626    1.578839   library hold time
                                              1.578839   data required time
---------------------------------------------------------------------------------------------
                                              1.578839   data required time
                                             -1.898828   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319989   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002090    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000020    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006961    0.076953    0.559778    1.559788 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.076953    0.000025    1.559813 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.296084    0.320568    1.880382 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.303393    0.036586    1.916968 v i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              1.916968   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.569419    1.596345   library hold time
                                              1.596345   data required time
---------------------------------------------------------------------------------------------
                                              1.596345   data required time
                                             -1.916968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320623   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002250    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000023    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.075394    0.560737    1.560748 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075394    0.000062    1.560810 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.295333    0.350511    1.911322 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.296390    0.014841    1.926162 v i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              1.926162   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.570878    1.604960   library hold time
                                              1.604960   data required time
---------------------------------------------------------------------------------------------
                                              1.604960   data required time
                                             -1.926162   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321203   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560838    1.560850 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075482    0.000062    1.560912 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.295411    0.351955    1.912868 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.296423    0.014435    1.927302 v i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              1.927302   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.570869    1.604951   library hold time
                                              1.604951   data required time
---------------------------------------------------------------------------------------------
                                              1.604951   data required time
                                             -1.927302   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322351   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.314487    0.088617    1.918688 v i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              1.918688   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.562185    1.596267   library hold time
                                              1.596267   data required time
---------------------------------------------------------------------------------------------
                                              1.596267   data required time
                                             -1.918688   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322422   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002499    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000027    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007131    0.075471    0.560826    1.560840 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075471    0.000062    1.560902 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.304776    0.358550    1.919452 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.307318    0.022624    1.942077 v i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              1.942077   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.568713    1.619184   library hold time
                                              1.619184   data required time
---------------------------------------------------------------------------------------------
                                              1.619184   data required time
                                             -1.942077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322893   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075312    0.000062    1.560719 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.301510    0.330742    1.891461 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.305489    0.028235    1.919696 v i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              1.919696   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.569091    1.596017   library hold time
                                              1.596017   data required time
---------------------------------------------------------------------------------------------
                                              1.596017   data required time
                                             -1.919696   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323679   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001860    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007261    0.076199    0.561641    1.561648 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076199    0.000068    1.561716 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.297379    0.325777    1.887493 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.303019    0.032752    1.920246 v i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              1.920246   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.569477    1.596403   library hold time
                                              1.596403   data required time
---------------------------------------------------------------------------------------------
                                              1.596403   data required time
                                             -1.920246   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323843   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001839    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007026    0.077295    0.560185    1.560192 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.077295    0.000028    1.560220 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.298541    0.348215    1.908435 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.300425    0.019693    1.928129 v i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              1.928129   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.569858    1.603940   library hold time
                                              1.603940   data required time
---------------------------------------------------------------------------------------------
                                              1.603940   data required time
                                             -1.928129   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324189   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075429    0.560778    1.560790 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075429    0.000062    1.560852 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.296967    0.323488    1.884340 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.304244    0.036846    1.921186 v i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              1.921186   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.569286    1.596211   library hold time
                                              1.596211   data required time
---------------------------------------------------------------------------------------------
                                              1.596211   data required time
                                             -1.921186   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324975   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.316876    0.090921    1.920993 v i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              1.920993   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.561881    1.595963   library hold time
                                              1.595963   data required time
---------------------------------------------------------------------------------------------
                                              1.595963   data required time
                                             -1.920993   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325030   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001857    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007267    0.076234    0.561682    1.561689 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076234    0.000068    1.561757 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.305260    0.335639    1.897396 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.307782    0.023314    1.920710 v i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              1.920710   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.568732    1.595658   library hold time
                                              1.595658   data required time
---------------------------------------------------------------------------------------------
                                              1.595658   data required time
                                             -1.920710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325052   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007498    0.077537    0.563148    1.563162 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077537    0.000076    1.563238 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.307519    0.356733    1.919971 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.310384    0.024164    1.944135 v i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              1.944135   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.568233    1.618704   library hold time
                                              1.618704   data required time
---------------------------------------------------------------------------------------------
                                              1.618704   data required time
                                             -1.944135   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325431   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.325882    0.097930    1.920340 v i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              1.920340   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.560738    1.594819   library hold time
                                              1.594819   data required time
---------------------------------------------------------------------------------------------
                                              1.594819   data required time
                                             -1.920340   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325520   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560838    1.560850 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075482    0.000062    1.560912 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.295411    0.351955    1.912868 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.301216    0.033024    1.945891 v i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              1.945891   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.569668    1.620139   library hold time
                                              1.620139   data required time
---------------------------------------------------------------------------------------------
                                              1.620139   data required time
                                             -1.945891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325753   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002723    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000032    0.000016    1.000016 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007454    0.077290    0.562870    1.562886 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077290    0.000078    1.562964 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.285623    0.328438    1.891402 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.286590    0.014180    1.905582 v i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              1.905582   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.573757    1.579609   library hold time
                                              1.579609   data required time
---------------------------------------------------------------------------------------------
                                              1.579609   data required time
                                             -1.905582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325973   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002173    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007486    0.077471    0.563067    1.563078 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077471    0.000080    1.563158 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.295312    0.353632    1.916790 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.299917    0.029535    1.946325 v i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              1.946325   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.569880    1.620351   library hold time
                                              1.620351   data required time
---------------------------------------------------------------------------------------------
                                              1.620351   data required time
                                             -1.946325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325974   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002250    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000023    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.075394    0.560737    1.560748 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075394    0.000062    1.560810 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.295333    0.350511    1.911322 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.296129    0.012990    1.924311 v i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              1.924311   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.570972    1.597898   library hold time
                                              1.597898   data required time
---------------------------------------------------------------------------------------------
                                              1.597898   data required time
                                             -1.924311   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326413   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.333878    0.106677    1.936748 v i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              1.936748   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559655    1.610126   library hold time
                                              1.610126   data required time
---------------------------------------------------------------------------------------------
                                              1.610126   data required time
                                             -1.936748   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326622   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002723    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000032    0.000016    1.000016 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007454    0.077290    0.562870    1.562886 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077290    0.000078    1.562964 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.285623    0.328438    1.891402 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.286210    0.011347    1.902749 v i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              1.902749   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.573864    1.576077   library hold time
                                              1.576077   data required time
---------------------------------------------------------------------------------------------
                                              1.576077   data required time
                                             -1.902749   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326672   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.334096    0.106871    1.936943 v i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              1.936943   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559628    1.610099   library hold time
                                              1.610099   data required time
---------------------------------------------------------------------------------------------
                                              1.610099   data required time
                                             -1.936943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326844   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002357    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007387    0.076913    0.562447    1.562461 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076913    0.000075    1.562535 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.305700    0.332884    1.895419 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.311558    0.033765    1.929184 v i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              1.929184   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.568116    1.602197   library hold time
                                              1.602197   data required time
---------------------------------------------------------------------------------------------
                                              1.602197   data required time
                                             -1.929184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326987   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002342    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.075329    0.560664    1.560676 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075329    0.000062    1.560738 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.292274    0.321675    1.882413 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.294556    0.022107    1.904521 v i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              1.904521   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.571653    1.577504   library hold time
                                              1.577504   data required time
---------------------------------------------------------------------------------------------
                                              1.577504   data required time
                                             -1.904521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327016   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.334281    0.107037    1.937108 v i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              1.937108   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559604    1.610075   library hold time
                                              1.610075   data required time
---------------------------------------------------------------------------------------------
                                              1.610075   data required time
                                             -1.937108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327033   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.334636    0.107354    1.937425 v i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              1.937425   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559559    1.610030   library hold time
                                              1.610030   data required time
---------------------------------------------------------------------------------------------
                                              1.610030   data required time
                                             -1.937425   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327395   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560838    1.560850 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075482    0.000062    1.560912 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.295411    0.351955    1.912868 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.296156    0.012472    1.925339 v i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              1.925339   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.570965    1.597891   library hold time
                                              1.597891   data required time
---------------------------------------------------------------------------------------------
                                              1.597891   data required time
                                             -1.925339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327449   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007461    0.077331    0.562919    1.562934 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077331    0.000075    1.563009 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.294808    0.349197    1.912206 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.296862    0.020244    1.932450 v i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              1.932450   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.570753    1.604835   library hold time
                                              1.604835   data required time
---------------------------------------------------------------------------------------------
                                              1.604835   data required time
                                             -1.932450   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327615   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002499    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000027    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007131    0.075471    0.560826    1.560840 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075471    0.000062    1.560902 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.304776    0.358550    1.919452 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.307098    0.021685    1.941137 v i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              1.941137   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.568773    1.613256   library hold time
                                              1.613256   data required time
---------------------------------------------------------------------------------------------
                                              1.613256   data required time
                                             -1.941137   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327881   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002173    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007486    0.077471    0.563067    1.563078 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077471    0.000080    1.563158 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.295312    0.353632    1.916790 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.296579    0.016018    1.932808 v i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              1.932808   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.570828    1.604910   library hold time
                                              1.604910   data required time
---------------------------------------------------------------------------------------------
                                              1.604910   data required time
                                             -1.932808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327898   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.319602    0.093501    1.923572 v i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              1.923572   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.561535    1.595617   library hold time
                                              1.595617   data required time
---------------------------------------------------------------------------------------------
                                              1.595617   data required time
                                             -1.923572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327955   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.335292    0.107939    1.938010 v i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              1.938010   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559476    1.609947   library hold time
                                              1.609947   data required time
---------------------------------------------------------------------------------------------
                                              1.609947   data required time
                                             -1.938010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328063   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.335867    0.108450    1.938522 v i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              1.938522   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559403    1.609874   library hold time
                                              1.609874   data required time
---------------------------------------------------------------------------------------------
                                              1.609874   data required time
                                             -1.938522   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328648   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336220    0.108763    1.938835 v i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              1.938835   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559358    1.609829   library hold time
                                              1.609829   data required time
---------------------------------------------------------------------------------------------
                                              1.609829   data required time
                                             -1.938835   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329006   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.336345    0.108875    1.938946 v i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              1.938946   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559342    1.609813   library hold time
                                              1.609813   data required time
---------------------------------------------------------------------------------------------
                                              1.609813   data required time
                                             -1.938946   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329133   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.329677    0.101337    1.923746 v i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              1.923746   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.560255    1.594337   library hold time
                                              1.594337   data required time
---------------------------------------------------------------------------------------------
                                              1.594337   data required time
                                             -1.923746   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329409   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001839    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007026    0.077295    0.560185    1.560192 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.077295    0.000028    1.560220 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.298541    0.348215    1.908435 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.304920    0.034814    1.943249 v i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              1.943249   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.569114    1.613597   library hold time
                                              1.613597   data required time
---------------------------------------------------------------------------------------------
                                              1.613597   data required time
                                             -1.943249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329652   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002722    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000035    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561094    1.561112 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075704    0.000063    1.561175 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.296161    0.320640    1.881814 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.320508    0.065083    1.946897 v i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              1.946897   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.566649    1.617120   library hold time
                                              1.617120   data required time
---------------------------------------------------------------------------------------------
                                              1.617120   data required time
                                             -1.946897   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329777   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560838    1.560850 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075482    0.000062    1.560912 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.295411    0.351955    1.912868 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.300595    0.031277    1.944145 v i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              1.944145   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.569790    1.614274   library hold time
                                              1.614274   data required time
---------------------------------------------------------------------------------------------
                                              1.614274   data required time
                                             -1.944145   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329871   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002352    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075312    0.000062    1.560719 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.288653    0.319908    1.880628 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.292526    0.027439    1.908067 v i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              1.908067   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.572189    1.578041   library hold time
                                              1.578041   data required time
---------------------------------------------------------------------------------------------
                                              1.578041   data required time
                                             -1.908067   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330026   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002173    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007486    0.077471    0.563067    1.563078 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077471    0.000080    1.563158 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.295312    0.353632    1.916790 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.299387    0.027856    1.944646 v i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              1.944646   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.570046    1.614529   library hold time
                                              1.614529   data required time
---------------------------------------------------------------------------------------------
                                              1.614529   data required time
                                             -1.944646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330117   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007498    0.077537    0.563148    1.563162 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077537    0.000076    1.563238 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.307519    0.356733    1.919971 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.310083    0.022965    1.942935 v i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              1.942935   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.568306    1.612789   library hold time
                                              1.612789   data required time
---------------------------------------------------------------------------------------------
                                              1.612789   data required time
                                             -1.942935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330146   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007461    0.077331    0.562919    1.562934 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077331    0.000075    1.563009 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.294808    0.349197    1.912206 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.300787    0.033507    1.945713 v i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              1.945713   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.569761    1.614244   library hold time
                                              1.614244   data required time
---------------------------------------------------------------------------------------------
                                              1.614244   data required time
                                             -1.945713   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331469   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.322960    0.096679    1.926751 v i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              1.926751   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.561109    1.595190   library hold time
                                              1.595190   data required time
---------------------------------------------------------------------------------------------
                                              1.595190   data required time
                                             -1.926751   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331560   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002357    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007387    0.076913    0.562447    1.562461 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076913    0.000075    1.562535 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.305700    0.332884    1.895419 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.310844    0.031941    1.927360 v i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              1.927360   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.568253    1.595178   library hold time
                                              1.595178   data required time
---------------------------------------------------------------------------------------------
                                              1.595178   data required time
                                             -1.927360   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332181   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002840    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000038    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007572    0.077960    0.563626    1.563645 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077960    0.000077    1.563722 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.308320    0.332741    1.896463 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.315541    0.037358    1.933821 v i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              1.933821   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.567492    1.601574   library hold time
                                              1.601574   data required time
---------------------------------------------------------------------------------------------
                                              1.601574   data required time
                                             -1.933821   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332247   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.323772    0.097439    1.927510 v i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              1.927510   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.561006    1.595087   library hold time
                                              1.595087   data required time
---------------------------------------------------------------------------------------------
                                              1.595087   data required time
                                             -1.927510   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332423   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.332707    0.104026    1.926435 v i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              1.926435   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.559871    1.593953   library hold time
                                              1.593953   data required time
---------------------------------------------------------------------------------------------
                                              1.593953   data required time
                                             -1.926435   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332482   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002090    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000020    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006961    0.076953    0.559778    1.559788 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.076953    0.000025    1.559813 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.296084    0.320568    1.880382 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.299978    0.028182    1.908564 v i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              1.908564   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570221    1.576072   library hold time
                                              1.576072   data required time
---------------------------------------------------------------------------------------------
                                              1.576072   data required time
                                             -1.908564   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332492   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.324116    0.097760    1.927832 v i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              1.927832   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.560962    1.595044   library hold time
                                              1.595044   data required time
---------------------------------------------------------------------------------------------
                                              1.595044   data required time
                                             -1.927832   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332788   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002643    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000034    0.000017    1.000017 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560707    1.560724 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075363    0.000062    1.560786 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.310432    0.358418    1.919203 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.311610    0.016016    1.935219 v i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              1.935219   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.568107    1.602189   library hold time
                                              1.602189   data required time
---------------------------------------------------------------------------------------------
                                              1.602189   data required time
                                             -1.935219   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333030   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002500    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007323    0.076548    0.562038    1.562052 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076548    0.000074    1.562126 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.306240    0.353591    1.915717 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.308155    0.020080    1.935797 v i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              1.935797   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.568648    1.602730   library hold time
                                              1.602730   data required time
---------------------------------------------------------------------------------------------
                                              1.602730   data required time
                                             -1.935797   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333067   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.324449    0.098071    1.928142 v i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              1.928142   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.560920    1.595001   library hold time
                                              1.595001   data required time
---------------------------------------------------------------------------------------------
                                              1.595001   data required time
                                             -1.928142   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333141   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002173    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007486    0.077471    0.563067    1.563078 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077471    0.000080    1.563158 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.295312    0.353632    1.916790 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.296297    0.014218    1.931007 v i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              1.931007   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.570928    1.597854   library hold time
                                              1.597854   data required time
---------------------------------------------------------------------------------------------
                                              1.597854   data required time
                                             -1.931007   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333154   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002722    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000035    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561094    1.561112 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075704    0.000063    1.561175 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.296161    0.320640    1.881814 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.312321    0.053686    1.935500 v i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              1.935500   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.567996    1.602078   library hold time
                                              1.602078   data required time
---------------------------------------------------------------------------------------------
                                              1.602078   data required time
                                             -1.935500   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333422   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001839    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007026    0.077295    0.560185    1.560192 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.077295    0.000028    1.560220 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.298541    0.348215    1.908435 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.300890    0.021829    1.930264 v i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              1.930264   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.569811    1.596736   library hold time
                                              1.596736   data required time
---------------------------------------------------------------------------------------------
                                              1.596736   data required time
                                             -1.930264   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333527   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002499    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000027    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007131    0.075471    0.560826    1.560840 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075471    0.000062    1.560902 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.304776    0.358550    1.919452 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.306185    0.017171    1.936624 v i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              1.936624   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.568957    1.603038   library hold time
                                              1.603038   data required time
---------------------------------------------------------------------------------------------
                                              1.603038   data required time
                                             -1.936624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333585   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002352    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075312    0.000062    1.560719 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.288653    0.319908    1.880628 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.292618    0.027709    1.908336 v i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              1.908336   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.572172    1.574385   library hold time
                                              1.574385   data required time
---------------------------------------------------------------------------------------------
                                              1.574385   data required time
                                             -1.908336   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333952   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002722    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000035    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561094    1.561112 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075704    0.000063    1.561175 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.296161    0.320640    1.881814 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.319285    0.063491    1.945305 v i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              1.945305   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.566866    1.611349   library hold time
                                              1.611349   data required time
---------------------------------------------------------------------------------------------
                                              1.611349   data required time
                                             -1.945305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333956   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001839    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007026    0.077295    0.560185    1.560192 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.077295    0.000028    1.560220 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.298541    0.348215    1.908435 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.309543    0.045211    1.953646 v i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              1.953646   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.568365    1.618836   library hold time
                                              1.618836   data required time
---------------------------------------------------------------------------------------------
                                              1.618836   data required time
                                             -1.953646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334810   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.335403    0.106399    1.928808 v i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              1.928808   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.559528    1.593610   library hold time
                                              1.593610   data required time
---------------------------------------------------------------------------------------------
                                              1.593610   data required time
                                             -1.928808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335198   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075429    0.560778    1.560790 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075429    0.000062    1.560852 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.296967    0.323488    1.884340 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.300416    0.026886    1.911226 v i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              1.911226   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570150    1.576001   library hold time
                                              1.576001   data required time
---------------------------------------------------------------------------------------------
                                              1.576001   data required time
                                             -1.911226   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335225   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007498    0.077537    0.563148    1.563162 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077537    0.000076    1.563238 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.307519    0.356733    1.919971 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.309048    0.018125    1.938096 v i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              1.938096   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.568509    1.602590   library hold time
                                              1.602590   data required time
---------------------------------------------------------------------------------------------
                                              1.602590   data required time
                                             -1.938096   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335505   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007461    0.077331    0.562919    1.562934 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077331    0.000075    1.563009 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.294808    0.349197    1.912206 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.297033    0.021014    1.933220 v i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              1.933220   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.570734    1.597659   library hold time
                                              1.597659   data required time
---------------------------------------------------------------------------------------------
                                              1.597659   data required time
                                             -1.933220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335560   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002342    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.075329    0.560664    1.560676 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075329    0.000062    1.560738 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.292274    0.321675    1.882413 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.295893    0.026801    1.909214 v i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              1.909214   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571306    1.573519   library hold time
                                              1.573519   data required time
---------------------------------------------------------------------------------------------
                                              1.573519   data required time
                                             -1.909214   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335695   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002334    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007109    0.075345    0.560683    1.560694 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075345    0.000062    1.560756 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.317296    0.334615    1.895371 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.325730    0.040709    1.936080 v i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              1.936080   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.565898    1.599980   library hold time
                                              1.599980   data required time
---------------------------------------------------------------------------------------------
                                              1.599980   data required time
                                             -1.936080   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336101   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002500    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007323    0.076548    0.562038    1.562052 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076548    0.000074    1.562126 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.306240    0.353591    1.915717 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.314047    0.038845    1.954562 v i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              1.954562   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.567660    1.618131   library hold time
                                              1.618131   data required time
---------------------------------------------------------------------------------------------
                                              1.618131   data required time
                                             -1.954562   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336431   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002840    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000038    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007572    0.077960    0.563626    1.563645 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077960    0.000077    1.563722 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.308320    0.332741    1.896463 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.314702    0.035433    1.931896 v i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              1.931896   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.567649    1.594575   library hold time
                                              1.594575   data required time
---------------------------------------------------------------------------------------------
                                              1.594575   data required time
                                             -1.931896   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337321   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002499    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000027    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007131    0.075471    0.560826    1.560840 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075471    0.000062    1.560902 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.304776    0.358550    1.919452 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.305681    0.013954    1.933406 v i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              1.933406   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.569061    1.595986   library hold time
                                              1.595986   data required time
---------------------------------------------------------------------------------------------
                                              1.595986   data required time
                                             -1.933406   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337419   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075704    0.000063    1.561171 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.280863    0.262674    1.823844 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.357944    0.108734    1.932578 v i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              1.932578   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.560856    1.594938   library hold time
                                              1.594938   data required time
---------------------------------------------------------------------------------------------
                                              1.594938   data required time
                                             -1.932578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337640   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002711    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000037    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560708    1.560726 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075363    0.000062    1.560788 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.294989    0.334797    1.895585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.296768    0.019046    1.914631 v i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              1.914631   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.571069    1.576920   library hold time
                                              1.576920   data required time
---------------------------------------------------------------------------------------------
                                              1.576920   data required time
                                             -1.914631   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337711   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.337940    0.108614    1.931023 v i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              1.931023   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.559206    1.593288   library hold time
                                              1.593288   data required time
---------------------------------------------------------------------------------------------
                                              1.593288   data required time
                                             -1.931023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337735   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002643    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000034    0.000017    1.000017 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560707    1.560724 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075363    0.000062    1.560786 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.310432    0.358418    1.919203 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.317109    0.036285    1.955488 v i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              1.955488   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.567180    1.617651   library hold time
                                              1.617651   data required time
---------------------------------------------------------------------------------------------
                                              1.617651   data required time
                                             -1.955488   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337836   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002711    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000037    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560708    1.560726 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075363    0.000062    1.560788 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.294989    0.334797    1.895585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.296146    0.015753    1.911338 v i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              1.911338   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571240    1.573453   library hold time
                                              1.573453   data required time
---------------------------------------------------------------------------------------------
                                              1.573453   data required time
                                             -1.911338   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337885   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075312    0.000062    1.560719 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.301510    0.330742    1.891461 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.303800    0.022333    1.913794 v i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              1.913794   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.569621    1.575472   library hold time
                                              1.575472   data required time
---------------------------------------------------------------------------------------------
                                              1.575472   data required time
                                             -1.913794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338322   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002722    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000035    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561094    1.561112 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075704    0.000063    1.561175 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.296161    0.320640    1.881814 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.311196    0.051934    1.933748 v i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              1.933748   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.568198    1.595123   library hold time
                                              1.595123   data required time
---------------------------------------------------------------------------------------------
                                              1.595123   data required time
                                             -1.933748   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338625   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002500    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007323    0.076548    0.562038    1.562052 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076548    0.000074    1.562126 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.306240    0.353591    1.915717 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.312764    0.035659    1.951376 v i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              1.951376   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.567886    1.612370   library hold time
                                              1.612370   data required time
---------------------------------------------------------------------------------------------
                                              1.612370   data required time
                                             -1.951376   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339006   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007498    0.077537    0.563148    1.563162 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077537    0.000076    1.563238 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.307519    0.356733    1.919971 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.308538    0.015041    1.935011 v i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              1.935011   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.568614    1.595539   library hold time
                                              1.595539   data required time
---------------------------------------------------------------------------------------------
                                              1.595539   data required time
                                             -1.935011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339472   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002700    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000018    1.000018 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.075968    0.561391    1.561409 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075968    0.000066    1.561475 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.285181    0.343055    1.904530 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.286395    0.015601    1.920131 v i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              1.920131   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.573809    1.579660   library hold time
                                              1.579660   data required time
---------------------------------------------------------------------------------------------
                                              1.579660   data required time
                                             -1.920131   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340471   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002090    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000020    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006961    0.076953    0.559778    1.559788 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.076953    0.000025    1.559813 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.296084    0.320568    1.880382 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.301583    0.032486    1.912868 v i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              1.912868   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.569974    1.572187   library hold time
                                              1.572187   data required time
---------------------------------------------------------------------------------------------
                                              1.572187   data required time
                                             -1.912868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340681   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001860    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007261    0.076199    0.561641    1.561648 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076199    0.000068    1.561716 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.297379    0.325777    1.887493 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.301726    0.029337    1.916830 v i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              1.916830   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.569945    1.575796   library hold time
                                              1.575796   data required time
---------------------------------------------------------------------------------------------
                                              1.575796   data required time
                                             -1.916830   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341034   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002334    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007109    0.075345    0.560683    1.560694 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075345    0.000062    1.560756 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.317296    0.334615    1.895371 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.324782    0.038685    1.934056 v i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              1.934056   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.566071    1.592997   library hold time
                                              1.592997   data required time
---------------------------------------------------------------------------------------------
                                              1.592997   data required time
                                             -1.934056   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341059   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.341697    0.111866    1.934276 v i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              1.934276   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.558729    1.592811   library hold time
                                              1.592811   data required time
---------------------------------------------------------------------------------------------
                                              1.592811   data required time
                                             -1.934276   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341465   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000035    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007181    0.075750    0.561146    1.561164 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075750    0.000063    1.561226 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.286114    0.341626    1.902852 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.287750    0.018018    1.920871 v i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              1.920871   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.573451    1.579302   library hold time
                                              1.579302   data required time
---------------------------------------------------------------------------------------------
                                              1.579302   data required time
                                             -1.920871   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341568   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002643    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000034    0.000017    1.000017 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560707    1.560724 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075363    0.000062    1.560786 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.310432    0.358418    1.919203 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.316386    0.034348    1.953551 v i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              1.953551   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.567319    1.611803   library hold time
                                              1.611803   data required time
---------------------------------------------------------------------------------------------
                                              1.611803   data required time
                                             -1.953551   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341748   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.358836    0.126318    1.948727 v i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              1.948727   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.556486    1.606957   library hold time
                                              1.606957   data required time
---------------------------------------------------------------------------------------------
                                              1.606957   data required time
                                             -1.948727   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341770   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002700    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000018    1.000018 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.075968    0.561391    1.561409 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075968    0.000066    1.561475 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.285181    0.343055    1.904530 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.286054    0.013402    1.917932 v i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              1.917932   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.573905    1.576118   library hold time
                                              1.576118   data required time
---------------------------------------------------------------------------------------------
                                              1.576118   data required time
                                             -1.917932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341814   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002643    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000034    0.000017    1.000017 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560707    1.560724 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075363    0.000062    1.560786 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.310432    0.358418    1.919203 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.311893    0.017726    1.936929 v i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              1.936929   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.568089    1.595014   library hold time
                                              1.595014   data required time
---------------------------------------------------------------------------------------------
                                              1.595014   data required time
                                             -1.936929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341914   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075704    0.000063    1.561171 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.280863    0.262674    1.823844 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.355920    0.107005    1.930849 v i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              1.930849   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.561198    1.588124   library hold time
                                              1.588124   data required time
---------------------------------------------------------------------------------------------
                                              1.588124   data required time
                                             -1.930849   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342725   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000035    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007181    0.075750    0.561146    1.561164 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075750    0.000063    1.561226 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.286114    0.341626    1.902852 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.287335    0.015775    1.918627 v i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              1.918627   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.573567    1.575780   library hold time
                                              1.575780   data required time
---------------------------------------------------------------------------------------------
                                              1.575780   data required time
                                             -1.918627   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342847   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.360135    0.127391    1.949800 v i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              1.949800   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.556321    1.606792   library hold time
                                              1.606792   data required time
---------------------------------------------------------------------------------------------
                                              1.606792   data required time
                                             -1.949800   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343008   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001860    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007261    0.076199    0.561641    1.561648 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076199    0.000068    1.561716 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.297379    0.325777    1.887493 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.301229    0.027879    1.915372 v i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              1.915372   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.570029    1.572242   library hold time
                                              1.572242   data required time
---------------------------------------------------------------------------------------------
                                              1.572242   data required time
                                             -1.915372   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343130   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002527    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000029    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007492    0.077502    0.563111    1.563126 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077502    0.000075    1.563201 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.294290    0.272206    1.835407 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.361132    0.102812    1.938219 v i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              1.938219   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.560357    1.594439   library hold time
                                              1.594439   data required time
---------------------------------------------------------------------------------------------
                                              1.594439   data required time
                                             -1.938219   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343780   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075312    0.000062    1.560719 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.301510    0.330742    1.891461 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.304321    0.024368    1.915828 v i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              1.915828   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.569545    1.571758   library hold time
                                              1.571758   data required time
---------------------------------------------------------------------------------------------
                                              1.571758   data required time
                                             -1.915828   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344070   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.361290    0.128341    1.950750 v i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              1.950750   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.556174    1.606645   library hold time
                                              1.606645   data required time
---------------------------------------------------------------------------------------------
                                              1.606645   data required time
                                             -1.950750   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344105   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002357    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007387    0.076913    0.562447    1.562461 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076913    0.000075    1.562535 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.305700    0.332884    1.895419 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.308333    0.024052    1.919471 v i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              1.919471   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.568911    1.574762   library hold time
                                              1.574762   data required time
---------------------------------------------------------------------------------------------
                                              1.574762   data required time
                                             -1.919471   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344709   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.345089    0.114748    1.937158 v i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              1.937158   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.558298    1.592380   library hold time
                                              1.592380   data required time
---------------------------------------------------------------------------------------------
                                              1.592380   data required time
                                             -1.937158   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344778   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001857    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007267    0.076234    0.561682    1.561689 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076234    0.000068    1.561757 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.305260    0.335639    1.897396 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.307528    0.022279    1.919675 v i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              1.919675   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.569037    1.574888   library hold time
                                              1.574888   data required time
---------------------------------------------------------------------------------------------
                                              1.574888   data required time
                                             -1.919675   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344786   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.362252    0.129131    1.951540 v i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              1.951540   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.556052    1.606523   library hold time
                                              1.606523   data required time
---------------------------------------------------------------------------------------------
                                              1.606523   data required time
                                             -1.951540   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345017   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075429    0.560778    1.560790 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075429    0.000062    1.560852 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.296967    0.323488    1.884340 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.302495    0.032776    1.917116 v i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              1.917116   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.569831    1.572044   library hold time
                                              1.572044   data required time
---------------------------------------------------------------------------------------------
                                              1.572044   data required time
                                             -1.917116   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345072   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002500    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007323    0.076548    0.562038    1.562052 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076548    0.000074    1.562126 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.306240    0.353591    1.915717 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.309310    0.025027    1.940744 v i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              1.940744   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.568493    1.595418   library hold time
                                              1.595418   data required time
---------------------------------------------------------------------------------------------
                                              1.595418   data required time
                                             -1.940744   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345326   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560838    1.560850 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075482    0.000062    1.560912 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.295411    0.351955    1.912868 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.301667    0.034240    1.947108 v i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              1.947108   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.569892    1.601640   library hold time
                                              1.601640   data required time
---------------------------------------------------------------------------------------------
                                              1.601640   data required time
                                             -1.947108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345468   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.363231    0.129934    1.952343 v i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              1.952343   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.555928    1.606399   library hold time
                                              1.606399   data required time
---------------------------------------------------------------------------------------------
                                              1.606399   data required time
                                             -1.952343   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345944   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001857    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007267    0.076234    0.561682    1.561689 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076234    0.000068    1.561757 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.305260    0.335639    1.897396 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.307025    0.020001    1.917397 v i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              1.917397   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.569122    1.571335   library hold time
                                              1.571335   data required time
---------------------------------------------------------------------------------------------
                                              1.571335   data required time
                                             -1.917397   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346062   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001839    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007026    0.077295    0.560185    1.560192 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.077295    0.000028    1.560220 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.298541    0.348215    1.908435 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.306547    0.038789    1.947225 v i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              1.947225   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.569128    1.600876   library hold time
                                              1.600876   data required time
---------------------------------------------------------------------------------------------
                                              1.600876   data required time
                                             -1.947225   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346349   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.363804    0.130403    1.952812 v i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              1.952812   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.555855    1.606326   library hold time
                                              1.606326   data required time
---------------------------------------------------------------------------------------------
                                              1.606326   data required time
                                             -1.952812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346486   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002119    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000020    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006995    0.077130    0.559991    1.560001 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.077130    0.000026    1.560026 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.308951    0.337827    1.897853 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.311418    0.023118    1.920971 v i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              1.920971   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.568428    1.574280   library hold time
                                              1.574280   data required time
---------------------------------------------------------------------------------------------
                                              1.574280   data required time
                                             -1.920971   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346692   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.364186    0.130715    1.953124 v i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              1.953124   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.555806    1.606277   library hold time
                                              1.606277   data required time
---------------------------------------------------------------------------------------------
                                              1.606277   data required time
                                             -1.953124   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346847   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.347394    0.116727    1.939137 v i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              1.939137   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.558006    1.592087   library hold time
                                              1.592087   data required time
---------------------------------------------------------------------------------------------
                                              1.592087   data required time
                                             -1.939137   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347049   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.364503    0.130974    1.953383 v i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              1.953383   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.555766    1.606237   library hold time
                                              1.606237   data required time
---------------------------------------------------------------------------------------------
                                              1.606237   data required time
                                             -1.953383   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347146   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560838    1.560850 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075482    0.000062    1.560912 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.295411    0.351955    1.912868 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.301008    0.032450    1.945318 v i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              1.945318   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.570007    1.597750   library hold time
                                              1.597750   data required time
---------------------------------------------------------------------------------------------
                                              1.597750   data required time
                                             -1.945318   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347568   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075704    0.000063    1.561171 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.312834    0.351544    1.912714 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.326465    0.051282    1.963997 v i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              1.963997   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.565716    1.616187   library hold time
                                              1.616187   data required time
---------------------------------------------------------------------------------------------
                                              1.616187   data required time
                                             -1.963997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347809   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002119    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000020    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006995    0.077130    0.559991    1.560001 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.077130    0.000026    1.560026 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.308951    0.337827    1.897853 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.310982    0.021274    1.919128 v i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              1.919128   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.568503    1.570716   library hold time
                                              1.570716   data required time
---------------------------------------------------------------------------------------------
                                              1.570716   data required time
                                             -1.919128   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348412   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075704    0.000063    1.561171 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.312834    0.351544    1.912714 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.319549    0.036653    1.949367 v i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              1.949367   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.566865    1.600947   library hold time
                                              1.600947   data required time
---------------------------------------------------------------------------------------------
                                              1.600947   data required time
                                             -1.949367   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348420   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007461    0.077331    0.562919    1.562934 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077331    0.000075    1.563009 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.294808    0.349197    1.912206 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.302464    0.037731    1.949937 v i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              1.949937   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.569768    1.601515   library hold time
                                              1.601515   data required time
---------------------------------------------------------------------------------------------
                                              1.601515   data required time
                                             -1.949937   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348422   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001839    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007026    0.077295    0.560185    1.560192 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.077295    0.000028    1.560220 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.298541    0.348215    1.908435 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.305815    0.037054    1.945489 v i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              1.945489   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.569255    1.596998   library hold time
                                              1.596998   data required time
---------------------------------------------------------------------------------------------
                                              1.596998   data required time
                                             -1.945489   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348492   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002527    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000029    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007492    0.077502    0.563111    1.563126 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077502    0.000075    1.563201 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.294290    0.272206    1.835407 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.359019    0.100920    1.936327 v i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              1.936327   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.560713    1.587639   library hold time
                                              1.587639   data required time
---------------------------------------------------------------------------------------------
                                              1.587639   data required time
                                             -1.936327   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348688   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002173    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007486    0.077471    0.563067    1.563078 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077471    0.000080    1.563158 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.295312    0.353632    1.916790 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.301410    0.033813    1.950602 v i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              1.950602   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.569933    1.601680   library hold time
                                              1.601680   data required time
---------------------------------------------------------------------------------------------
                                              1.601680   data required time
                                             -1.950602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348922   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075704    0.000063    1.561171 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.280863    0.262674    1.823844 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.341831    0.094701    1.918545 v i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              1.918545   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.563669    1.569520   library hold time
                                              1.569520   data required time
---------------------------------------------------------------------------------------------
                                              1.569520   data required time
                                             -1.918545   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349025   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007461    0.077331    0.562919    1.562934 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077331    0.000075    1.563009 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.294808    0.349197    1.912206 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.301763    0.036026    1.948232 v i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              1.948232   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.569889    1.597632   library hold time
                                              1.597632   data required time
---------------------------------------------------------------------------------------------
                                              1.597632   data required time
                                             -1.948232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350600   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002178    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000022    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007643    0.078367    0.564064    1.564075 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078367    0.000087    1.564162 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.311690    0.351528    1.915690 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.325500    0.051497    1.967187 v i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              1.967187   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.565867    1.616338   library hold time
                                              1.616338   data required time
---------------------------------------------------------------------------------------------
                                              1.616338   data required time
                                             -1.967187   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350848   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002173    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007486    0.077471    0.563067    1.563078 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077471    0.000080    1.563158 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.295312    0.353632    1.916790 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.300778    0.032071    1.948861 v i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              1.948861   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.570043    1.597786   library hold time
                                              1.597786   data required time
---------------------------------------------------------------------------------------------
                                              1.597786   data required time
                                             -1.948861   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351075   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002840    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000038    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007572    0.077960    0.563626    1.563645 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077960    0.000077    1.563722 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.308320    0.332741    1.896463 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.312258    0.028891    1.925354 v i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              1.925354   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.568297    1.574148   library hold time
                                              1.574148   data required time
---------------------------------------------------------------------------------------------
                                              1.574148   data required time
                                             -1.925354   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351206   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002357    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007387    0.076913    0.562447    1.562461 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076913    0.000075    1.562535 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.305700    0.332884    1.895419 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.309160    0.026997    1.922416 v i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              1.922416   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.568788    1.571001   library hold time
                                              1.571001   data required time
---------------------------------------------------------------------------------------------
                                              1.571001   data required time
                                             -1.922416   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351415   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002722    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000035    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561094    1.561112 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075704    0.000063    1.561175 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.296161    0.320640    1.881814 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.322856    0.068082    1.949896 v i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              1.949896   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.566576    1.598323   library hold time
                                              1.598323   data required time
---------------------------------------------------------------------------------------------
                                              1.598323   data required time
                                             -1.949896   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351573   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075704    0.000063    1.561171 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.312834    0.351544    1.912714 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.325484    0.049468    1.962182 v i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              1.962182   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.565895    1.610379   library hold time
                                              1.610379   data required time
---------------------------------------------------------------------------------------------
                                              1.610379   data required time
                                             -1.962182   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351803   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002250    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000023    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.075394    0.560737    1.560748 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075394    0.000062    1.560810 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.295333    0.350511    1.911322 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.296907    0.017855    1.929177 v i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              1.929177   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.571032    1.576884   library hold time
                                              1.576884   data required time
---------------------------------------------------------------------------------------------
                                              1.576884   data required time
                                             -1.929177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352293   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002334    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007109    0.075345    0.560683    1.560694 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075345    0.000062    1.560756 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.317296    0.334615    1.895371 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.321400    0.030042    1.925413 v i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              1.925413   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.566866    1.572718   library hold time
                                              1.572718   data required time
---------------------------------------------------------------------------------------------
                                              1.572718   data required time
                                             -1.925413   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352696   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002178    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000022    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007643    0.078367    0.564064    1.564075 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078367    0.000087    1.564162 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.311690    0.351528    1.915690 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.319017    0.038113    1.953802 v i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              1.953802   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.566948    1.601030   library hold time
                                              1.601030   data required time
---------------------------------------------------------------------------------------------
                                              1.601030   data required time
                                             -1.953802   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352772   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002722    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000035    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561094    1.561112 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075704    0.000063    1.561175 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.296161    0.320640    1.881814 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.321581    0.066463    1.948277 v i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              1.948277   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.566787    1.594530   library hold time
                                              1.594530   data required time
---------------------------------------------------------------------------------------------
                                              1.594530   data required time
                                             -1.948277   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353747   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075704    0.000063    1.561171 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.312834    0.351544    1.912714 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.318903    0.034965    1.947680 v i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              1.947680   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.566992    1.593917   library hold time
                                              1.593917   data required time
---------------------------------------------------------------------------------------------
                                              1.593917   data required time
                                             -1.947680   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353762   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002250    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000023    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.075394    0.560737    1.560748 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075394    0.000062    1.560810 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.295333    0.350511    1.911322 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.296619    0.016256    1.927578 v i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              1.927578   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571115    1.573328   library hold time
                                              1.573328   data required time
---------------------------------------------------------------------------------------------
                                              1.573328   data required time
                                             -1.927578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354250   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002178    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000022    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007643    0.078367    0.564064    1.564075 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078367    0.000087    1.564162 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.311690    0.351528    1.915690 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.324591    0.049834    1.965523 v i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              1.965523   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.566035    1.610519   library hold time
                                              1.610519   data required time
---------------------------------------------------------------------------------------------
                                              1.610519   data required time
                                             -1.965523   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355005   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002840    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000038    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007572    0.077960    0.563626    1.563645 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077960    0.000077    1.563722 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.308320    0.332741    1.896463 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.312850    0.030645    1.927108 v i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              1.927108   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.568211    1.570424   library hold time
                                              1.570424   data required time
---------------------------------------------------------------------------------------------
                                              1.570424   data required time
                                             -1.927108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356684   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002499    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000027    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007131    0.075471    0.560826    1.560840 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075471    0.000062    1.560902 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.304776    0.358550    1.919452 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.305588    0.013254    1.932706 v i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              1.932706   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.569341    1.575192   library hold time
                                              1.575192   data required time
---------------------------------------------------------------------------------------------
                                              1.575192   data required time
                                             -1.932706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357514   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002173    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007486    0.077471    0.563067    1.563078 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077471    0.000080    1.563158 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.295312    0.353632    1.916790 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.296897    0.017813    1.934603 v i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              1.934603   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.571035    1.576886   library hold time
                                              1.576886   data required time
---------------------------------------------------------------------------------------------
                                              1.576886   data required time
                                             -1.934603   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357717   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002500    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007323    0.076548    0.562038    1.562052 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076548    0.000074    1.562126 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.306240    0.353591    1.915717 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.315210    0.041523    1.957240 v i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              1.957240   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.567773    1.599520   library hold time
                                              1.599520   data required time
---------------------------------------------------------------------------------------------
                                              1.599520   data required time
                                             -1.957240   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357720   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002178    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000022    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007643    0.078367    0.564064    1.564075 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078367    0.000087    1.564162 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.311690    0.351528    1.915690 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.318352    0.036458    1.952148 v i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              1.952148   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.567078    1.594003   library hold time
                                              1.594003   data required time
---------------------------------------------------------------------------------------------
                                              1.594003   data required time
                                             -1.952148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358144   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002499    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000027    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007131    0.075471    0.560826    1.560840 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075471    0.000062    1.560902 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.304776    0.358550    1.919452 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.305307    0.010828    1.930281 v i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              1.930281   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.569391    1.571604   library hold time
                                              1.571604   data required time
---------------------------------------------------------------------------------------------
                                              1.571604   data required time
                                             -1.930281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358677   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560838    1.560850 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075482    0.000062    1.560912 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.295411    0.351955    1.912868 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.298104    0.022910    1.935778 v i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              1.935778   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570716    1.576567   library hold time
                                              1.576567   data required time
---------------------------------------------------------------------------------------------
                                              1.576567   data required time
                                             -1.935778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359210   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002173    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000021    0.000010    1.000010 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007486    0.077471    0.563067    1.563078 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.077471    0.000080    1.563158 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479368    0.295312    0.353632    1.916790 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.296585    0.016055    1.932844 v i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              1.932844   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571124    1.573337   library hold time
                                              1.573337   data required time
---------------------------------------------------------------------------------------------
                                              1.573337   data required time
                                             -1.932844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359508   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002500    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007323    0.076548    0.562038    1.562052 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076548    0.000074    1.562126 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.306240    0.353591    1.915717 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.314408    0.039695    1.955412 v i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              1.955412   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.567910    1.595653   library hold time
                                              1.595653   data required time
---------------------------------------------------------------------------------------------
                                              1.595653   data required time
                                             -1.955412   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359760   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002643    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000034    0.000017    1.000017 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560707    1.560724 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075363    0.000062    1.560786 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.310432    0.358418    1.919203 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.318469    0.039668    1.958872 v i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              1.958872   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.567263    1.599010   library hold time
                                              1.599010   data required time
---------------------------------------------------------------------------------------------
                                              1.599010   data required time
                                             -1.958872   data arrival time
---------------------------------------------------------------------------------------------
                                              0.359861   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002334    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007109    0.075345    0.560683    1.560694 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075345    0.000062    1.560756 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.317296    0.334615    1.895371 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.322689    0.033678    1.929050 v i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              1.929050   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.566671    1.568884   library hold time
                                              1.568884   data required time
---------------------------------------------------------------------------------------------
                                              1.568884   data required time
                                             -1.929050   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360166   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.078653    0.564381    1.564392 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078653    0.000088    1.564480 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.275258    0.324086    1.888566 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.324594    0.088193    1.976759 v i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              1.976759   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.566009    1.616480   library hold time
                                              1.616480   data required time
---------------------------------------------------------------------------------------------
                                              1.616480   data required time
                                             -1.976759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360279   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000025    0.000012    1.000012 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560838    1.560850 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075482    0.000062    1.560912 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479372    0.295411    0.351955    1.912868 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.297643    0.020969    1.933837 v i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              1.933837   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.570844    1.573057   library hold time
                                              1.573057   data required time
---------------------------------------------------------------------------------------------
                                              1.573057   data required time
                                             -1.933837   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360780   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075704    0.000063    1.561171 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.280863    0.262674    1.823844 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.350089    0.101957    1.925802 v i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              1.925802   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.562383    1.564596   library hold time
                                              1.564596   data required time
---------------------------------------------------------------------------------------------
                                              1.564596   data required time
                                             -1.925802   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361206   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002700    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000018    1.000018 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.075968    0.561391    1.561409 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075968    0.000066    1.561475 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.285181    0.343055    1.904530 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.304427    0.057935    1.962465 v i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              1.962465   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.569460    1.601208   library hold time
                                              1.601208   data required time
---------------------------------------------------------------------------------------------
                                              1.601208   data required time
                                             -1.962465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361258   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075704    0.000063    1.561171 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.312834    0.351544    1.912714 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.324053    0.046699    1.959413 v i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              1.959413   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.566389    1.598136   library hold time
                                              1.598136   data required time
---------------------------------------------------------------------------------------------
                                              1.598136   data required time
                                             -1.959413   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361277   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002643    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000034    0.000017    1.000017 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560707    1.560724 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075363    0.000062    1.560786 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.310432    0.358418    1.919203 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.317674    0.037726    1.956929 v i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              1.956929   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.567399    1.595142   library hold time
                                              1.595142   data required time
---------------------------------------------------------------------------------------------
                                              1.595142   data required time
                                             -1.956929   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361787   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007498    0.077537    0.563148    1.563162 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077537    0.000076    1.563238 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.307519    0.356733    1.919971 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.308776    0.016567    1.936537 v i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              1.936537   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.568842    1.574693   library hold time
                                              1.574693   data required time
---------------------------------------------------------------------------------------------
                                              1.574693   data required time
                                             -1.936537   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361844   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007498    0.077537    0.563148    1.563162 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077537    0.000076    1.563238 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.307519    0.356733    1.919971 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.308353    0.013700    1.933671 v i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              1.933671   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.568914    1.571128   library hold time
                                              1.571128   data required time
---------------------------------------------------------------------------------------------
                                              1.571128   data required time
                                             -1.933671   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362544   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075704    0.000063    1.561171 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.312834    0.351544    1.912714 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.315570    0.024210    1.936925 v i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              1.936925   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.567779    1.573630   library hold time
                                              1.573630   data required time
---------------------------------------------------------------------------------------------
                                              1.573630   data required time
                                             -1.936925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363295   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075704    0.000063    1.561171 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.312834    0.351544    1.912714 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.323183    0.044935    1.957649 v i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              1.957649   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.566537    1.594279   library hold time
                                              1.594279   data required time
---------------------------------------------------------------------------------------------
                                              1.594279   data required time
                                             -1.957649   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363370   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002700    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000035    0.000018    1.000018 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007220    0.075968    0.561391    1.561409 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.075968    0.000066    1.561475 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.464010    0.285181    0.343055    1.904530 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.303673    0.056770    1.961300 v i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              1.961300   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.569590    1.597333   library hold time
                                              1.597333   data required time
---------------------------------------------------------------------------------------------
                                              1.597333   data required time
                                             -1.961300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363967   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001839    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007026    0.077295    0.560185    1.560192 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.077295    0.000028    1.560220 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.298541    0.348215    1.908435 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.303586    0.031170    1.939605 v i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              1.939605   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.569654    1.575505   library hold time
                                              1.575505   data required time
---------------------------------------------------------------------------------------------
                                              1.575505   data required time
                                             -1.939605   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364100   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000035    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007181    0.075750    0.561146    1.561164 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075750    0.000063    1.561226 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.286114    0.341626    1.902852 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.308380    0.062216    1.965068 v i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              1.965068   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.568842    1.600589   library hold time
                                              1.600589   data required time
---------------------------------------------------------------------------------------------
                                              1.600589   data required time
                                             -1.965068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364479   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.078653    0.564381    1.564392 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078653    0.000088    1.564480 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.275258    0.324086    1.888566 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.323087    0.086685    1.975251 v i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              1.975251   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.566271    1.610754   library hold time
                                              1.610754   data required time
---------------------------------------------------------------------------------------------
                                              1.610754   data required time
                                             -1.975251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364497   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002722    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000035    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561094    1.561112 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075704    0.000063    1.561175 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.296161    0.320640    1.881814 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.314315    0.056660    1.938475 v i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              1.938475   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.567975    1.573826   library hold time
                                              1.573826   data required time
---------------------------------------------------------------------------------------------
                                              1.573826   data required time
                                             -1.938475   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364648   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002178    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000022    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007643    0.078367    0.564064    1.564075 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078367    0.000087    1.564162 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.311690    0.351528    1.915690 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.323356    0.047484    1.963174 v i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              1.963174   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.566498    1.598245   library hold time
                                              1.598245   data required time
---------------------------------------------------------------------------------------------
                                              1.598245   data required time
                                             -1.963174   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364929   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001839    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000014    0.000007    1.000007 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007026    0.077295    0.560185    1.560192 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.077295    0.000028    1.560220 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.483045    0.298541    0.348215    1.908435 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.302881    0.029047    1.937483 v i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              1.937483   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.569771    1.571984   library hold time
                                              1.571984   data required time
---------------------------------------------------------------------------------------------
                                              1.571984   data required time
                                             -1.937483   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365499   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002527    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000029    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007492    0.077502    0.563111    1.563126 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077502    0.000075    1.563201 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.294290    0.272206    1.835407 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.352347    0.094862    1.930269 v i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              1.930269   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.562029    1.564242   library hold time
                                              1.564242   data required time
---------------------------------------------------------------------------------------------
                                              1.564242   data required time
                                             -1.930269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366027   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007461    0.077331    0.562919    1.562934 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077331    0.000075    1.563009 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.294808    0.349197    1.912206 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.299581    0.030099    1.942305 v i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              1.942305   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570326    1.576177   library hold time
                                              1.576177   data required time
---------------------------------------------------------------------------------------------
                                              1.576177   data required time
                                             -1.942305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366128   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002722    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000035    0.000018    1.000018 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561094    1.561112 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.075704    0.000063    1.561175 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479177    0.296161    0.320640    1.881814 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.313181    0.054988    1.936802 v i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              1.936802   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.568159    1.570372   library hold time
                                              1.570372   data required time
---------------------------------------------------------------------------------------------
                                              1.570372   data required time
                                             -1.936802   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366430   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002178    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000022    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007643    0.078367    0.564064    1.564075 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078367    0.000087    1.564162 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.311690    0.351528    1.915690 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.314570    0.024763    1.940452 v i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              1.940452   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.567935    1.573786   library hold time
                                              1.573786   data required time
---------------------------------------------------------------------------------------------
                                              1.573786   data required time
                                             -1.940452   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366666   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002527    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000029    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007492    0.077502    0.563111    1.563126 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077502    0.000075    1.563201 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.294290    0.272206    1.835407 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.356702    0.098831    1.934238 v i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              1.934238   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.561341    1.567193   library hold time
                                              1.567193   data required time
---------------------------------------------------------------------------------------------
                                              1.567193   data required time
                                             -1.934238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367045   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002178    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000022    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007643    0.078367    0.564064    1.564075 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078367    0.000087    1.564162 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.311690    0.351528    1.915690 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.322528    0.045845    1.961535 v i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              1.961535   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.566639    1.594382   library hold time
                                              1.594382   data required time
---------------------------------------------------------------------------------------------
                                              1.594382   data required time
                                             -1.961535   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367153   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000035    0.000018    1.000018 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007181    0.075750    0.561146    1.561164 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.075750    0.000063    1.561226 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.465757    0.286114    0.341626    1.902852 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.307597    0.061090    1.963942 v i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              1.963942   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.568976    1.596719   library hold time
                                              1.596719   data required time
---------------------------------------------------------------------------------------------
                                              1.596719   data required time
                                             -1.963942   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367223   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002517    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000030    0.000015    1.000015 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007461    0.077331    0.562919    1.562934 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.077331    0.000075    1.563009 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.477327    0.294808    0.349197    1.912206 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.298894    0.027963    1.940169 v i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              1.940169   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.570514    1.572727   library hold time
                                              1.572727   data required time
---------------------------------------------------------------------------------------------
                                              1.572727   data required time
                                             -1.940169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367442   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002250    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000023    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.075394    0.560737    1.560748 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075394    0.000062    1.560810 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.295333    0.350511    1.911322 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.312594    0.056106    1.967428 v i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              1.967428   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.568182    1.599930   library hold time
                                              1.599930   data required time
---------------------------------------------------------------------------------------------
                                              1.599930   data required time
                                             -1.967428   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367498   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002711    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000037    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560708    1.560726 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075363    0.000062    1.560788 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.294989    0.334797    1.895585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.340591    0.087830    1.983415 v i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              1.983415   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.563506    1.613977   library hold time
                                              1.613977   data required time
---------------------------------------------------------------------------------------------
                                              1.613977   data required time
                                             -1.983415   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369439   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002250    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000023    0.000011    1.000011 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007117    0.075394    0.560737    1.560748 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075394    0.000062    1.560810 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.480518    0.295333    0.350511    1.911322 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.311545    0.054357    1.965679 v i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              1.965679   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.568358    1.596101   library hold time
                                              1.596101   data required time
---------------------------------------------------------------------------------------------
                                              1.596101   data required time
                                             -1.965679   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369578   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002723    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000032    0.000016    1.000016 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007454    0.077290    0.562870    1.562886 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077290    0.000078    1.562964 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.285623    0.328438    1.891402 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.340140    0.094324    1.985726 v i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              1.985726   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.563576    1.614047   library hold time
                                              1.614047   data required time
---------------------------------------------------------------------------------------------
                                              1.614047   data required time
                                             -1.985726   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371679   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002643    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000034    0.000017    1.000017 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560707    1.560724 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075363    0.000062    1.560786 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.310432    0.358418    1.919203 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.314011    0.026993    1.946196 v i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              1.946196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.568023    1.573874   library hold time
                                              1.573874   data required time
---------------------------------------------------------------------------------------------
                                              1.573874   data required time
                                             -1.946196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372322   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002500    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007323    0.076548    0.562038    1.562052 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076548    0.000074    1.562126 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.306240    0.353591    1.915717 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.311102    0.031041    1.946758 v i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              1.946758   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.568478    1.574329   library hold time
                                              1.574329   data required time
---------------------------------------------------------------------------------------------
                                              1.574329   data required time
                                             -1.946758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372429   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002499    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000027    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007131    0.075471    0.560826    1.560840 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075471    0.000062    1.560902 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.304776    0.358550    1.919452 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.319132    0.052117    1.971569 v i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              1.971569   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.567159    1.598906   library hold time
                                              1.598906   data required time
---------------------------------------------------------------------------------------------
                                              1.598906   data required time
                                             -1.971569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372663   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002711    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000037    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560708    1.560726 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075363    0.000062    1.560788 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.294989    0.334797    1.895585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.339044    0.086217    1.981803 v i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              1.981803   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.563773    1.608257   library hold time
                                              1.608257   data required time
---------------------------------------------------------------------------------------------
                                              1.608257   data required time
                                             -1.981803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373546   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002643    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000034    0.000017    1.000017 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560707    1.560724 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075363    0.000062    1.560786 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504012    0.310432    0.358418    1.919203 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.313421    0.024804    1.944007 v i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              1.944007   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.568121    1.570334   library hold time
                                              1.570334   data required time
---------------------------------------------------------------------------------------------
                                              1.570334   data required time
                                             -1.944007   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373673   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000030    0.000015    1.000015 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.075704    0.000063    1.561171 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.507366    0.312834    0.351544    1.912714 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.317442    0.030778    1.943493 v i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              1.943493   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.567492    1.569705   library hold time
                                              1.569705   data required time
---------------------------------------------------------------------------------------------
                                              1.569705   data required time
                                             -1.943493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373788   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.078653    0.564381    1.564392 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078653    0.000088    1.564480 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.275258    0.324086    1.888566 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.320686    0.084268    1.972834 v i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              1.972834   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.566916    1.598663   library hold time
                                              1.598663   data required time
---------------------------------------------------------------------------------------------
                                              1.598663   data required time
                                             -1.972834   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374171   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002500    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000029    0.000015    1.000015 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007323    0.076548    0.562038    1.562052 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.076548    0.000074    1.562126 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496179    0.306240    0.353591    1.915717 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.310578    0.029420    1.945137 v i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              1.945137   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.568566    1.570779   library hold time
                                              1.570779   data required time
---------------------------------------------------------------------------------------------
                                              1.570779   data required time
                                             -1.945137   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374358   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002499    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000027    0.000014    1.000014 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007131    0.075471    0.560826    1.560840 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075471    0.000062    1.560902 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.496717    0.304776    0.358550    1.919452 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.318415    0.050795    1.970247 v i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              1.970247   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.567283    1.595026   library hold time
                                              1.595026   data required time
---------------------------------------------------------------------------------------------
                                              1.595026   data required time
                                             -1.970247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375221   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002723    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000032    0.000016    1.000016 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007454    0.077290    0.562870    1.562886 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077290    0.000078    1.562964 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.285623    0.328438    1.891402 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.338595    0.092810    1.984212 v i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              1.984212   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.563844    1.608327   library hold time
                                              1.608327   data required time
---------------------------------------------------------------------------------------------
                                              1.608327   data required time
                                             -1.984212   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375885   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002183    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000022    0.000011    1.000011 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007693    0.078653    0.564381    1.564392 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.078653    0.000088    1.564480 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.457270    0.275258    0.324086    1.888566 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.319524    0.083079    1.971645 v i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              1.971645   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.567109    1.594852   library hold time
                                              1.594852   data required time
---------------------------------------------------------------------------------------------
                                              1.594852   data required time
                                             -1.971645   data arrival time
---------------------------------------------------------------------------------------------
                                              0.376793   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002352    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075312    0.000062    1.560719 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.288653    0.319908    1.880628 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.358334    0.108749    1.989377 v i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              1.989377   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.560729    1.611200   library hold time
                                              1.611200   data required time
---------------------------------------------------------------------------------------------
                                              1.611200   data required time
                                             -1.989377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378177   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002178    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000022    0.000011    1.000011 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007643    0.078367    0.564064    1.564075 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.078367    0.000087    1.564162 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.505315    0.311690    0.351528    1.915690 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.316838    0.032350    1.948040 v i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              1.948040   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.567586    1.569799   library hold time
                                              1.569799   data required time
---------------------------------------------------------------------------------------------
                                              1.569799   data required time
                                             -1.948040   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378240   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075704    0.000063    1.561171 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.276956    0.249292    1.810463 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.427944    0.168744    1.979207 v i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              1.979207   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.549835    1.600306   library hold time
                                              1.600306   data required time
---------------------------------------------------------------------------------------------
                                              1.600306   data required time
                                             -1.979207   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378901   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002342    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.075329    0.560664    1.560676 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075329    0.000062    1.560738 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.292274    0.321675    1.882413 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.361195    0.108221    1.990634 v i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              1.990634   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.560281    1.610752   library hold time
                                              1.610752   data required time
---------------------------------------------------------------------------------------------
                                              1.610752   data required time
                                             -1.990634   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379882   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075704    0.000063    1.561171 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.276956    0.249292    1.810463 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.413458    0.157748    1.968211 v i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              1.968211   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.552168    1.586250   library hold time
                                              1.586250   data required time
---------------------------------------------------------------------------------------------
                                              1.586250   data required time
                                             -1.968211   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381961   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002352    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075312    0.000062    1.560719 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.288653    0.319908    1.880628 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.356721    0.107256    1.987883 v i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              1.987883   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.561007    1.605490   library hold time
                                              1.605490   data required time
---------------------------------------------------------------------------------------------
                                              1.605490   data required time
                                             -1.987883   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382393   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075429    0.560778    1.560790 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075429    0.000062    1.560852 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.296967    0.323488    1.884340 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.364503    0.108860    1.993200 v i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              1.993200   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559763    1.610234   library hold time
                                              1.610234   data required time
---------------------------------------------------------------------------------------------
                                              1.610234   data required time
                                             -1.993200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382965   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075704    0.000063    1.561171 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.276956    0.249292    1.810463 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.425867    0.167180    1.977643 v i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              1.977643   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.550185    1.594669   library hold time
                                              1.594669   data required time
---------------------------------------------------------------------------------------------
                                              1.594669   data required time
                                             -1.977643   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382974   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002352    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075312    0.000062    1.560719 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.288653    0.319908    1.880628 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.346230    0.097409    1.978037 v i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              1.978037   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.562918    1.594666   library hold time
                                              1.594666   data required time
---------------------------------------------------------------------------------------------
                                              1.594666   data required time
                                             -1.978037   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383371   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075704    0.000063    1.561171 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.276956    0.249292    1.810463 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.413081    0.157460    1.967923 v i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              1.967923   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.552456    1.584203   library hold time
                                              1.584203   data required time
---------------------------------------------------------------------------------------------
                                              1.584203   data required time
                                             -1.967923   data arrival time
---------------------------------------------------------------------------------------------
                                              0.383720   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002342    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.075329    0.560664    1.560676 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075329    0.000062    1.560738 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.292274    0.321675    1.882413 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.359561    0.106710    1.989124 v i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              1.989124   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.560562    1.605046   library hold time
                                              1.605046   data required time
---------------------------------------------------------------------------------------------
                                              1.605046   data required time
                                             -1.989124   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384078   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002723    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000032    0.000016    1.000016 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007454    0.077290    0.562870    1.562886 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077290    0.000078    1.562964 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.285623    0.328438    1.891402 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.335800    0.090043    1.981445 v i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              1.981445   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.564550    1.596298   library hold time
                                              1.596298   data required time
---------------------------------------------------------------------------------------------
                                              1.596298   data required time
                                             -1.981445   data arrival time
---------------------------------------------------------------------------------------------
                                              0.385147   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007498    0.077537    0.563148    1.563162 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077537    0.000076    1.563238 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.307519    0.356733    1.919971 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.328752    0.063133    1.983104 v i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              1.983104   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.565654    1.597401   library hold time
                                              1.597401   data required time
---------------------------------------------------------------------------------------------
                                              1.597401   data required time
                                             -1.983104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.385703   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075312    0.000062    1.560719 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.301510    0.330742    1.891461 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.364479    0.104914    1.996374 v i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              1.996374   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559767    1.610238   library hold time
                                              1.610238   data required time
---------------------------------------------------------------------------------------------
                                              1.610238   data required time
                                             -1.996374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386136   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075704    0.000063    1.561171 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.276956    0.249292    1.810463 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.411353    0.156128    1.966591 v i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              1.966591   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.552523    1.579449   library hold time
                                              1.579449   data required time
---------------------------------------------------------------------------------------------
                                              1.579449   data required time
                                             -1.966591   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387142   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075429    0.560778    1.560790 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075429    0.000062    1.560852 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.296967    0.323488    1.884340 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.362909    0.107358    1.991698 v i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              1.991698   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.560038    1.604522   library hold time
                                              1.604522   data required time
---------------------------------------------------------------------------------------------
                                              1.604522   data required time
                                             -1.991698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387177   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376910    0.030310    1.976143 v i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              1.976143   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.554257    1.588339   library hold time
                                              1.588339   data required time
---------------------------------------------------------------------------------------------
                                              1.588339   data required time
                                             -1.976143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387804   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002723    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000032    0.000016    1.000016 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007454    0.077290    0.562870    1.562886 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.077290    0.000078    1.562964 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.476860    0.285623    0.328438    1.891402 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.334956    0.089200    1.980602 v i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              1.980602   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.564694    1.592437   library hold time
                                              1.592437   data required time
---------------------------------------------------------------------------------------------
                                              1.592437   data required time
                                             -1.980602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388165   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002433    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000028    0.000014    1.000014 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007498    0.077537    0.563148    1.563162 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.077537    0.000076    1.563238 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.501784    0.307519    0.356733    1.919971 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.327874    0.061797    1.981767 v i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              1.981767   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.565802    1.593545   library hold time
                                              1.593545   data required time
---------------------------------------------------------------------------------------------
                                              1.593545   data required time
                                             -1.981767   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388222   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075429    0.560778    1.560790 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075429    0.000062    1.560852 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.296967    0.323488    1.884340 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.352804    0.097562    1.981902 v i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              1.981902   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.561889    1.593637   library hold time
                                              1.593637   data required time
---------------------------------------------------------------------------------------------
                                              1.593637   data required time
                                             -1.981902   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388265   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.377209    0.031425    1.977258 v i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              1.977258   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.554219    1.588301   library hold time
                                              1.588301   data required time
---------------------------------------------------------------------------------------------
                                              1.588301   data required time
                                             -1.977258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388958   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001860    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007261    0.076199    0.561641    1.561648 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076199    0.000068    1.561716 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.297379    0.325777    1.887493 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.367965    0.111172    1.998665 v i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              1.998665   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559222    1.609693   library hold time
                                              1.609693   data required time
---------------------------------------------------------------------------------------------
                                              1.609693   data required time
                                             -1.998665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388973   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001857    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007267    0.076234    0.561682    1.561689 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076234    0.000068    1.561757 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.305260    0.335639    1.897396 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.364122    0.101920    1.999315 v i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              1.999315   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559823    1.610294   library hold time
                                              1.610294   data required time
---------------------------------------------------------------------------------------------
                                              1.610294   data required time
                                             -1.999315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389021   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.377476    0.032381    1.978214 v i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              1.978214   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.554185    1.588267   library hold time
                                              1.588267   data required time
---------------------------------------------------------------------------------------------
                                              1.588267   data required time
                                             -1.978214   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389947   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075312    0.000062    1.560719 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.301510    0.330742    1.891461 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.362896    0.103396    1.994857 v i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              1.994857   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.560040    1.604524   library hold time
                                              1.604524   data required time
---------------------------------------------------------------------------------------------
                                              1.604524   data required time
                                             -1.994857   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390333   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002119    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000020    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006995    0.077130    0.559991    1.560001 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.077130    0.000026    1.560026 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.308951    0.337827    1.897853 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.368288    0.102155    2.000008 v i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              2.000008   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.559171    1.609642   library hold time
                                              1.609642   data required time
---------------------------------------------------------------------------------------------
                                              1.609642   data required time
                                             -2.000008   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390366   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.377737    0.033283    1.979116 v i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              1.979116   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.554152    1.588234   library hold time
                                              1.588234   data required time
---------------------------------------------------------------------------------------------
                                              1.588234   data required time
                                             -1.979116   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390882   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380704    0.037877    1.979017 v i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              1.979017   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.553775    1.587857   library hold time
                                              1.587857   data required time
---------------------------------------------------------------------------------------------
                                              1.587857   data required time
                                             -1.979017   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391161   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.377922    0.033905    1.979738 v i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              1.979738   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.554128    1.588210   library hold time
                                              1.588210   data required time
---------------------------------------------------------------------------------------------
                                              1.588210   data required time
                                             -1.979738   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391528   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.378075    0.034407    1.980240 v i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              1.980240   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.554109    1.588191   library hold time
                                              1.588191   data required time
---------------------------------------------------------------------------------------------
                                              1.588191   data required time
                                             -1.980240   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392049   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002090    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000020    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006961    0.076953    0.559778    1.559788 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.076953    0.000025    1.559813 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.296084    0.320568    1.880382 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.378023    0.119813    2.000195 v i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              2.000195   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.557647    1.608118   library hold time
                                              1.608118   data required time
---------------------------------------------------------------------------------------------
                                              1.608118   data required time
                                             -2.000195   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392076   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002711    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000037    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560708    1.560726 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075363    0.000062    1.560788 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.294989    0.334797    1.895585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.344207    0.091571    1.987156 v i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              1.987156   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.563235    1.594982   library hold time
                                              1.594982   data required time
---------------------------------------------------------------------------------------------
                                              1.594982   data required time
                                             -1.987156   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392174   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.381087    0.038984    1.980124 v i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              1.980124   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.553727    1.587808   library hold time
                                              1.587808   data required time
---------------------------------------------------------------------------------------------
                                              1.587808   data required time
                                             -1.980124   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392316   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.378177    0.034740    1.980572 v i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              1.980572   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.554096    1.588178   library hold time
                                              1.588178   data required time
---------------------------------------------------------------------------------------------
                                              1.588178   data required time
                                             -1.980572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392395   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.378228    0.034905    1.980738 v i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              1.980738   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.554089    1.588171   library hold time
                                              1.588171   data required time
---------------------------------------------------------------------------------------------
                                              1.588171   data required time
                                             -1.980738   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392566   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376442    0.028451    1.974283 v i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              1.974283   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.554342    1.581267   library hold time
                                              1.581267   data required time
---------------------------------------------------------------------------------------------
                                              1.581267   data required time
                                             -1.974283   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393016   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001860    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007261    0.076199    0.561641    1.561648 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076199    0.000068    1.561716 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.297379    0.325777    1.887493 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.366360    0.109678    1.997171 v i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              1.997171   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.559498    1.603982   library hold time
                                              1.603982   data required time
---------------------------------------------------------------------------------------------
                                              1.603982   data required time
                                             -1.997171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393189   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001857    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007267    0.076234    0.561682    1.561689 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076234    0.000068    1.561757 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.305260    0.335639    1.897396 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.362613    0.100440    1.997836 v i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              1.997836   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.560085    1.604568   library hold time
                                              1.604568   data required time
---------------------------------------------------------------------------------------------
                                              1.604568   data required time
                                             -1.997836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393267   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.381468    0.040052    1.981192 v i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              1.981192   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.553678    1.587760   library hold time
                                              1.587760   data required time
---------------------------------------------------------------------------------------------
                                              1.587760   data required time
                                             -1.981192   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393432   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075704    0.000063    1.561171 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.276956    0.249292    1.810463 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.395869    0.144089    1.954552 v i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              1.954552   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.555212    1.561063   library hold time
                                              1.561063   data required time
---------------------------------------------------------------------------------------------
                                              1.561063   data required time
                                             -1.954552   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393489   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002357    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007387    0.076913    0.562447    1.562461 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076913    0.000075    1.562535 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.305700    0.332884    1.895419 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.370584    0.107513    2.002932 v i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              2.002932   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.558812    1.609283   library hold time
                                              1.609283   data required time
---------------------------------------------------------------------------------------------
                                              1.609283   data required time
                                             -2.002932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393649   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002342    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.075329    0.560664    1.560676 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075329    0.000062    1.560738 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.292274    0.321675    1.882413 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.357338    0.104642    1.987055 v i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              1.987055   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.561180    1.592927   library hold time
                                              1.592927   data required time
---------------------------------------------------------------------------------------------
                                              1.592927   data required time
                                             -1.987055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394128   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002119    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000020    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006995    0.077130    0.559991    1.560001 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.077130    0.000026    1.560026 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.308951    0.337827    1.897853 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.366500    0.100412    1.998265 v i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              1.998265   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.559476    1.603960   library hold time
                                              1.603960   data required time
---------------------------------------------------------------------------------------------
                                              1.603960   data required time
                                             -1.998265   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394305   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002711    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000037    0.000018    1.000018 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007112    0.075363    0.560708    1.560726 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075363    0.000062    1.560788 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489311    0.294989    0.334797    1.895585 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.342717    0.090039    1.985624 v i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              1.985624   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.563480    1.591223   library hold time
                                              1.591223   data required time
---------------------------------------------------------------------------------------------
                                              1.591223   data required time
                                             -1.985624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394401   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.381831    0.041037    1.982177 v i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              1.982177   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.553632    1.587714   library hold time
                                              1.587714   data required time
---------------------------------------------------------------------------------------------
                                              1.587714   data required time
                                             -1.982177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394463   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.379567    0.034325    1.975465 v i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              1.975465   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553945    1.580871   library hold time
                                              1.580871   data required time
---------------------------------------------------------------------------------------------
                                              1.580871   data required time
                                             -1.975465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394594   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002352    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000024    0.000012    1.000012 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075312    0.000062    1.560719 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.482146    0.288653    0.319908    1.880628 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.352916    0.103740    1.984367 v i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              1.984367   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.561883    1.589626   library hold time
                                              1.589626   data required time
---------------------------------------------------------------------------------------------
                                              1.589626   data required time
                                             -1.984367   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394741   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001860    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007261    0.076199    0.561641    1.561648 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076199    0.000068    1.561716 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.297379    0.325777    1.887493 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.356438    0.100319    1.987812 v i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              1.987812   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.561321    1.593068   library hold time
                                              1.593068   data required time
---------------------------------------------------------------------------------------------
                                              1.593068   data required time
                                             -1.987812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394744   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002090    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000020    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006961    0.076953    0.559778    1.559788 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.076953    0.000025    1.559813 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.296084    0.320568    1.880382 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.363223    0.106436    1.986818 v i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              1.986818   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.560259    1.592006   library hold time
                                              1.592006   data required time
---------------------------------------------------------------------------------------------
                                              1.592006   data required time
                                             -1.986818   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394812   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075704    0.000063    1.561171 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.276956    0.249292    1.810463 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.420912    0.163432    1.973895 v i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              1.973895   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.551242    1.578985   library hold time
                                              1.578985   data required time
---------------------------------------------------------------------------------------------
                                              1.578985   data required time
                                             -1.973895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394910   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.382087    0.041716    1.982856 v i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              1.982856   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.553599    1.587681   library hold time
                                              1.587681   data required time
---------------------------------------------------------------------------------------------
                                              1.587681   data required time
                                             -1.982856   data arrival time
---------------------------------------------------------------------------------------------
                                              0.395175   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.382252    0.042145    1.983285 v i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              1.983285   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.553579    1.587660   library hold time
                                              1.587660   data required time
---------------------------------------------------------------------------------------------
                                              1.587660   data required time
                                             -1.983285   data arrival time
---------------------------------------------------------------------------------------------
                                              0.395625   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002342    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000024    0.000012    1.000012 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007106    0.075329    0.560664    1.560676 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075329    0.000062    1.560738 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.490166    0.292274    0.321675    1.882413 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.355074    0.102532    1.984945 v i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              1.984945   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.561546    1.589288   library hold time
                                              1.589288   data required time
---------------------------------------------------------------------------------------------
                                              1.589288   data required time
                                             -1.984945   data arrival time
---------------------------------------------------------------------------------------------
                                              0.395656   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.377174    0.031297    1.977130 v i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              1.977130   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.554249    1.581174   library hold time
                                              1.581174   data required time
---------------------------------------------------------------------------------------------
                                              1.581174   data required time
                                             -1.977130   data arrival time
---------------------------------------------------------------------------------------------
                                              0.395956   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002090    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000020    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006961    0.076953    0.559778    1.559788 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.076953    0.000025    1.559813 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.296084    0.320568    1.880382 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.376062    0.118070    1.998451 v i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              1.998451   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.557980    1.602463   library hold time
                                              1.602463   data required time
---------------------------------------------------------------------------------------------
                                              1.602463   data required time
                                             -1.998451   data arrival time
---------------------------------------------------------------------------------------------
                                              0.395988   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.382395    0.042514    1.983654 v i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              1.983654   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.553560    1.587642   library hold time
                                              1.587642   data required time
---------------------------------------------------------------------------------------------
                                              1.587642   data required time
                                             -1.983654   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396012   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.382438    0.042625    1.983765 v i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              1.983765   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.553555    1.587637   library hold time
                                              1.587637   data required time
---------------------------------------------------------------------------------------------
                                              1.587637   data required time
                                             -1.983765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396129   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002357    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007387    0.076913    0.562447    1.562461 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076913    0.000075    1.562535 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.305700    0.332884    1.895419 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.369014    0.106009    2.001427 v i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              2.001427   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.559083    1.603566   library hold time
                                              1.603566   data required time
---------------------------------------------------------------------------------------------
                                              1.603566   data required time
                                             -2.001427   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397861   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380762    0.038046    1.979186 v i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              1.979186   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553793    1.580719   library hold time
                                              1.580719   data required time
---------------------------------------------------------------------------------------------
                                              1.580719   data required time
                                             -1.979186   data arrival time
---------------------------------------------------------------------------------------------
                                              0.398467   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.377934    0.033945    1.979778 v i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              1.979778   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.554152    1.581078   library hold time
                                              1.581078   data required time
---------------------------------------------------------------------------------------------
                                              1.581078   data required time
                                             -1.979778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.398700   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002363    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000024    0.000012    1.000012 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007124    0.075429    0.560778    1.560790 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075429    0.000062    1.560852 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.493754    0.296967    0.323488    1.884340 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.359133    0.103783    1.988123 v i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              1.988123   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.560910    1.588653   library hold time
                                              1.588653   data required time
---------------------------------------------------------------------------------------------
                                              1.588653   data required time
                                             -1.988123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399469   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075312    0.000062    1.560719 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.301510    0.330742    1.891461 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.360712    0.101289    1.992749 v i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              1.992749   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.560652    1.592399   library hold time
                                              1.592399   data required time
---------------------------------------------------------------------------------------------
                                              1.592399   data required time
                                             -1.992749   data arrival time
---------------------------------------------------------------------------------------------
                                              0.400350   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.381697    0.040676    1.981816 v i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              1.981816   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553674    1.580600   library hold time
                                              1.580600   data required time
---------------------------------------------------------------------------------------------
                                              1.580600   data required time
                                             -1.981816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401216   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.378712    0.036417    1.982250 v i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              1.982250   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.554053    1.580979   library hold time
                                              1.580979   data required time
---------------------------------------------------------------------------------------------
                                              1.580979   data required time
                                             -1.982250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401271   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002349    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000024    0.000012    1.000012 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007103    0.075312    0.560645    1.560657 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075312    0.000062    1.560719 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.504416    0.301510    0.330742    1.891461 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.358480    0.099116    1.990576 v i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              1.990576   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.561013    1.588756   library hold time
                                              1.588756   data required time
---------------------------------------------------------------------------------------------
                                              1.588756   data required time
                                             -1.990576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401821   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002840    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000038    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007572    0.077960    0.563626    1.563645 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077960    0.000077    1.563722 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.308320    0.332741    1.896463 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.379326    0.113777    2.010240 v i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              2.010240   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.557444    1.607915   library hold time
                                              1.607915   data required time
---------------------------------------------------------------------------------------------
                                              1.607915   data required time
                                             -2.010240   data arrival time
---------------------------------------------------------------------------------------------
                                              0.402325   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001857    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007267    0.076234    0.561682    1.561689 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076234    0.000068    1.561757 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.305260    0.335639    1.897396 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.360512    0.098364    1.995759 v i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              1.995759   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.560683    1.592430   library hold time
                                              1.592430   data required time
---------------------------------------------------------------------------------------------
                                              1.592430   data required time
                                             -1.995759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403329   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002156    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000022    0.000011    1.000011 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077624    0.563236    1.563247 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077624    0.000084    1.563331 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.280332    0.244251    1.807582 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.445690    0.176993    1.984575 v i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              1.984575   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.547124    1.581206   library hold time
                                              1.581206   data required time
---------------------------------------------------------------------------------------------
                                              1.581206   data required time
                                             -1.984575   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403369   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.379494    0.038715    1.984548 v i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              1.984548   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553954    1.580880   library hold time
                                              1.580880   data required time
---------------------------------------------------------------------------------------------
                                              1.580880   data required time
                                             -1.984548   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403668   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.382820    0.043590    1.984730 v i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              1.984730   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553532    1.580457   library hold time
                                              1.580457   data required time
---------------------------------------------------------------------------------------------
                                              1.580457   data required time
                                             -1.984730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.404272   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001857    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000014    0.000007    1.000007 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007267    0.076234    0.561682    1.561689 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076234    0.000068    1.561757 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510201    0.305260    0.335639    1.897396 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.358883    0.096740    1.994136 v i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              1.994136   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.560950    1.588692   library hold time
                                              1.588692   data required time
---------------------------------------------------------------------------------------------
                                              1.588692   data required time
                                             -1.994136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405444   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001860    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000014    0.000007    1.000007 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007261    0.076199    0.561641    1.561648 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076199    0.000068    1.561716 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.497034    0.297379    0.325777    1.887493 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.362573    0.106153    1.993647 v i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              1.993647   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.560372    1.588115   library hold time
                                              1.588115   data required time
---------------------------------------------------------------------------------------------
                                              1.588115   data required time
                                             -1.993647   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405532   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.380266    0.040840    1.986673 v i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              1.986673   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553856    1.580782   library hold time
                                              1.580782   data required time
---------------------------------------------------------------------------------------------
                                              1.580782   data required time
                                             -1.986673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.405891   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002156    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000022    0.000011    1.000011 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077624    0.563236    1.563247 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077624    0.000084    1.563331 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.280332    0.244251    1.807582 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.446607    0.177665    1.985247 v i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              1.985247   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.547209    1.578956   library hold time
                                              1.578956   data required time
---------------------------------------------------------------------------------------------
                                              1.578956   data required time
                                             -1.985247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406290   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002840    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000038    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007572    0.077960    0.563626    1.563645 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077960    0.000077    1.563722 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.308320    0.332741    1.896463 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.377731    0.112282    2.008745 v i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              2.008745   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.557719    1.602202   library hold time
                                              1.602202   data required time
---------------------------------------------------------------------------------------------
                                              1.602202   data required time
                                             -2.008745   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406543   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.383757    0.045860    1.987000 v i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              1.987000   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553413    1.580338   library hold time
                                              1.580338   data required time
---------------------------------------------------------------------------------------------
                                              1.580338   data required time
                                             -1.987000   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406662   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000030    0.000015    1.000015 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.075704    0.000063    1.561171 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.479463    0.276956    0.249292    1.810463 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.406209    0.152163    1.962626 v i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              1.962626   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.553600    1.555813   library hold time
                                              1.555813   data required time
---------------------------------------------------------------------------------------------
                                              1.555813   data required time
                                             -1.962626   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406813   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002334    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007109    0.075345    0.560683    1.560694 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075345    0.000062    1.560756 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.317296    0.334615    1.895371 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.391680    0.117998    2.013370 v i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              2.013370   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.555510    1.605981   library hold time
                                              1.605981   data required time
---------------------------------------------------------------------------------------------
                                              1.605981   data required time
                                             -2.013370   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407388   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002090    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000020    0.000010    1.000010 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006961    0.076953    0.559778    1.559788 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.076953    0.000025    1.559813 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498919    0.296084    0.320568    1.880382 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.371289    0.113789    1.994171 v i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              1.994171   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.559008    1.586751   library hold time
                                              1.586751   data required time
---------------------------------------------------------------------------------------------
                                              1.586751   data required time
                                             -1.994171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407420   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002840    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000038    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007572    0.077960    0.563626    1.563645 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077960    0.000077    1.563722 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.308320    0.332741    1.896463 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.367556    0.102477    1.998940 v i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              1.998940   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.559581    1.591328   library hold time
                                              1.591328   data required time
---------------------------------------------------------------------------------------------
                                              1.591328   data required time
                                             -1.998940   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407612   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002357    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007387    0.076913    0.562447    1.562461 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076913    0.000075    1.562535 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.305700    0.332884    1.895419 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.366853    0.103956    1.999375 v i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              1.999375   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.559691    1.591438   library hold time
                                              1.591438   data required time
---------------------------------------------------------------------------------------------
                                              1.591438   data required time
                                             -1.999375   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407937   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.381066    0.042917    1.988750 v i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              1.988750   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553754    1.580680   library hold time
                                              1.580680   data required time
---------------------------------------------------------------------------------------------
                                              1.580680   data required time
                                             -1.988750   data arrival time
---------------------------------------------------------------------------------------------
                                              0.408070   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002156    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000022    0.000011    1.000011 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077624    0.563236    1.563247 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077624    0.000084    1.563331 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.280332    0.244251    1.807582 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.443512    0.175395    1.982977 v i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              1.982977   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.547490    1.574416   library hold time
                                              1.574416   data required time
---------------------------------------------------------------------------------------------
                                              1.574416   data required time
                                             -1.982977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.408561   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.384546    0.047677    1.988817 v i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              1.988817   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553313    1.580238   library hold time
                                              1.580238   data required time
---------------------------------------------------------------------------------------------
                                              1.580238   data required time
                                             -1.988817   data arrival time
---------------------------------------------------------------------------------------------
                                              0.408579   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002357    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000026    0.000013    1.000013 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007387    0.076913    0.562447    1.562461 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.076913    0.000075    1.562535 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.510841    0.305700    0.332884    1.895419 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.364694    0.101861    1.997280 v i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              1.997280   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.560040    1.587783   library hold time
                                              1.587783   data required time
---------------------------------------------------------------------------------------------
                                              1.587783   data required time
                                             -1.997280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.409496   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.381839    0.044824    1.990657 v i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              1.990657   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553656    1.580582   library hold time
                                              1.580582   data required time
---------------------------------------------------------------------------------------------
                                              1.580582   data required time
                                             -1.990657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.410075   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.385536    0.049857    1.990997 v i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              1.990997   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553187    1.580113   library hold time
                                              1.580113   data required time
---------------------------------------------------------------------------------------------
                                              1.580113   data required time
                                             -1.990997   data arrival time
---------------------------------------------------------------------------------------------
                                              0.410885   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002334    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007109    0.075345    0.560683    1.560694 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075345    0.000062    1.560756 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.317296    0.334615    1.895371 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.390085    0.116424    2.011795 v i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              2.011795   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.555785    1.600269   library hold time
                                              1.600269   data required time
---------------------------------------------------------------------------------------------
                                              1.600269   data required time
                                             -2.011795   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411526   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002334    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007109    0.075345    0.560683    1.560694 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075345    0.000062    1.560756 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.317296    0.334615    1.895371 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.379257    0.106150    2.001522 v i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              2.001522   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.557749    1.589497   library hold time
                                              1.589497   data required time
---------------------------------------------------------------------------------------------
                                              1.589497   data required time
                                             -2.001522   data arrival time
---------------------------------------------------------------------------------------------
                                              0.412025   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002119    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000020    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006995    0.077130    0.559991    1.560001 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.077130    0.000026    1.560026 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.308951    0.337827    1.897853 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.372021    0.105755    2.003608 v i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              2.003608   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.558882    1.590629   library hold time
                                              1.590629   data required time
---------------------------------------------------------------------------------------------
                                              1.590629   data required time
                                             -2.003608   data arrival time
---------------------------------------------------------------------------------------------
                                              0.412979   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075704    0.000063    1.561171 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.280863    0.262674    1.823844 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.455417    0.185251    2.009096 v i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              2.009096   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.545535    1.596006   library hold time
                                              1.596006   data required time
---------------------------------------------------------------------------------------------
                                              1.596006   data required time
                                             -2.009096   data arrival time
---------------------------------------------------------------------------------------------
                                              0.413089   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.386529    0.051944    1.993083 v i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              1.993083   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.553061    1.579986   library hold time
                                              1.579986   data required time
---------------------------------------------------------------------------------------------
                                              1.579986   data required time
                                             -1.993083   data arrival time
---------------------------------------------------------------------------------------------
                                              0.413097   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002156    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000022    0.000011    1.000011 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077624    0.563236    1.563247 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077624    0.000084    1.563331 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.280332    0.244251    1.807582 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.425742    0.162213    1.969795 v i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              1.969795   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.550537    1.556388   library hold time
                                              1.556388   data required time
---------------------------------------------------------------------------------------------
                                              1.556388   data required time
                                             -1.969795   data arrival time
---------------------------------------------------------------------------------------------
                                              0.413407   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002119    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000020    0.000010    1.000010 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006995    0.077130    0.559991    1.560001 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.077130    0.000026    1.560026 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.519972    0.308951    0.337827    1.897853 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.370228    0.104033    2.001886 v i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              2.001886   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.559174    1.586917   library hold time
                                              1.586917   data required time
---------------------------------------------------------------------------------------------
                                              1.586917   data required time
                                             -2.001886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.414969   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075704    0.000063    1.561171 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.280863    0.262674    1.823844 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.453289    0.183687    2.007531 v i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              2.007531   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.545894    1.590377   library hold time
                                              1.590377   data required time
---------------------------------------------------------------------------------------------
                                              1.590377   data required time
                                             -2.007531   data arrival time
---------------------------------------------------------------------------------------------
                                              0.417153   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002156    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000022    0.000011    1.000011 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077624    0.563236    1.563247 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077624    0.000084    1.563331 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.280332    0.244251    1.807582 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.454730    0.183583    1.991165 v i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              1.991165   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.545949    1.573692   library hold time
                                              1.573692   data required time
---------------------------------------------------------------------------------------------
                                              1.573692   data required time
                                             -1.991165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.417473   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002840    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000038    0.000019    1.000019 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007572    0.077960    0.563626    1.563645 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.077960    0.000077    1.563722 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.514852    0.308320    0.332741    1.896463 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.374051    0.108705    2.005168 v i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              2.005168   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.558576    1.586319   library hold time
                                              1.586319   data required time
---------------------------------------------------------------------------------------------
                                              1.586319   data required time
                                             -2.005168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418849   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002527    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000029    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007492    0.077502    0.563111    1.563126 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077502    0.000075    1.563201 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.294290    0.272206    1.835407 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.460554    0.183325    2.018732 v i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              2.018732   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.544731    1.595202   library hold time
                                              1.595202   data required time
---------------------------------------------------------------------------------------------
                                              1.595202   data required time
                                             -2.018732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.423530   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002334    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000024    0.000012    1.000012 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007109    0.075345    0.560683    1.560694 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075345    0.000062    1.560756 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.531495    0.317296    0.334615    1.895371 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.386055    0.112622    2.007993 v i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              2.007993   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.556697    1.584440   library hold time
                                              1.584440   data required time
---------------------------------------------------------------------------------------------
                                              1.584440   data required time
                                             -2.007993   data arrival time
---------------------------------------------------------------------------------------------
                                              0.423553   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075704    0.000063    1.561171 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.280863    0.262674    1.823844 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.450375    0.181538    2.005382 v i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              2.005382   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.546619    1.578367   library hold time
                                              1.578367   data required time
---------------------------------------------------------------------------------------------
                                              1.578367   data required time
                                             -2.005382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427016   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002527    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000029    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007492    0.077502    0.563111    1.563126 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077502    0.000075    1.563201 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.294290    0.272206    1.835407 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.458342    0.181663    2.017070 v i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              2.017070   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.545103    1.589587   library hold time
                                              1.589587   data required time
---------------------------------------------------------------------------------------------
                                              1.589587   data required time
                                             -2.017070   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427483   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002156    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000022    0.000011    1.000011 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077624    0.563236    1.563247 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077624    0.000084    1.563331 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.280332    0.244251    1.807582 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.485734    0.205765    2.013347 v i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              2.013347   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.540816    1.585300   library hold time
                                              1.585300   data required time
---------------------------------------------------------------------------------------------
                                              1.585300   data required time
                                             -2.013347   data arrival time
---------------------------------------------------------------------------------------------
                                              0.428047   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002156    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000022    0.000011    1.000011 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077624    0.563236    1.563247 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077624    0.000084    1.563331 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.280332    0.244251    1.807582 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.438249    0.171516    1.979098 v i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              1.979098   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.548586    1.550799   library hold time
                                              1.550799   data required time
---------------------------------------------------------------------------------------------
                                              1.550799   data required time
                                             -1.979098   data arrival time
---------------------------------------------------------------------------------------------
                                              0.428299   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002529    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000030    0.000015    1.000015 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007173    0.075704    0.561093    1.561108 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.075704    0.000063    1.561171 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.489898    0.280863    0.262674    1.823844 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.448070    0.179834    2.003678 v i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              2.003678   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.546992    1.574735   library hold time
                                              1.574735   data required time
---------------------------------------------------------------------------------------------
                                              1.574735   data required time
                                             -2.003678   data arrival time
---------------------------------------------------------------------------------------------
                                              0.428944   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002156    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000022    0.000011    1.000011 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007512    0.077624    0.563236    1.563247 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.077624    0.000084    1.563331 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.498936    0.280332    0.244251    1.807582 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.497838    0.214259    2.021841 v i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              2.021841   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.538897    1.589368   library hold time
                                              1.589368   data required time
---------------------------------------------------------------------------------------------
                                              1.589368   data required time
                                             -2.021841   data arrival time
---------------------------------------------------------------------------------------------
                                              0.432473   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113680    0.004093    1.511305 v _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.511305   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.670444    0.085076    0.780785 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.030785   clock uncertainty
                                  0.000000    1.030785   clock reconvergence pessimism
                                  0.043773    1.074558   library hold time
                                              1.074558   data required time
---------------------------------------------------------------------------------------------
                                              1.074558   data required time
                                             -1.511305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.436747   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002527    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000029    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007492    0.077502    0.563111    1.563126 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077502    0.000075    1.563201 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.294290    0.272206    1.835407 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.456755    0.180467    2.015874 v i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              2.015874   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.545621    1.577368   library hold time
                                              1.577368   data required time
---------------------------------------------------------------------------------------------
                                              1.577368   data required time
                                             -2.015874   data arrival time
---------------------------------------------------------------------------------------------
                                              0.438506   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002527    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000029    0.000014    1.000014 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007492    0.077502    0.563111    1.563126 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.077502    0.000075    1.563201 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.509321    0.294290    0.272206    1.835407 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.453254    0.177822    2.013229 v i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              2.013229   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.546180    1.573923   library hold time
                                              1.573923   data required time
---------------------------------------------------------------------------------------------
                                              1.573923   data required time
                                             -2.013229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.439306   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.412252    0.092984    2.038816 v i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              2.038816   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.549728    1.594211   library hold time
                                              1.594211   data required time
---------------------------------------------------------------------------------------------
                                              1.594211   data required time
                                             -2.038816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.444605   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.413132    0.094053    2.039886 v i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              2.039886   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.549616    1.594099   library hold time
                                              1.594099   data required time
---------------------------------------------------------------------------------------------
                                              1.594099   data required time
                                             -2.039886   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445786   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.413750    0.094798    2.040631 v i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              2.040631   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.549537    1.594021   library hold time
                                              1.594021   data required time
---------------------------------------------------------------------------------------------
                                              1.594021   data required time
                                             -2.040631   data arrival time
---------------------------------------------------------------------------------------------
                                              0.446610   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.419010    0.098896    2.040035 v i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              2.040035   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.548869    1.593353   library hold time
                                              1.593353   data required time
---------------------------------------------------------------------------------------------
                                              1.593353   data required time
                                             -2.040035   data arrival time
---------------------------------------------------------------------------------------------
                                              0.446683   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.414213    0.095354    2.041187 v i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              2.041187   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.549479    1.593962   library hold time
                                              1.593962   data required time
---------------------------------------------------------------------------------------------
                                              1.593962   data required time
                                             -2.041187   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447225   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.414721    0.095961    2.041794 v i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              2.041794   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.549414    1.593898   library hold time
                                              1.593898   data required time
---------------------------------------------------------------------------------------------
                                              1.593898   data required time
                                             -2.041794   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447896   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.420025    0.100072    2.041212 v i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              2.041212   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.548741    1.593224   library hold time
                                              1.593224   data required time
---------------------------------------------------------------------------------------------
                                              1.593224   data required time
                                             -2.041212   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447988   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.415058    0.096363    2.042196 v i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              2.042196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.549371    1.593855   library hold time
                                              1.593855   data required time
---------------------------------------------------------------------------------------------
                                              1.593855   data required time
                                             -2.042196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448341   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.415183    0.096512    2.042345 v i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              2.042345   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.549355    1.593839   library hold time
                                              1.593839   data required time
---------------------------------------------------------------------------------------------
                                              1.593839   data required time
                                             -2.042345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448506   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.420922    0.101106    2.042246 v i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              2.042246   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.548627    1.593110   library hold time
                                              1.593110   data required time
---------------------------------------------------------------------------------------------
                                              1.593110   data required time
                                             -2.042246   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449136   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.421441    0.101702    2.042842 v i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              2.042842   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.548561    1.593044   library hold time
                                              1.593044   data required time
---------------------------------------------------------------------------------------------
                                              1.593044   data required time
                                             -2.042842   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449798   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.421831    0.102148    2.043288 v i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              2.043288   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.548511    1.592995   library hold time
                                              1.592995   data required time
---------------------------------------------------------------------------------------------
                                              1.592995   data required time
                                             -2.043288   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450294   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.422090    0.102445    2.043585 v i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              2.043585   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.548478    1.592962   library hold time
                                              1.592962   data required time
---------------------------------------------------------------------------------------------
                                              1.592962   data required time
                                             -2.043585   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450623   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.422236    0.102611    2.043751 v i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              2.043751   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.548460    1.592943   library hold time
                                              1.592943   data required time
---------------------------------------------------------------------------------------------
                                              1.592943   data required time
                                             -2.043751   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450808   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007090    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000060    0.000030    1.000030 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.148749    0.110236    0.171940    1.171970 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.111389    0.009077    1.181047 v _390_/B (sky130_fd_sc_hd__nand2b_4)
    36    0.223851    0.642312    0.489013    1.670060 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.651123    0.060590    1.730650 ^ _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.199323    0.239222    0.273469    2.004119 v _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.239343    0.004350    2.008469 v i_sram.sram6/EN (CF_SRAM_1024x32)
                                              2.008469   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.447512    1.475255   library hold time
                                              1.475255   data required time
---------------------------------------------------------------------------------------------
                                              1.475255   data required time
                                             -2.008469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533214   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002677    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000022    0.000011    1.000011 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.060368    0.185663    0.216773    1.216784 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.186674    0.011060    1.227844 ^ _386_/A_N (sky130_fd_sc_hd__and3b_2)
     2    0.031256    0.098483    0.301625    1.529468 v _386_/X (sky130_fd_sc_hd__and3b_2)
                                                         _006_ (net)
                      0.098494    0.001071    1.530539 v _393_/B (sky130_fd_sc_hd__nand2_8)
    33    0.228428    0.374945    0.306653    1.837192 ^ _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.378699    0.030510    1.867703 ^ _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.208453    0.154402    0.166294    2.033997 v _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.158311    0.019464    2.053461 v i_sram.sram1/EN (CF_SRAM_1024x32)
                                              2.053461   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.450827    1.477753   library hold time
                                              1.477753   data required time
---------------------------------------------------------------------------------------------
                                              1.477753   data required time
                                             -2.053461   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575708   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000035    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075741    0.000063    1.561217 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.330634    0.369381    1.930598 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.332597    0.021129    1.951727 v i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              1.951727   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.327060    1.361141   library hold time
                                              1.361141   data required time
---------------------------------------------------------------------------------------------
                                              1.361141   data required time
                                             -1.951727   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590586   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000035    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075741    0.000063    1.561217 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.330634    0.369381    1.930598 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.338304    0.040091    1.970689 v i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              1.970689   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.327021    1.377492   library hold time
                                              1.377492   data required time
---------------------------------------------------------------------------------------------
                                              1.377492   data required time
                                             -1.970689   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593198   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002768    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007252    0.076147    0.561596    1.561614 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076147    0.000064    1.561678 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.341366    0.373706    1.935383 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.343107    0.020427    1.955811 v i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              1.955811   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.327138    1.361220   library hold time
                                              1.361220   data required time
---------------------------------------------------------------------------------------------
                                              1.361220   data required time
                                             -1.955811   data arrival time
---------------------------------------------------------------------------------------------
                                              0.594591   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002720    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000035    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075741    0.000063    1.561217 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.365003    0.366304    1.927521 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.368249    0.028994    1.956515 v i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              1.956515   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.327327    1.361409   library hold time
                                              1.361409   data required time
---------------------------------------------------------------------------------------------
                                              1.361409   data required time
                                             -1.956515   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595106   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000035    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075741    0.000063    1.561217 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.330634    0.369381    1.930598 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.332307    0.019604    1.950202 v i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              1.950202   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.327088    1.354014   library hold time
                                              1.354014   data required time
---------------------------------------------------------------------------------------------
                                              1.354014   data required time
                                             -1.950202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596188   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002299    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560837    1.560849 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075482    0.000062    1.560911 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.331505    0.290638    1.851549 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.395439    0.106739    1.958288 v i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              1.958288   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.327531    1.361613   library hold time
                                              1.361613   data required time
---------------------------------------------------------------------------------------------
                                              1.361613   data required time
                                             -1.958288   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596675   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000035    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075741    0.000063    1.561217 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.330634    0.369381    1.930598 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.337516    0.038071    1.968670 v i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              1.968670   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.327046    1.371530   library hold time
                                              1.371530   data required time
---------------------------------------------------------------------------------------------
                                              1.371530   data required time
                                             -1.968670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597140   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002720    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000035    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075741    0.000063    1.561217 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.365003    0.366304    1.927521 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.367422    0.025590    1.953110 v i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              1.953110   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.327352    1.354277   library hold time
                                              1.354277   data required time
---------------------------------------------------------------------------------------------
                                              1.354277   data required time
                                             -1.953110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.598833   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002299    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560837    1.560849 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075482    0.000062    1.560911 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.331505    0.290638    1.851549 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.391533    0.103059    1.954608 v i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              1.954608   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.327533    1.354458   library hold time
                                              1.354458   data required time
---------------------------------------------------------------------------------------------
                                              1.354458   data required time
                                             -1.954608   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600150   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002768    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007252    0.076147    0.561596    1.561614 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076147    0.000064    1.561678 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.341366    0.373706    1.935383 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.350026    0.043235    1.978618 v i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              1.978618   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.327109    1.377580   library hold time
                                              1.377580   data required time
---------------------------------------------------------------------------------------------
                                              1.377580   data required time
                                             -1.978618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.601039   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002768    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007252    0.076147    0.561596    1.561614 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076147    0.000064    1.561678 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.341366    0.373706    1.935383 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.349259    0.041375    1.976758 v i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              1.976758   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.327134    1.371618   library hold time
                                              1.371618   data required time
---------------------------------------------------------------------------------------------
                                              1.371618   data required time
                                             -1.976758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605140   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002768    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007252    0.076147    0.561596    1.561614 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076147    0.000064    1.561678 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.341366    0.373706    1.935383 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.344265    0.025909    1.961293 v i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              1.961293   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.327178    1.354104   library hold time
                                              1.354104   data required time
---------------------------------------------------------------------------------------------
                                              1.354104   data required time
                                             -1.961293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607189   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002218    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007555    0.077867    0.563507    1.563518 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077867    0.000086    1.563604 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.364496    0.386942    1.950546 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.369455    0.034497    1.985043 v i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              1.985043   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.327255    1.377725   library hold time
                                              1.377725   data required time
---------------------------------------------------------------------------------------------
                                              1.377725   data required time
                                             -1.985043   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607318   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002218    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007555    0.077867    0.563507    1.563518 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077867    0.000086    1.563604 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.364496    0.386942    1.950546 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.368825    0.032415    1.982961 v i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              1.982961   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.327281    1.371765   library hold time
                                              1.371765   data required time
---------------------------------------------------------------------------------------------
                                              1.371765   data required time
                                             -1.982961   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611197   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135285    0.011612    1.215274 v _379_/A (sky130_fd_sc_hd__and3_4)
    11    0.158857    0.206833    0.314391    1.529665 v _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.216559    0.035054    1.564719 v _382_/A (sky130_fd_sc_hd__nand2_8)
    33    0.218978    0.362155    0.336458    1.901177 ^ _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.364363    0.023512    1.924689 ^ _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.206128    0.151498    0.161601    2.086289 v _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.157098    0.022960    2.109249 v i_sram.sram5/EN (CF_SRAM_1024x32)
                                              2.109249   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.451847    1.496330   library hold time
                                              1.496330   data required time
---------------------------------------------------------------------------------------------
                                              1.496330   data required time
                                             -2.109249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.612919   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000035    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075741    0.000063    1.561217 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.369369    0.390671    1.951888 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.371713    0.024495    1.976383 v i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              1.976383   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.327353    1.361435   library hold time
                                              1.361435   data required time
---------------------------------------------------------------------------------------------
                                              1.361435   data required time
                                             -1.976383   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614948   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000035    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075741    0.000063    1.561217 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.330634    0.369381    1.930598 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.340059    0.044259    1.974857 v i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              1.974857   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.327396    1.359143   library hold time
                                              1.359143   data required time
---------------------------------------------------------------------------------------------
                                              1.359143   data required time
                                             -1.974857   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615714   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000028    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007513    0.077623    0.563242    1.563256 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077623    0.000078    1.563334 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.360398    0.389556    1.952891 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.367820    0.041301    1.994192 v i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              1.994192   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.327242    1.377713   library hold time
                                              1.377713   data required time
---------------------------------------------------------------------------------------------
                                              1.377713   data required time
                                             -1.994192   data arrival time
---------------------------------------------------------------------------------------------
                                              0.616479   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000035    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075741    0.000063    1.561217 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.330634    0.369381    1.930598 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.339111    0.042057    1.972655 v i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              1.972655   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.327403    1.355146   library hold time
                                              1.355146   data required time
---------------------------------------------------------------------------------------------
                                              1.355146   data required time
                                             -1.972655   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617510   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002781    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007183    0.075761    0.561160    1.561177 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075761    0.000063    1.561240 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.371108    0.393161    1.954401 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.373555    0.024991    1.979392 v i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              1.979392   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.327367    1.361448   library hold time
                                              1.361448   data required time
---------------------------------------------------------------------------------------------
                                              1.361448   data required time
                                             -1.979392   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617943   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002218    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007555    0.077867    0.563507    1.563518 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077867    0.000086    1.563604 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.364496    0.386942    1.950546 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.367840    0.028810    1.979356 v i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              1.979356   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.327324    1.361406   library hold time
                                              1.361406   data required time
---------------------------------------------------------------------------------------------
                                              1.361406   data required time
                                             -1.979356   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617950   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000028    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007513    0.077623    0.563242    1.563256 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077623    0.000078    1.563334 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.360398    0.389556    1.952891 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.363279    0.026446    1.979337 v i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              1.979337   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.327290    1.361371   library hold time
                                              1.361371   data required time
---------------------------------------------------------------------------------------------
                                              1.361371   data required time
                                             -1.979337   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617966   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000028    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007513    0.077623    0.563242    1.563256 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077623    0.000078    1.563334 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.360398    0.389556    1.952891 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.366828    0.038577    1.991468 v i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              1.991468   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.327266    1.371750   library hold time
                                              1.371750   data required time
---------------------------------------------------------------------------------------------
                                              1.371750   data required time
                                             -1.991468   data arrival time
---------------------------------------------------------------------------------------------
                                              0.619719   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000035    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075741    0.000063    1.561217 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.369369    0.390671    1.951888 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.378864    0.047091    1.998978 v i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              1.998978   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.327325    1.377796   library hold time
                                              1.377796   data required time
---------------------------------------------------------------------------------------------
                                              1.377796   data required time
                                             -1.998978   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621182   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002218    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007555    0.077867    0.563507    1.563518 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077867    0.000086    1.563604 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.364496    0.386942    1.950546 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.366987    0.025180    1.975726 v i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              1.975726   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.327348    1.354274   library hold time
                                              1.354274   data required time
---------------------------------------------------------------------------------------------
                                              1.354274   data required time
                                             -1.975726   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621452   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002781    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007183    0.075761    0.561160    1.561177 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075761    0.000063    1.561240 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.371108    0.393161    1.954401 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.379667    0.044924    1.999325 v i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              1.999325   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.327331    1.377802   library hold time
                                              1.377802   data required time
---------------------------------------------------------------------------------------------
                                              1.377802   data required time
                                             -1.999325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621523   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000028    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007513    0.077623    0.563242    1.563256 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077623    0.000078    1.563334 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.360398    0.389556    1.952891 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.362546    0.023048    1.975940 v i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              1.975940   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.327315    1.354241   library hold time
                                              1.354241   data required time
---------------------------------------------------------------------------------------------
                                              1.354241   data required time
                                             -1.975940   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621699   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002720    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000035    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075741    0.000063    1.561217 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.365003    0.366304    1.927521 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.368071    0.028308    1.955829 v i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              1.955829   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.327682    1.333533   library hold time
                                              1.333533   data required time
---------------------------------------------------------------------------------------------
                                              1.333533   data required time
                                             -1.955829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622296   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002720    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000035    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075741    0.000063    1.561217 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.365003    0.366304    1.927521 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.367333    0.025183    1.952704 v i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              1.952704   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.327684    1.329897   library hold time
                                              1.329897   data required time
---------------------------------------------------------------------------------------------
                                              1.329897   data required time
                                             -1.952704   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622807   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000035    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075741    0.000063    1.561217 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.369369    0.390671    1.951888 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.377710    0.044286    1.996173 v i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              1.996173   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.327348    1.371831   library hold time
                                              1.371831   data required time
---------------------------------------------------------------------------------------------
                                              1.371831   data required time
                                             -1.996173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624342   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000035    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075741    0.000063    1.561217 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.369369    0.390671    1.951888 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.372258    0.027000    1.978887 v i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              1.978887   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.327388    1.354314   library hold time
                                              1.354314   data required time
---------------------------------------------------------------------------------------------
                                              1.354314   data required time
                                             -1.978887   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624573   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002781    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007183    0.075761    0.561160    1.561177 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075761    0.000063    1.561240 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.371108    0.393161    1.954401 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.378579    0.042124    1.996525 v i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              1.996525   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.327354    1.371838   library hold time
                                              1.371838   data required time
---------------------------------------------------------------------------------------------
                                              1.371838   data required time
                                             -1.996525   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624687   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002299    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560837    1.560849 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075482    0.000062    1.560911 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.331505    0.290638    1.851549 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.395727    0.107009    1.958558 v i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              1.958558   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.327889    1.333740   library hold time
                                              1.333740   data required time
---------------------------------------------------------------------------------------------
                                              1.333740   data required time
                                             -1.958558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624817   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002781    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007183    0.075761    0.561160    1.561177 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075761    0.000063    1.561240 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.371108    0.393161    1.954401 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.373528    0.024862    1.979263 v i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              1.979263   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.327397    1.354323   library hold time
                                              1.354323   data required time
---------------------------------------------------------------------------------------------
                                              1.354323   data required time
                                             -1.979263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624940   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000035    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075741    0.000063    1.561217 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.330634    0.369381    1.930598 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.334125    0.027657    1.958255 v i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              1.958255   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.327427    1.333278   library hold time
                                              1.333278   data required time
---------------------------------------------------------------------------------------------
                                              1.333278   data required time
                                             -1.958255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624977   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002768    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007252    0.076147    0.561596    1.561614 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076147    0.000064    1.561678 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.341366    0.373706    1.935383 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.352711    0.049196    1.984580 v i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              1.984580   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.327490    1.359238   library hold time
                                              1.359238   data required time
---------------------------------------------------------------------------------------------
                                              1.359238   data required time
                                             -1.984580   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625342   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002299    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560837    1.560849 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075482    0.000062    1.560911 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.331505    0.290638    1.851549 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.392748    0.104200    1.955749 v i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              1.955749   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.327875    1.330088   library hold time
                                              1.330088   data required time
---------------------------------------------------------------------------------------------
                                              1.330088   data required time
                                             -1.955749   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625662   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002730    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000035    0.000018    1.000018 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.075741    0.000063    1.561217 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537733    0.330634    0.369381    1.930598 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.333647    0.025816    1.956414 v i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              1.956414   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.327431    1.329644   library hold time
                                              1.329644   data required time
---------------------------------------------------------------------------------------------
                                              1.329644   data required time
                                             -1.956414   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626770   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002768    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007252    0.076147    0.561596    1.561614 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076147    0.000064    1.561678 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.341366    0.373706    1.935383 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.351551    0.046714    1.982097 v i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              1.982097   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.327496    1.355239   library hold time
                                              1.355239   data required time
---------------------------------------------------------------------------------------------
                                              1.355239   data required time
                                             -1.982097   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626859   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002750    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000035    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007187    0.075785    0.561185    1.561203 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075785    0.000063    1.561266 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.378728    0.400730    1.961996 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.386681    0.043823    2.005819 v i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              2.005819   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.327384    1.377855   library hold time
                                              1.377855   data required time
---------------------------------------------------------------------------------------------
                                              1.377855   data required time
                                             -2.005819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.627964   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001851    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007029    0.077314    0.560208    1.560215 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.077314    0.000028    1.560243 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.387141    0.408774    1.969018 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.393070    0.038502    2.007519 v i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              2.007519   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.327432    1.377903   library hold time
                                              1.377903   data required time
---------------------------------------------------------------------------------------------
                                              1.377903   data required time
                                             -2.007519   data arrival time
---------------------------------------------------------------------------------------------
                                              0.629617   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002750    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000035    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007187    0.075785    0.561185    1.561203 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075785    0.000063    1.561266 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.378728    0.400730    1.961996 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.385536    0.040700    2.002696 v i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              2.002696   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.327407    1.371890   library hold time
                                              1.371890   data required time
---------------------------------------------------------------------------------------------
                                              1.371890   data required time
                                             -2.002696   data arrival time
---------------------------------------------------------------------------------------------
                                              0.630806   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002750    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000035    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007187    0.075785    0.561185    1.561203 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075785    0.000063    1.561266 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.378728    0.400730    1.961996 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.382594    0.031181    1.993177 v i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              1.993177   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.327434    1.361516   library hold time
                                              1.361516   data required time
---------------------------------------------------------------------------------------------
                                              1.361516   data required time
                                             -1.993177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.631661   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002750    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000035    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007187    0.075785    0.561185    1.561203 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075785    0.000063    1.561266 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.378728    0.400730    1.961996 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.381660    0.027393    1.989389 v i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              1.989389   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.327458    1.354384   library hold time
                                              1.354384   data required time
---------------------------------------------------------------------------------------------
                                              1.354384   data required time
                                             -1.989389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635005   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001851    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007029    0.077314    0.560208    1.560215 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.077314    0.000028    1.560243 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.387141    0.408774    1.969018 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.392906    0.037993    2.007011 v i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              2.007011   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.327462    1.371945   library hold time
                                              1.371945   data required time
---------------------------------------------------------------------------------------------
                                              1.371945   data required time
                                             -2.007011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635065   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002768    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007252    0.076147    0.561596    1.561614 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076147    0.000064    1.561678 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.341366    0.373706    1.935383 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.347053    0.035460    1.970844 v i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              1.970844   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.327524    1.333375   library hold time
                                              1.333375   data required time
---------------------------------------------------------------------------------------------
                                              1.333375   data required time
                                             -1.970844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.637468   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002768    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000036    0.000018    1.000018 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007252    0.076147    0.561596    1.561614 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076147    0.000064    1.561678 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557204    0.341366    0.373706    1.935383 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.346050    0.032390    1.967773 v i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              1.967773   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.327524    1.329737   library hold time
                                              1.329737   data required time
---------------------------------------------------------------------------------------------
                                              1.329737   data required time
                                             -1.967773   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638036   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001851    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007029    0.077314    0.560208    1.560215 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.077314    0.000028    1.560243 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.387141    0.408774    1.969018 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.391176    0.032091    2.001109 v i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              2.001109   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.327499    1.361581   library hold time
                                              1.361581   data required time
---------------------------------------------------------------------------------------------
                                              1.361581   data required time
                                             -2.001109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639528   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000028    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007513    0.077623    0.563242    1.563256 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077623    0.000078    1.563334 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.360398    0.389556    1.952891 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.369889    0.046456    1.999346 v i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              1.999346   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.327619    1.359367   library hold time
                                              1.359367   data required time
---------------------------------------------------------------------------------------------
                                              1.359367   data required time
                                             -1.999346   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639980   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001851    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007029    0.077314    0.560208    1.560215 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.077314    0.000028    1.560243 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.387141    0.408774    1.969018 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.389836    0.026530    1.995548 v i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              1.995548   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.327520    1.354446   library hold time
                                              1.354446   data required time
---------------------------------------------------------------------------------------------
                                              1.354446   data required time
                                             -1.995548   data arrival time
---------------------------------------------------------------------------------------------
                                              0.641102   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000028    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007513    0.077623    0.563242    1.563256 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077623    0.000078    1.563334 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.360398    0.389556    1.952891 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.368803    0.043830    1.996721 v i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              1.996721   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.327625    1.355368   library hold time
                                              1.355368   data required time
---------------------------------------------------------------------------------------------
                                              1.355368   data required time
                                             -1.996721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.641353   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002781    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007183    0.075761    0.561160    1.561177 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075761    0.000063    1.561240 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.371108    0.393161    1.954401 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.382284    0.051028    2.005429 v i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              2.005429   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.327712    1.359460   library hold time
                                              1.359460   data required time
---------------------------------------------------------------------------------------------
                                              1.359460   data required time
                                             -2.005429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645970   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000035    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075741    0.000063    1.561217 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.369369    0.390671    1.951888 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.381821    0.053604    2.005492 v i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              2.005492   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.327709    1.359456   library hold time
                                              1.359456   data required time
---------------------------------------------------------------------------------------------
                                              1.359456   data required time
                                             -2.005492   data arrival time
---------------------------------------------------------------------------------------------
                                              0.646036   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000035    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075741    0.000063    1.561217 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.369369    0.390671    1.951888 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.380407    0.050594    2.002481 v i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              2.002481   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.327712    1.355455   library hold time
                                              1.355455   data required time
---------------------------------------------------------------------------------------------
                                              1.355455   data required time
                                             -2.002481   data arrival time
---------------------------------------------------------------------------------------------
                                              0.647026   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002781    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007183    0.075761    0.561160    1.561177 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075761    0.000063    1.561240 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.371108    0.393161    1.954401 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.381047    0.048240    2.002641 v i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              2.002641   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.327717    1.355460   library hold time
                                              1.355460   data required time
---------------------------------------------------------------------------------------------
                                              1.355460   data required time
                                             -2.002641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.647181   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000028    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007513    0.077623    0.563242    1.563256 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077623    0.000078    1.563334 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.360398    0.389556    1.952891 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.363938    0.029127    1.982018 v i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              1.982018   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.327651    1.333502   library hold time
                                              1.333502   data required time
---------------------------------------------------------------------------------------------
                                              1.333502   data required time
                                             -1.982018   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648516   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000028    0.000014    1.000014 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007513    0.077623    0.563242    1.563256 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.077623    0.000078    1.563334 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.588185    0.360398    0.389556    1.952891 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.363166    0.025956    1.978847 v i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              1.978847   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.327653    1.329866   library hold time
                                              1.329866   data required time
---------------------------------------------------------------------------------------------
                                              1.329866   data required time
                                             -1.978847   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648981   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001851    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007029    0.077314    0.560208    1.560215 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.077314    0.000028    1.560243 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.387141    0.408774    1.969018 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.393544    0.039938    2.008955 v i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              2.008955   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.327797    1.359544   library hold time
                                              1.359544   data required time
---------------------------------------------------------------------------------------------
                                              1.359544   data required time
                                             -2.008955   data arrival time
---------------------------------------------------------------------------------------------
                                              0.649411   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001851    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007029    0.077314    0.560208    1.560215 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.077314    0.000028    1.560243 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.387141    0.408774    1.969018 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.392657    0.037204    2.006222 v i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              2.006222   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.327804    1.355547   library hold time
                                              1.355547   data required time
---------------------------------------------------------------------------------------------
                                              1.355547   data required time
                                             -2.006222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.650674   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002750    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000035    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007187    0.075785    0.561185    1.561203 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075785    0.000063    1.561266 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.378728    0.400730    1.961996 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.388539    0.048444    2.010441 v i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              2.010441   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.327759    1.359506   library hold time
                                              1.359506   data required time
---------------------------------------------------------------------------------------------
                                              1.359506   data required time
                                             -2.010441   data arrival time
---------------------------------------------------------------------------------------------
                                              0.650934   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002218    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007555    0.077867    0.563507    1.563518 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077867    0.000086    1.563604 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.364496    0.386942    1.950546 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.368275    0.030465    1.981011 v i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              1.981011   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.327691    1.329904   library hold time
                                              1.329904   data required time
---------------------------------------------------------------------------------------------
                                              1.329904   data required time
                                             -1.981011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.651107   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.051101    0.525308    1.525318 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.051101    0.000008    1.525326 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038985    0.088176    0.192145    1.717471 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088192    0.001138    1.718609 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.604648    0.390048    0.268586    1.987195 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.392517    0.026882    2.014076 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.014076   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.328423    1.362504   library hold time
                                              1.362504   data required time
---------------------------------------------------------------------------------------------
                                              1.362504   data required time
                                             -2.014076   data arrival time
---------------------------------------------------------------------------------------------
                                              0.651572   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002218    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007555    0.077867    0.563507    1.563518 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077867    0.000086    1.563604 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.364496    0.386942    1.950546 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.369561    0.034834    1.985380 v i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              1.985380   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.327693    1.333544   library hold time
                                              1.333544   data required time
---------------------------------------------------------------------------------------------
                                              1.333544   data required time
                                             -1.985380   data arrival time
---------------------------------------------------------------------------------------------
                                              0.651836   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002750    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000035    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007187    0.075785    0.561185    1.561203 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075785    0.000063    1.561266 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.378728    0.400730    1.961996 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.387303    0.045418    2.007414 v i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              2.007414   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.327764    1.355507   library hold time
                                              1.355507   data required time
---------------------------------------------------------------------------------------------
                                              1.355507   data required time
                                             -2.007414   data arrival time
---------------------------------------------------------------------------------------------
                                              0.651907   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000035    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075741    0.000063    1.561217 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.369369    0.390671    1.951888 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.374748    0.036051    1.987939 v i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              1.987939   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.327732    1.333583   library hold time
                                              1.333583   data required time
---------------------------------------------------------------------------------------------
                                              1.333583   data required time
                                             -1.987939   data arrival time
---------------------------------------------------------------------------------------------
                                              0.654355   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000035    0.000018    1.000018 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.075741    0.000063    1.561217 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.604684    0.369369    0.390671    1.951888 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.373858    0.033136    1.985023 v i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              1.985023   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.327733    1.329946   library hold time
                                              1.329946   data required time
---------------------------------------------------------------------------------------------
                                              1.329946   data required time
                                             -1.985023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.655077   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002781    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007183    0.075761    0.561160    1.561177 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075761    0.000063    1.561240 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.371108    0.393161    1.954401 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.376093    0.034830    1.989231 v i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              1.989231   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.327742    1.333593   library hold time
                                              1.333593   data required time
---------------------------------------------------------------------------------------------
                                              1.333593   data required time
                                             -1.989231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.655638   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002781    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000035    0.000018    1.000018 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007183    0.075761    0.561160    1.561177 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.075761    0.000063    1.561240 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.607703    0.371108    0.393161    1.954401 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.375187    0.031716    1.986116 v i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              1.986116   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.327743    1.329956   library hold time
                                              1.329956   data required time
---------------------------------------------------------------------------------------------
                                              1.329956   data required time
                                             -1.986116   data arrival time
---------------------------------------------------------------------------------------------
                                              0.656160   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002750    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000035    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007187    0.075785    0.561185    1.561203 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075785    0.000063    1.561266 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.378728    0.400730    1.961996 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.381169    0.025137    1.987133 v i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              1.987133   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.327788    1.330001   library hold time
                                              1.330001   data required time
---------------------------------------------------------------------------------------------
                                              1.330001   data required time
                                             -1.987133   data arrival time
---------------------------------------------------------------------------------------------
                                              0.657132   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002750    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000035    0.000018    1.000018 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007187    0.075785    0.561185    1.561203 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.075785    0.000063    1.561266 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.621009    0.378728    0.400730    1.961996 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.382049    0.029037    1.991034 v i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              1.991034   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.327787    1.333638   library hold time
                                              1.333638   data required time
---------------------------------------------------------------------------------------------
                                              1.333638   data required time
                                             -1.991034   data arrival time
---------------------------------------------------------------------------------------------
                                              0.657396   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.051101    0.525308    1.525318 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.051101    0.000008    1.525326 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038985    0.088176    0.192145    1.717471 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088192    0.001138    1.718609 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.604648    0.390048    0.268586    1.987195 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.401186    0.052570    2.039765 ^ i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              2.039765   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.328332    1.378803   library hold time
                                              1.378803   data required time
---------------------------------------------------------------------------------------------
                                              1.378803   data required time
                                             -2.039765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.660961   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002299    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560837    1.560849 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075482    0.000062    1.560911 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.331505    0.290638    1.851549 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.496668    0.191700    2.043250 v i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              2.043250   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.328209    1.378680   library hold time
                                              1.378680   data required time
---------------------------------------------------------------------------------------------
                                              1.378680   data required time
                                             -2.043250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.664570   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001851    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007029    0.077314    0.560208    1.560215 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.077314    0.000028    1.560243 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.387141    0.408774    1.969018 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.390879    0.030954    1.999972 v i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              1.999972   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.327853    1.333704   library hold time
                                              1.333704   data required time
---------------------------------------------------------------------------------------------
                                              1.333704   data required time
                                             -1.999972   data arrival time
---------------------------------------------------------------------------------------------
                                              0.666268   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001851    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000014    0.000007    1.000007 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007029    0.077314    0.560208    1.560215 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.077314    0.000028    1.560243 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.633892    0.387141    0.408774    1.969018 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.390114    0.027785    1.996803 v i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              1.996803   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.327855    1.330068   library hold time
                                              1.330068   data required time
---------------------------------------------------------------------------------------------
                                              1.330068   data required time
                                             -1.996803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.666735   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002299    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560837    1.560849 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075482    0.000062    1.560911 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.331505    0.290638    1.851549 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.493812    0.189490    2.041039 v i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              2.041039   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.328219    1.372702   library hold time
                                              1.372702   data required time
---------------------------------------------------------------------------------------------
                                              1.372702   data required time
                                             -2.041039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.668337   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002218    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007555    0.077867    0.563507    1.563518 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077867    0.000086    1.563604 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.364496    0.386942    1.950546 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.393113    0.079651    2.030197 v i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              2.030197   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.327793    1.359541   library hold time
                                              1.359541   data required time
---------------------------------------------------------------------------------------------
                                              1.359541   data required time
                                             -2.030197   data arrival time
---------------------------------------------------------------------------------------------
                                              0.670656   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002720    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000035    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075741    0.000063    1.561217 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.365003    0.366304    1.927521 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.435835    0.121632    2.049153 v i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              2.049153   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.327752    1.378223   library hold time
                                              1.378223   data required time
---------------------------------------------------------------------------------------------
                                              1.378223   data required time
                                             -2.049153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.670929   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002218    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000022    0.000011    1.000011 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007555    0.077867    0.563507    1.563518 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.077867    0.000086    1.563604 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598663    0.364496    0.386942    1.950546 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.391448    0.077291    2.027837 v i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              2.027837   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.327795    1.355538   library hold time
                                              1.355538   data required time
---------------------------------------------------------------------------------------------
                                              1.355538   data required time
                                             -2.027837   data arrival time
---------------------------------------------------------------------------------------------
                                              0.672299   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002720    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000035    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075741    0.000063    1.561217 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.365003    0.366304    1.927521 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.432793    0.118662    2.046183 v i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              2.046183   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.327761    1.372244   library hold time
                                              1.372244   data required time
---------------------------------------------------------------------------------------------
                                              1.372244   data required time
                                             -2.046183   data arrival time
---------------------------------------------------------------------------------------------
                                              0.673939   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002299    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560837    1.560849 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075482    0.000062    1.560911 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.331505    0.290638    1.851549 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.502716    0.196357    2.047907 v i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              2.047907   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.328593    1.360341   library hold time
                                              1.360341   data required time
---------------------------------------------------------------------------------------------
                                              1.360341   data required time
                                             -2.047907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.687566   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002299    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000023    0.000012    1.000012 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007133    0.075482    0.560837    1.560849 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075482    0.000062    1.560911 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.571973    0.331505    0.290638    1.851549 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.499919    0.194209    2.045758 v i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              2.045758   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.328609    1.356352   library hold time
                                              1.356352   data required time
---------------------------------------------------------------------------------------------
                                              1.356352   data required time
                                             -2.045758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.689406   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002720    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000035    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075741    0.000063    1.561217 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.365003    0.366304    1.927521 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.440789    0.126406    2.053927 v i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              2.053927   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.328151    1.359898   library hold time
                                              1.359898   data required time
---------------------------------------------------------------------------------------------
                                              1.359898   data required time
                                             -2.053927   data arrival time
---------------------------------------------------------------------------------------------
                                              0.694028   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002720    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000035    0.000018    1.000018 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.075741    0.000063    1.561217 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.616586    0.365003    0.366304    1.927521 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.437769    0.123505    2.051026 v i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              2.051026   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.328143    1.355885   library hold time
                                              1.355885   data required time
---------------------------------------------------------------------------------------------
                                              1.355885   data required time
                                             -2.051026   data arrival time
---------------------------------------------------------------------------------------------
                                              0.695140   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.051101    0.525308    1.525318 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.051101    0.000008    1.525326 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038985    0.088176    0.192145    1.717471 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088192    0.001138    1.718609 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.604648    0.390048    0.268586    1.987195 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.420258    0.083503    2.070698 ^ i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              2.070698   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.328345    1.372828   library hold time
                                              1.372828   data required time
---------------------------------------------------------------------------------------------
                                              1.372828   data required time
                                             -2.070698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.697870   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007751    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000066    0.000033    1.000033 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.151223    0.243030    0.222611    1.222644 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.243564    0.009316    1.231960 ^ _384_/B (sky130_fd_sc_hd__or3_4)
    33    0.270045    0.770802    0.657784    1.889744 ^ _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.772901    0.033793    1.923537 ^ _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.310977    0.266192    0.235784    2.159321 v _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.279393    0.046485    2.205806 v i_sram.sram4/EN (CF_SRAM_1024x32)
                                              2.205806   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.452242    1.502713   library hold time
                                              1.502713   data required time
---------------------------------------------------------------------------------------------
                                              1.502713   data required time
                                             -2.205806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.703092   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.051101    0.525308    1.525318 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.051101    0.000008    1.525326 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038985    0.088176    0.192145    1.717471 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088192    0.001138    1.718609 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.604648    0.390048    0.268586    1.987195 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.412791    0.072946    2.060141 ^ i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              2.060141   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.328433    1.355359   library hold time
                                              1.355359   data required time
---------------------------------------------------------------------------------------------
                                              1.355359   data required time
                                             -2.060141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.704782   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.333541    0.023500    2.291618 v i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              2.291618   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.559790    1.586716   library hold time
                                              1.586716   data required time
---------------------------------------------------------------------------------------------
                                              1.586716   data required time
                                             -2.291618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.704902   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.334394    0.027119    2.295238 v i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              2.295238   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.559682    1.586608   library hold time
                                              1.586608   data required time
---------------------------------------------------------------------------------------------
                                              1.586608   data required time
                                             -2.295238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.708630   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.335488    0.031012    2.299130 v i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              2.299130   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.559543    1.586469   library hold time
                                              1.586469   data required time
---------------------------------------------------------------------------------------------
                                              1.586469   data required time
                                             -2.299130   data arrival time
---------------------------------------------------------------------------------------------
                                              0.712662   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.051101    0.525308    1.525318 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.051101    0.000008    1.525326 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038985    0.088176    0.192145    1.717471 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088192    0.001138    1.718609 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.604648    0.390048    0.268586    1.987195 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.425088    0.089764    2.076959 ^ i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              2.076959   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.328670    1.360417   library hold time
                                              1.360417   data required time
---------------------------------------------------------------------------------------------
                                              1.360417   data required time
                                             -2.076959   data arrival time
---------------------------------------------------------------------------------------------
                                              0.716542   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.051101    0.525308    1.525318 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.051101    0.000008    1.525326 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038985    0.088176    0.192145    1.717471 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088192    0.001138    1.718609 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.604648    0.390048    0.268586    1.987195 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.423468    0.087699    2.074894 ^ i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              2.074894   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.328686    1.356429   library hold time
                                              1.356429   data required time
---------------------------------------------------------------------------------------------
                                              1.356429   data required time
                                             -2.074894   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718465   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007751    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000066    0.000033    1.000033 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.151223    0.243030    0.222611    1.222644 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.243186    0.005121    1.227765 ^ _395_/B (sky130_fd_sc_hd__or3_4)
    33    0.285531    0.812654    0.700740    1.928505 ^ _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.814885    0.035286    1.963791 ^ _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.250747    0.236565    0.209806    2.173597 v _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.243842    0.032834    2.206431 v i_sram.sram0/EN (CF_SRAM_1024x32)
                                              2.206431   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.671936    0.088372    0.784082 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.034082   clock uncertainty
                                  0.000000    1.034082   clock reconvergence pessimism
                                  0.451217    1.485299   library hold time
                                              1.485299   data required time
---------------------------------------------------------------------------------------------
                                              1.485299   data required time
                                             -2.206431   data arrival time
---------------------------------------------------------------------------------------------
                                              0.721133   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.336399    0.052811    2.307544 v i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              2.307544   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.559427    1.586353   library hold time
                                              1.586353   data required time
---------------------------------------------------------------------------------------------
                                              1.586353   data required time
                                             -2.307544   data arrival time
---------------------------------------------------------------------------------------------
                                              0.721191   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.336785    0.053451    2.308184 v i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              2.308184   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.559378    1.586304   library hold time
                                              1.586304   data required time
---------------------------------------------------------------------------------------------
                                              1.586304   data required time
                                             -2.308184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.721880   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337063    0.053905    2.308638 v i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              2.308638   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.559343    1.586269   library hold time
                                              1.586269   data required time
---------------------------------------------------------------------------------------------
                                              1.586269   data required time
                                             -2.308638   data arrival time
---------------------------------------------------------------------------------------------
                                              0.722369   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.051101    0.525308    1.525318 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.051101    0.000008    1.525326 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038985    0.088176    0.192145    1.717471 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088192    0.001138    1.718609 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.604648    0.390048    0.268586    1.987195 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.418497    0.081128    2.068323 ^ i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              2.068323   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.328753    1.334604   library hold time
                                              1.334604   data required time
---------------------------------------------------------------------------------------------
                                              1.334604   data required time
                                             -2.068323   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733719   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002167    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000019    0.000010    1.000010 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002106    0.051101    0.525308    1.525318 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.051101    0.000008    1.525326 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038985    0.088176    0.192145    1.717471 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.088192    0.001138    1.718609 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.604648    0.390048    0.268586    1.987195 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.416500    0.078355    2.065550 ^ i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              2.065550   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.328763    1.330976   library hold time
                                              1.330976   data required time
---------------------------------------------------------------------------------------------
                                              1.330976   data required time
                                             -2.065550   data arrival time
---------------------------------------------------------------------------------------------
                                              0.734574   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007090    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000060    0.000030    1.000030 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.148749    0.110236    0.171940    1.171970 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.111220    0.008411    1.180380 v _423_/B (sky130_fd_sc_hd__and3_4)
     2    0.034352    0.064335    0.235643    1.416024 v _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.064860    0.004363    1.420386 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062493    0.307015    0.806934    2.227320 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.307042    0.003005    2.230325 v i_sram.sram7/EN (CF_SRAM_1024x32)
                                              2.230325   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.447691    1.479438   library hold time
                                              1.479438   data required time
---------------------------------------------------------------------------------------------
                                              1.479438   data required time
                                             -2.230325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.750887   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.348463    0.070092    2.324826 v i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              2.324826   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.558167    1.560380   library hold time
                                              1.560380   data required time
---------------------------------------------------------------------------------------------
                                              1.560380   data required time
                                             -2.324826   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764446   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.347531    0.057254    2.325372 v i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              2.325372   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.558285    1.560498   library hold time
                                              1.560498   data required time
---------------------------------------------------------------------------------------------
                                              1.560498   data required time
                                             -2.325372   data arrival time
---------------------------------------------------------------------------------------------
                                              0.764874   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.347612    0.057388    2.325506 v i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              2.325506   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.558275    1.560488   library hold time
                                              1.560488   data required time
---------------------------------------------------------------------------------------------
                                              1.560488   data required time
                                             -2.325506   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765018   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.347792    0.057685    2.325803 v i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              2.325803   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.558252    1.560465   library hold time
                                              1.560465   data required time
---------------------------------------------------------------------------------------------
                                              1.560465   data required time
                                             -2.325803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765338   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.347889    0.057844    2.325963 v i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              2.325963   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.558240    1.560453   library hold time
                                              1.560453   data required time
---------------------------------------------------------------------------------------------
                                              1.560453   data required time
                                             -2.325963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765510   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.347980    0.057993    2.326111 v i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              2.326111   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.558228    1.560441   library hold time
                                              1.560441   data required time
---------------------------------------------------------------------------------------------
                                              1.560441   data required time
                                             -2.326111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765670   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.349436    0.071343    2.326076 v i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              2.326076   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.558043    1.560256   library hold time
                                              1.560256   data required time
---------------------------------------------------------------------------------------------
                                              1.560256   data required time
                                             -2.326076   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765820   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.348311    0.058533    2.326652 v i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              2.326652   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.558186    1.560399   library hold time
                                              1.560399   data required time
---------------------------------------------------------------------------------------------
                                              1.560399   data required time
                                             -2.326652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766252   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.348494    0.058829    2.326947 v i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              2.326947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.558163    1.560376   library hold time
                                              1.560376   data required time
---------------------------------------------------------------------------------------------
                                              1.560376   data required time
                                             -2.326947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766572   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.348593    0.058989    2.327107 v i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              2.327107   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.558150    1.560363   library hold time
                                              1.560363   data required time
---------------------------------------------------------------------------------------------
                                              1.560363   data required time
                                             -2.327107   data arrival time
---------------------------------------------------------------------------------------------
                                              0.766744   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.350599    0.072822    2.327555 v i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              2.327555   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.557896    1.560109   library hold time
                                              1.560109   data required time
---------------------------------------------------------------------------------------------
                                              1.560109   data required time
                                             -2.327555   data arrival time
---------------------------------------------------------------------------------------------
                                              0.767447   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.351165    0.073535    2.328269 v i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              2.328269   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.557824    1.560037   library hold time
                                              1.560037   data required time
---------------------------------------------------------------------------------------------
                                              1.560037   data required time
                                             -2.328269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.768232   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.354361    0.077498    2.332231 v i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              2.332231   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557411    1.563263   library hold time
                                              1.563263   data required time
---------------------------------------------------------------------------------------------
                                              1.563263   data required time
                                             -2.332231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.768969   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.351714    0.074225    2.328958 v i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              2.328958   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.557754    1.559967   library hold time
                                              1.559967   data required time
---------------------------------------------------------------------------------------------
                                              1.559967   data required time
                                             -2.328958   data arrival time
---------------------------------------------------------------------------------------------
                                              0.768991   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.352093    0.074698    2.329431 v i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              2.329431   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.557706    1.559919   library hold time
                                              1.559919   data required time
---------------------------------------------------------------------------------------------
                                              1.559919   data required time
                                             -2.329431   data arrival time
---------------------------------------------------------------------------------------------
                                              0.769512   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.352460    0.075154    2.329888 v i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              2.329888   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.557659    1.559872   library hold time
                                              1.559872   data required time
---------------------------------------------------------------------------------------------
                                              1.559872   data required time
                                             -2.329888   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770015   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.355181    0.078496    2.333229 v i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              2.333229   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557307    1.563159   library hold time
                                              1.563159   data required time
---------------------------------------------------------------------------------------------
                                              1.563159   data required time
                                             -2.333229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770070   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.352610    0.075341    2.330074 v i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              2.330074   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.557640    1.559853   library hold time
                                              1.559853   data required time
---------------------------------------------------------------------------------------------
                                              1.559853   data required time
                                             -2.330074   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770221   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.353056    0.065806    2.333925 v i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              2.333925   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557577    1.563429   library hold time
                                              1.563429   data required time
---------------------------------------------------------------------------------------------
                                              1.563429   data required time
                                             -2.333925   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770496   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.353267    0.066114    2.334232 v i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              2.334232   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557550    1.563402   library hold time
                                              1.563402   data required time
---------------------------------------------------------------------------------------------
                                              1.563402   data required time
                                             -2.334232   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770831   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.353345    0.066226    2.334344 v i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              2.334344   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557541    1.563392   library hold time
                                              1.563392   data required time
---------------------------------------------------------------------------------------------
                                              1.563392   data required time
                                             -2.334344   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770953   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.356001    0.079487    2.334221 v i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              2.334221   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557203    1.563054   library hold time
                                              1.563054   data required time
---------------------------------------------------------------------------------------------
                                              1.563054   data required time
                                             -2.334221   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771166   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.353523    0.066483    2.334601 v i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              2.334601   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557518    1.563369   library hold time
                                              1.563369   data required time
---------------------------------------------------------------------------------------------
                                              1.563369   data required time
                                             -2.334601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771232   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.353934    0.067073    2.335191 v i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              2.335191   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557466    1.563317   library hold time
                                              1.563317   data required time
---------------------------------------------------------------------------------------------
                                              1.563317   data required time
                                             -2.335191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.771874   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.356674    0.080297    2.335030 v i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              2.335030   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557118    1.562969   library hold time
                                              1.562969   data required time
---------------------------------------------------------------------------------------------
                                              1.562969   data required time
                                             -2.335030   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772061   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.354293    0.067584    2.335703 v i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              2.335703   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557420    1.563271   library hold time
                                              1.563271   data required time
---------------------------------------------------------------------------------------------
                                              1.563271   data required time
                                             -2.335703   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772431   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357210    0.080937    2.335670 v i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              2.335670   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557050    1.562901   library hold time
                                              1.562901   data required time
---------------------------------------------------------------------------------------------
                                              1.562901   data required time
                                             -2.335670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772769   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.354538    0.067931    2.336050 v i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              2.336050   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557389    1.563240   library hold time
                                              1.563240   data required time
---------------------------------------------------------------------------------------------
                                              1.563240   data required time
                                             -2.336050   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772810   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.354658    0.068100    2.336218 v i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              2.336218   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557374    1.563225   library hold time
                                              1.563225   data required time
---------------------------------------------------------------------------------------------
                                              1.563225   data required time
                                             -2.336218   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772993   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357604    0.081408    2.336141 v i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              2.336141   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.557000    1.562851   library hold time
                                              1.562851   data required time
---------------------------------------------------------------------------------------------
                                              1.562851   data required time
                                             -2.336141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773290   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.357870    0.081723    2.336456 v i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              2.336456   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.556966    1.562817   library hold time
                                              1.562817   data required time
---------------------------------------------------------------------------------------------
                                              1.562817   data required time
                                             -2.336456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773639   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.358003    0.081882    2.336615 v i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              2.336615   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.556949    1.562800   library hold time
                                              1.562800   data required time
---------------------------------------------------------------------------------------------
                                              1.562800   data required time
                                             -2.336615   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773815   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002677    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000022    0.000011    1.000011 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.060368    0.185663    0.216773    1.216784 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.186607    0.010699    1.227482 ^ _387_/A_N (sky130_fd_sc_hd__nand2b_1)
     2    0.014251    0.153674    0.210102    1.437584 ^ _387_/Y (sky130_fd_sc_hd__nand2b_1)
                                                         _007_ (net)
                      0.153677    0.000579    1.438163 ^ _391_/A (sky130_fd_sc_hd__or2_4)
    33    0.211325    0.625010    0.546252    1.984415 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.625431    0.013711    1.998126 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.236698    0.204655    0.180968    2.179094 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.229131    0.054332    2.233426 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              2.233426   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.446634    1.448847   library hold time
                                              1.448847   data required time
---------------------------------------------------------------------------------------------
                                              1.448847   data required time
                                             -2.233426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.784579   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.268714    0.019356    2.455109 v i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              2.455109   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571593    1.573806   library hold time
                                              1.573806   data required time
---------------------------------------------------------------------------------------------
                                              1.573806   data required time
                                             -2.455109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.881303   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.269199    0.021338    2.457091 v i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              2.457091   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571480    1.573693   library hold time
                                              1.573693   data required time
---------------------------------------------------------------------------------------------
                                              1.573693   data required time
                                             -2.457091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.883398   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.269555    0.022676    2.458430 v i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              2.458430   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571397    1.573610   library hold time
                                              1.573610   data required time
---------------------------------------------------------------------------------------------
                                              1.573610   data required time
                                             -2.458430   data arrival time
---------------------------------------------------------------------------------------------
                                              0.884819   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.270087    0.019599    2.458686 v i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              2.458686   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571274    1.573487   library hold time
                                              1.573487   data required time
---------------------------------------------------------------------------------------------
                                              1.573487   data required time
                                             -2.458686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.885199   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.269996    0.024218    2.459971 v i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              2.459971   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571295    1.573508   library hold time
                                              1.573508   data required time
---------------------------------------------------------------------------------------------
                                              1.573508   data required time
                                             -2.459971   data arrival time
---------------------------------------------------------------------------------------------
                                              0.886463   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.270172    0.024804    2.460558 v i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              2.460558   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571254    1.573467   library hold time
                                              1.573467   data required time
---------------------------------------------------------------------------------------------
                                              1.573467   data required time
                                             -2.460558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.887090   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.270331    0.025324    2.461077 v i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              2.461077   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571217    1.573430   library hold time
                                              1.573430   data required time
---------------------------------------------------------------------------------------------
                                              1.573430   data required time
                                             -2.461077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.887647   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.270730    0.022170    2.461257 v i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              2.461257   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571124    1.573338   library hold time
                                              1.573338   data required time
---------------------------------------------------------------------------------------------
                                              1.573338   data required time
                                             -2.461257   data arrival time
---------------------------------------------------------------------------------------------
                                              0.887920   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.270438    0.025666    2.461419 v i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              2.461419   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571192    1.573405   library hold time
                                              1.573405   data required time
---------------------------------------------------------------------------------------------
                                              1.573405   data required time
                                             -2.461419   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888014   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.270493    0.025841    2.461594 v i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              2.461594   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571179    1.573392   library hold time
                                              1.573392   data required time
---------------------------------------------------------------------------------------------
                                              1.573392   data required time
                                             -2.461594   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888202   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.271718    0.029442    2.465196 v i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              2.465196   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570889    1.576740   library hold time
                                              1.576740   data required time
---------------------------------------------------------------------------------------------
                                              1.576740   data required time
                                             -2.465196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888456   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.271739    0.029501    2.465255 v i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              2.465255   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570884    1.576735   library hold time
                                              1.576735   data required time
---------------------------------------------------------------------------------------------
                                              1.576735   data required time
                                             -2.465255   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888520   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.271811    0.029699    2.465453 v i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              2.465453   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570867    1.576718   library hold time
                                              1.576718   data required time
---------------------------------------------------------------------------------------------
                                              1.576718   data required time
                                             -2.465453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888735   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.271865    0.029845    2.465598 v i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              2.465598   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570854    1.576706   library hold time
                                              1.576706   data required time
---------------------------------------------------------------------------------------------
                                              1.576706   data required time
                                             -2.465598   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888893   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.271950    0.030075    2.465829 v i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              2.465829   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570835    1.576686   library hold time
                                              1.576686   data required time
---------------------------------------------------------------------------------------------
                                              1.576686   data required time
                                             -2.465829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.889143   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.271183    0.023799    2.462887 v i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              2.462887   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.571019    1.573232   library hold time
                                              1.573232   data required time
---------------------------------------------------------------------------------------------
                                              1.573232   data required time
                                             -2.462887   data arrival time
---------------------------------------------------------------------------------------------
                                              0.889654   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.272153    0.030618    2.466371 v i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              2.466371   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570787    1.576639   library hold time
                                              1.576639   data required time
---------------------------------------------------------------------------------------------
                                              1.576639   data required time
                                             -2.466371   data arrival time
---------------------------------------------------------------------------------------------
                                              0.889733   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.272294    0.030992    2.466745 v i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              2.466745   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570754    1.576606   library hold time
                                              1.576606   data required time
---------------------------------------------------------------------------------------------
                                              1.576606   data required time
                                             -2.466745   data arrival time
---------------------------------------------------------------------------------------------
                                              0.890139   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.376462    0.028534    1.974367 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.428148    0.266619    0.461387    2.435753 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.272357    0.031155    2.466909 v i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              2.466909   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570740    1.576591   library hold time
                                              1.576591   data required time
---------------------------------------------------------------------------------------------
                                              1.576591   data required time
                                             -2.466909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.890318   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.271520    0.024938    2.464025 v i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              2.464025   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.570941    1.573154   library hold time
                                              1.573154   data required time
---------------------------------------------------------------------------------------------
                                              1.573154   data required time
                                             -2.464025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.890872   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.271759    0.025709    2.464796 v i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              2.464796   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.570885    1.573098   library hold time
                                              1.573098   data required time
---------------------------------------------------------------------------------------------
                                              1.573098   data required time
                                             -2.464796   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891698   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.271922    0.026223    2.465310 v i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              2.465310   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.570847    1.573060   library hold time
                                              1.573060   data required time
---------------------------------------------------------------------------------------------
                                              1.573060   data required time
                                             -2.465310   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892250   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.272046    0.026605    2.465693 v i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              2.465693   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.570819    1.573032   library hold time
                                              1.573032   data required time
---------------------------------------------------------------------------------------------
                                              1.573032   data required time
                                             -2.465693   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892661   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.272100    0.026770    2.465857 v i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              2.465857   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.634798    0.041811    0.752213 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.002213   clock uncertainty
                                  0.000000    1.002213   clock reconvergence pessimism
                                  0.570806    1.573019   library hold time
                                              1.573019   data required time
---------------------------------------------------------------------------------------------
                                              1.573019   data required time
                                             -2.465857   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892838   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.273866    0.031683    2.470771 v i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              2.470771   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570389    1.576241   library hold time
                                              1.576241   data required time
---------------------------------------------------------------------------------------------
                                              1.576241   data required time
                                             -2.470771   data arrival time
---------------------------------------------------------------------------------------------
                                              0.894530   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.273932    0.031853    2.470941 v i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              2.470941   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570374    1.576225   library hold time
                                              1.576225   data required time
---------------------------------------------------------------------------------------------
                                              1.576225   data required time
                                             -2.470941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.894716   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.273939    0.031871    2.470958 v i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              2.470958   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570372    1.576223   library hold time
                                              1.576223   data required time
---------------------------------------------------------------------------------------------
                                              1.576223   data required time
                                             -2.470958   data arrival time
---------------------------------------------------------------------------------------------
                                              0.894735   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.274123    0.032336    2.471423 v i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              2.471423   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570329    1.576181   library hold time
                                              1.576181   data required time
---------------------------------------------------------------------------------------------
                                              1.576181   data required time
                                             -2.471423   data arrival time
---------------------------------------------------------------------------------------------
                                              0.895243   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.274568    0.033433    2.472520 v i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              2.472520   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570226    1.576077   library hold time
                                              1.576077   data required time
---------------------------------------------------------------------------------------------
                                              1.576077   data required time
                                             -2.472520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.896443   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.274764    0.033906    2.472994 v i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              2.472994   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570181    1.576032   library hold time
                                              1.576032   data required time
---------------------------------------------------------------------------------------------
                                              1.576032   data required time
                                             -2.472994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.896962   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.274911    0.034257    2.473345 v i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              2.473345   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570146    1.575997   library hold time
                                              1.575997   data required time
---------------------------------------------------------------------------------------------
                                              1.575997   data required time
                                             -2.473345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.897347   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.380079    0.035978    1.977118 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.429980    0.267961    0.461969    2.439087 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.274966    0.034385    2.473473 v i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              2.473473   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.635586    0.045449    0.755851 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.005851   clock uncertainty
                                  0.000000    1.005851   clock reconvergence pessimism
                                  0.570134    1.575985   library hold time
                                              1.575985   data required time
---------------------------------------------------------------------------------------------
                                              1.575985   data required time
                                             -2.473473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.897488   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.385377    0.003799    2.609082 v i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              2.609082   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.553141    1.597624   library hold time
                                              1.597624   data required time
---------------------------------------------------------------------------------------------
                                              1.597624   data required time
                                             -2.609082   data arrival time
---------------------------------------------------------------------------------------------
                                              1.011458   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.394121    0.003746    2.609713 v i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              2.609713   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.552030    1.596514   library hold time
                                              1.596514   data required time
---------------------------------------------------------------------------------------------
                                              1.596514   data required time
                                             -2.609713   data arrival time
---------------------------------------------------------------------------------------------
                                              1.013199   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.385863    0.012096    2.617379 v i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              2.617379   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.553053    1.603524   library hold time
                                              1.603524   data required time
---------------------------------------------------------------------------------------------
                                              1.603524   data required time
                                             -2.617379   data arrival time
---------------------------------------------------------------------------------------------
                                              1.013855   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.385967    0.013181    2.618464 v i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              2.618464   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.553040    1.603511   library hold time
                                              1.603511   data required time
---------------------------------------------------------------------------------------------
                                              1.603511   data required time
                                             -2.618464   data arrival time
---------------------------------------------------------------------------------------------
                                              1.014953   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.394591    0.012043    2.618009 v i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              2.618009   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.551945    1.602416   library hold time
                                              1.602416   data required time
---------------------------------------------------------------------------------------------
                                              1.602416   data required time
                                             -2.618009   data arrival time
---------------------------------------------------------------------------------------------
                                              1.015593   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.386077    0.014230    2.619514 v i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              2.619514   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.553026    1.603497   library hold time
                                              1.603497   data required time
---------------------------------------------------------------------------------------------
                                              1.603497   data required time
                                             -2.619514   data arrival time
---------------------------------------------------------------------------------------------
                                              1.016016   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.394697    0.013175    2.619142 v i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              2.619142   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.551932    1.602403   library hold time
                                              1.602403   data required time
---------------------------------------------------------------------------------------------
                                              1.602403   data required time
                                             -2.619142   data arrival time
---------------------------------------------------------------------------------------------
                                              1.016739   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.386174    0.015081    2.620365 v i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              2.620365   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.553014    1.603485   library hold time
                                              1.603485   data required time
---------------------------------------------------------------------------------------------
                                              1.603485   data required time
                                             -2.620365   data arrival time
---------------------------------------------------------------------------------------------
                                              1.016880   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.386261    0.015808    2.621092 v i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              2.621092   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.553003    1.603474   library hold time
                                              1.603474   data required time
---------------------------------------------------------------------------------------------
                                              1.603474   data required time
                                             -2.621092   data arrival time
---------------------------------------------------------------------------------------------
                                              1.017618   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.394795    0.014145    2.620112 v i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              2.620112   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.551919    1.602390   library hold time
                                              1.602390   data required time
---------------------------------------------------------------------------------------------
                                              1.602390   data required time
                                             -2.620112   data arrival time
---------------------------------------------------------------------------------------------
                                              1.017722   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.386320    0.016285    2.621569 v i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              2.621569   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.552995    1.603467   library hold time
                                              1.603467   data required time
---------------------------------------------------------------------------------------------
                                              1.603467   data required time
                                             -2.621569   data arrival time
---------------------------------------------------------------------------------------------
                                              1.018102   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.386364    0.016624    2.621907 v i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              2.621907   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.552990    1.603461   library hold time
                                              1.603461   data required time
---------------------------------------------------------------------------------------------
                                              1.603461   data required time
                                             -2.621907   data arrival time
---------------------------------------------------------------------------------------------
                                              1.018446   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.394888    0.014997    2.620963 v i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              2.620963   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.551907    1.602378   library hold time
                                              1.602378   data required time
---------------------------------------------------------------------------------------------
                                              1.602378   data required time
                                             -2.620963   data arrival time
---------------------------------------------------------------------------------------------
                                              1.018585   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.386386    0.016794    2.622077 v i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              2.622077   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.552987    1.603458   library hold time
                                              1.603458   data required time
---------------------------------------------------------------------------------------------
                                              1.603458   data required time
                                             -2.622077   data arrival time
---------------------------------------------------------------------------------------------
                                              1.018619   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.394967    0.015676    2.621642 v i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              2.621642   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.551897    1.602368   library hold time
                                              1.602368   data required time
---------------------------------------------------------------------------------------------
                                              1.602368   data required time
                                             -2.621642   data arrival time
---------------------------------------------------------------------------------------------
                                              1.019274   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.395034    0.016237    2.622203 v i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              2.622203   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.551889    1.602360   library hold time
                                              1.602360   data required time
---------------------------------------------------------------------------------------------
                                              1.602360   data required time
                                             -2.622203   data arrival time
---------------------------------------------------------------------------------------------
                                              1.019843   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.395084    0.016637    2.622603 v i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              2.622603   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.551882    1.602353   library hold time
                                              1.602353   data required time
---------------------------------------------------------------------------------------------
                                              1.602353   data required time
                                             -2.622603   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020250   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.395100    0.016761    2.622727 v i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              2.622727   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.680246    0.104762    0.800471 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.050471   clock uncertainty
                                  0.000000    1.050471   clock reconvergence pessimism
                                  0.551880    1.602351   library hold time
                                              1.602351   data required time
---------------------------------------------------------------------------------------------
                                              1.602351   data required time
                                             -2.622727   data arrival time
---------------------------------------------------------------------------------------------
                                              1.020376   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.386768    0.019458    2.624742 v i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              2.624742   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.553245    1.580988   library hold time
                                              1.580988   data required time
---------------------------------------------------------------------------------------------
                                              1.580988   data required time
                                             -2.624742   data arrival time
---------------------------------------------------------------------------------------------
                                              1.043754   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.387147    0.021750    2.627033 v i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              2.627033   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.553197    1.580940   library hold time
                                              1.580940   data required time
---------------------------------------------------------------------------------------------
                                              1.580940   data required time
                                             -2.627033   data arrival time
---------------------------------------------------------------------------------------------
                                              1.046093   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.395731    0.021076    2.627042 v i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              2.627042   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.552107    1.579850   library hold time
                                              1.579850   data required time
---------------------------------------------------------------------------------------------
                                              1.579850   data required time
                                             -2.627042   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047192   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.387341    0.022824    2.628107 v i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              2.628107   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.553172    1.580915   library hold time
                                              1.580915   data required time
---------------------------------------------------------------------------------------------
                                              1.580915   data required time
                                             -2.628107   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047192   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.387500    0.023665    2.628948 v i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              2.628948   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.553152    1.580895   library hold time
                                              1.580895   data required time
---------------------------------------------------------------------------------------------
                                              1.580895   data required time
                                             -2.628948   data arrival time
---------------------------------------------------------------------------------------------
                                              1.048053   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.387631    0.024336    2.629620 v i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              2.629620   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.553136    1.580878   library hold time
                                              1.580878   data required time
---------------------------------------------------------------------------------------------
                                              1.580878   data required time
                                             -2.629620   data arrival time
---------------------------------------------------------------------------------------------
                                              1.048741   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.387738    0.024866    2.630149 v i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              2.630149   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.553122    1.580865   library hold time
                                              1.580865   data required time
---------------------------------------------------------------------------------------------
                                              1.580865   data required time
                                             -2.630149   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049284   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.387806    0.025200    2.630483 v i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              2.630483   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.553113    1.580856   library hold time
                                              1.580856   data required time
---------------------------------------------------------------------------------------------
                                              1.580856   data required time
                                             -2.630483   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049627   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.387841    0.025368    2.630651 v i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              2.630651   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.553109    1.580852   library hold time
                                              1.580852   data required time
---------------------------------------------------------------------------------------------
                                              1.580852   data required time
                                             -2.630651   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049799   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.396211    0.023790    2.629756 v i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              2.629756   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.552046    1.579789   library hold time
                                              1.579789   data required time
---------------------------------------------------------------------------------------------
                                              1.579789   data required time
                                             -2.629756   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049967   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.396462    0.025077    2.631043 v i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              2.631043   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.552014    1.579757   library hold time
                                              1.579757   data required time
---------------------------------------------------------------------------------------------
                                              1.579757   data required time
                                             -2.631043   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051286   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.389081    0.030717    2.636000 v i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              2.636000   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.552940    1.584687   library hold time
                                              1.584687   data required time
---------------------------------------------------------------------------------------------
                                              1.584687   data required time
                                             -2.636000   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051313   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.389131    0.030911    2.636194 v i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              2.636194   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.552934    1.584681   library hold time
                                              1.584681   data required time
---------------------------------------------------------------------------------------------
                                              1.584681   data required time
                                             -2.636194   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051513   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.389373    0.031839    2.637122 v i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              2.637122   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.552903    1.584650   library hold time
                                              1.584650   data required time
---------------------------------------------------------------------------------------------
                                              1.584650   data required time
                                             -2.637122   data arrival time
---------------------------------------------------------------------------------------------
                                              1.052472   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.396746    0.026454    2.632420 v i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              2.632420   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.551978    1.579721   library hold time
                                              1.579721   data required time
---------------------------------------------------------------------------------------------
                                              1.579721   data required time
                                             -2.632420   data arrival time
---------------------------------------------------------------------------------------------
                                              1.052699   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.396882    0.027085    2.633052 v i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              2.633052   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.551961    1.579704   library hold time
                                              1.579704   data required time
---------------------------------------------------------------------------------------------
                                              1.579704   data required time
                                             -2.633052   data arrival time
---------------------------------------------------------------------------------------------
                                              1.053348   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.389626    0.032779    2.638063 v i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              2.638063   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.552871    1.584618   library hold time
                                              1.584618   data required time
---------------------------------------------------------------------------------------------
                                              1.584618   data required time
                                             -2.638063   data arrival time
---------------------------------------------------------------------------------------------
                                              1.053445   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.396995    0.027600    2.633567 v i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              2.633567   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.551946    1.579689   library hold time
                                              1.579689   data required time
---------------------------------------------------------------------------------------------
                                              1.579689   data required time
                                             -2.633567   data arrival time
---------------------------------------------------------------------------------------------
                                              1.053877   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.389804    0.033423    2.638707 v i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              2.638707   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.552848    1.584595   library hold time
                                              1.584595   data required time
---------------------------------------------------------------------------------------------
                                              1.584595   data required time
                                             -2.638707   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054111   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.397070    0.027935    2.633901 v i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              2.633901   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.551937    1.579680   library hold time
                                              1.579680   data required time
---------------------------------------------------------------------------------------------
                                              1.579680   data required time
                                             -2.633901   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054221   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.398009    0.031813    2.637779 v i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              2.637779   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.551806    1.583553   library hold time
                                              1.583553   data required time
---------------------------------------------------------------------------------------------
                                              1.583553   data required time
                                             -2.637779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054226   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.397109    0.028106    2.634073 v i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              2.634073   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.551932    1.579675   library hold time
                                              1.579675   data required time
---------------------------------------------------------------------------------------------
                                              1.579675   data required time
                                             -2.634073   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054398   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.389945    0.033923    2.639207 v i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              2.639207   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.552830    1.584578   library hold time
                                              1.584578   data required time
---------------------------------------------------------------------------------------------
                                              1.584578   data required time
                                             -2.639207   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054629   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.398148    0.032342    2.638309 v i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              2.638309   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.551788    1.583536   library hold time
                                              1.583536   data required time
---------------------------------------------------------------------------------------------
                                              1.583536   data required time
                                             -2.638309   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054773   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.390039    0.034254    2.639538 v i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              2.639538   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.552818    1.584566   library hold time
                                              1.584566   data required time
---------------------------------------------------------------------------------------------
                                              1.584566   data required time
                                             -2.639538   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054972   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000035    0.000018    1.000018 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.075741    0.000063    1.561217 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.618144    0.375000    0.379923    1.941140 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.418492    0.098291    2.039431 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.636217    0.385326    0.565852    2.605283 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.390075    0.034381    2.639664 v i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              2.639664   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.552814    1.584561   library hold time
                                              1.584561   data required time
---------------------------------------------------------------------------------------------
                                              1.584561   data required time
                                             -2.639664   data arrival time
---------------------------------------------------------------------------------------------
                                              1.055103   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.398550    0.033834    2.639801 v i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              2.639801   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.551737    1.583485   library hold time
                                              1.583485   data required time
---------------------------------------------------------------------------------------------
                                              1.583485   data required time
                                             -2.639801   data arrival time
---------------------------------------------------------------------------------------------
                                              1.056316   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.398792    0.034699    2.640665 v i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              2.640665   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.551707    1.583454   library hold time
                                              1.583454   data required time
---------------------------------------------------------------------------------------------
                                              1.583454   data required time
                                             -2.640665   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057211   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.398990    0.035390    2.641356 v i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              2.641356   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.551681    1.583429   library hold time
                                              1.583429   data required time
---------------------------------------------------------------------------------------------
                                              1.583429   data required time
                                             -2.641356   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057928   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.399141    0.035908    2.641874 v i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              2.641874   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.551662    1.583410   library hold time
                                              1.583410   data required time
---------------------------------------------------------------------------------------------
                                              1.583410   data required time
                                             -2.641874   data arrival time
---------------------------------------------------------------------------------------------
                                              1.058464   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.399248    0.036269    2.642235 v i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              2.642235   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.551649    1.583396   library hold time
                                              1.583396   data required time
---------------------------------------------------------------------------------------------
                                              1.583396   data required time
                                             -2.642235   data arrival time
---------------------------------------------------------------------------------------------
                                              1.058839   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002726    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000035    0.000018    1.000018 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.075741    0.000063    1.561217 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.615948    0.373367    0.384616    1.945833 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411357    0.091888    2.037721 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.651484    0.394073    0.568245    2.605966 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.399301    0.036448    2.642414 v i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              2.642414   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.551642    1.583389   library hold time
                                              1.583389   data required time
---------------------------------------------------------------------------------------------
                                              1.583389   data required time
                                             -2.642414   data arrival time
---------------------------------------------------------------------------------------------
                                              1.059025   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.450634    0.012694    2.847455 v i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              2.847455   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.544919    1.571845   library hold time
                                              1.571845   data required time
---------------------------------------------------------------------------------------------
                                              1.571845   data required time
                                             -2.847455   data arrival time
---------------------------------------------------------------------------------------------
                                              1.275610   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.451717    0.023250    2.858011 v i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              2.858011   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.544782    1.571707   library hold time
                                              1.571707   data required time
---------------------------------------------------------------------------------------------
                                              1.571707   data required time
                                             -2.858011   data arrival time
---------------------------------------------------------------------------------------------
                                              1.286304   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.452878    0.030279    2.865041 v i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              2.865041   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.544634    1.571560   library hold time
                                              1.571560   data required time
---------------------------------------------------------------------------------------------
                                              1.571560   data required time
                                             -2.865041   data arrival time
---------------------------------------------------------------------------------------------
                                              1.293480   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.462575    0.015085    2.864017 v i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              2.864017   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.543403    1.570329   library hold time
                                              1.570329   data required time
---------------------------------------------------------------------------------------------
                                              1.570329   data required time
                                             -2.864017   data arrival time
---------------------------------------------------------------------------------------------
                                              1.293689   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.463192    0.021108    2.870041 v i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              2.870041   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.543324    1.570250   library hold time
                                              1.570250   data required time
---------------------------------------------------------------------------------------------
                                              1.570250   data required time
                                             -2.870041   data arrival time
---------------------------------------------------------------------------------------------
                                              1.299791   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.454316    0.036764    2.871526 v i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              2.871526   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.544452    1.571378   library hold time
                                              1.571378   data required time
---------------------------------------------------------------------------------------------
                                              1.571378   data required time
                                             -2.871526   data arrival time
---------------------------------------------------------------------------------------------
                                              1.300148   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.463905    0.026194    2.875127 v i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              2.875127   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.543234    1.570160   library hold time
                                              1.570160   data required time
---------------------------------------------------------------------------------------------
                                              1.570160   data required time
                                             -2.875127   data arrival time
---------------------------------------------------------------------------------------------
                                              1.304967   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.455758    0.042006    2.876767 v i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              2.876767   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.544269    1.571194   library hold time
                                              1.571194   data required time
---------------------------------------------------------------------------------------------
                                              1.571194   data required time
                                             -2.876767   data arrival time
---------------------------------------------------------------------------------------------
                                              1.305573   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.464921    0.031819    2.880752 v i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              2.880752   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.543105    1.570031   library hold time
                                              1.570031   data required time
---------------------------------------------------------------------------------------------
                                              1.570031   data required time
                                             -2.880752   data arrival time
---------------------------------------------------------------------------------------------
                                              1.310722   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.466284    0.037786    2.886719 v i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              2.886719   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.668775    0.081217    0.776926 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.026926   clock uncertainty
                                  0.000000    1.026926   clock reconvergence pessimism
                                  0.542932    1.569857   library hold time
                                              1.569857   data required time
---------------------------------------------------------------------------------------------
                                              1.569857   data required time
                                             -2.886719   data arrival time
---------------------------------------------------------------------------------------------
                                              1.316861   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.470759    0.075199    2.909960 v i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              2.909960   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.542297    1.586781   library hold time
                                              1.586781   data required time
---------------------------------------------------------------------------------------------
                                              1.586781   data required time
                                             -2.909960   data arrival time
---------------------------------------------------------------------------------------------
                                              1.323179   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.471495    0.076422    2.911183 v i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              2.911183   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.542204    1.586687   library hold time
                                              1.586687   data required time
---------------------------------------------------------------------------------------------
                                              1.586687   data required time
                                             -2.911183   data arrival time
---------------------------------------------------------------------------------------------
                                              1.324496   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.472086    0.077389    2.912150 v i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              2.912150   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.542129    1.586612   library hold time
                                              1.586612   data required time
---------------------------------------------------------------------------------------------
                                              1.586612   data required time
                                             -2.912150   data arrival time
---------------------------------------------------------------------------------------------
                                              1.325538   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.472727    0.078424    2.913186 v i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              2.913186   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.542047    1.586531   library hold time
                                              1.586531   data required time
---------------------------------------------------------------------------------------------
                                              1.586531   data required time
                                             -2.913186   data arrival time
---------------------------------------------------------------------------------------------
                                              1.326655   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.473098    0.079017    2.913779 v i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              2.913779   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.542000    1.586484   library hold time
                                              1.586484   data required time
---------------------------------------------------------------------------------------------
                                              1.586484   data required time
                                             -2.913779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.327295   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.473392    0.079484    2.914246 v i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              2.914246   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.541963    1.586446   library hold time
                                              1.586446   data required time
---------------------------------------------------------------------------------------------
                                              1.586446   data required time
                                             -2.914246   data arrival time
---------------------------------------------------------------------------------------------
                                              1.327799   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.473595    0.079804    2.914565 v i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              2.914565   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.541937    1.586421   library hold time
                                              1.586421   data required time
---------------------------------------------------------------------------------------------
                                              1.586421   data required time
                                             -2.914565   data arrival time
---------------------------------------------------------------------------------------------
                                              1.328145   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.473683    0.079943    2.914705 v i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              2.914705   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.541926    1.586409   library hold time
                                              1.586409   data required time
---------------------------------------------------------------------------------------------
                                              1.586409   data required time
                                             -2.914705   data arrival time
---------------------------------------------------------------------------------------------
                                              1.328295   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.478443    0.068914    2.917847 v i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              2.917847   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.541321    1.585805   library hold time
                                              1.585805   data required time
---------------------------------------------------------------------------------------------
                                              1.585805   data required time
                                             -2.917847   data arrival time
---------------------------------------------------------------------------------------------
                                              1.332042   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.479030    0.070028    2.918961 v i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              2.918961   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.541247    1.585730   library hold time
                                              1.585730   data required time
---------------------------------------------------------------------------------------------
                                              1.585730   data required time
                                             -2.918961   data arrival time
---------------------------------------------------------------------------------------------
                                              1.333230   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.479559    0.071014    2.919947 v i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              2.919947   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.541180    1.585663   library hold time
                                              1.585663   data required time
---------------------------------------------------------------------------------------------
                                              1.585663   data required time
                                             -2.919947   data arrival time
---------------------------------------------------------------------------------------------
                                              1.334284   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.480004    0.071835    2.920768 v i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              2.920768   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.541123    1.585607   library hold time
                                              1.585607   data required time
---------------------------------------------------------------------------------------------
                                              1.585607   data required time
                                             -2.920768   data arrival time
---------------------------------------------------------------------------------------------
                                              1.335162   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.480483    0.072707    2.921640 v i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              2.921640   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.541062    1.585546   library hold time
                                              1.585546   data required time
---------------------------------------------------------------------------------------------
                                              1.585546   data required time
                                             -2.921640   data arrival time
---------------------------------------------------------------------------------------------
                                              1.336094   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.480753    0.073192    2.922125 v i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              2.922125   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.541028    1.585512   library hold time
                                              1.585512   data required time
---------------------------------------------------------------------------------------------
                                              1.585512   data required time
                                             -2.922125   data arrival time
---------------------------------------------------------------------------------------------
                                              1.336614   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.480898    0.073454    2.922387 v i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              2.922387   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.541010    1.585493   library hold time
                                              1.585493   data required time
---------------------------------------------------------------------------------------------
                                              1.585493   data required time
                                             -2.922387   data arrival time
---------------------------------------------------------------------------------------------
                                              1.336894   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.480990    0.073617    2.922550 v i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              2.922550   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.677041    0.098774    0.794483 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.044483   clock uncertainty
                                  0.000000    1.044483   clock reconvergence pessimism
                                  0.540998    1.585481   library hold time
                                              1.585481   data required time
---------------------------------------------------------------------------------------------
                                              1.585481   data required time
                                             -2.922550   data arrival time
---------------------------------------------------------------------------------------------
                                              1.337069   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.481839    0.091907    2.926668 v i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              2.926668   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.541171    1.568914   library hold time
                                              1.568914   data required time
---------------------------------------------------------------------------------------------
                                              1.568914   data required time
                                             -2.926668   data arrival time
---------------------------------------------------------------------------------------------
                                              1.357754   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.482713    0.093102    2.927864 v i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              2.927864   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.541060    1.568803   library hold time
                                              1.568803   data required time
---------------------------------------------------------------------------------------------
                                              1.568803   data required time
                                             -2.927864   data arrival time
---------------------------------------------------------------------------------------------
                                              1.359061   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.483421    0.094061    2.928822 v i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              2.928822   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.540970    1.568713   library hold time
                                              1.568713   data required time
---------------------------------------------------------------------------------------------
                                              1.568713   data required time
                                             -2.928822   data arrival time
---------------------------------------------------------------------------------------------
                                              1.360109   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.484338    0.095290    2.930052 v i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              2.930052   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.540854    1.568597   library hold time
                                              1.568597   data required time
---------------------------------------------------------------------------------------------
                                              1.568597   data required time
                                             -2.930052   data arrival time
---------------------------------------------------------------------------------------------
                                              1.361455   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.484938    0.096090    2.930851 v i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              2.930851   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.540778    1.568520   library hold time
                                              1.568520   data required time
---------------------------------------------------------------------------------------------
                                              1.568520   data required time
                                             -2.930851   data arrival time
---------------------------------------------------------------------------------------------
                                              1.362331   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.487888    0.099953    2.934715 v i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              2.934715   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.540391    1.572139   library hold time
                                              1.572139   data required time
---------------------------------------------------------------------------------------------
                                              1.572139   data required time
                                             -2.934715   data arrival time
---------------------------------------------------------------------------------------------
                                              1.362576   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.485286    0.096551    2.931312 v i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              2.931312   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.540733    1.568476   library hold time
                                              1.568476   data required time
---------------------------------------------------------------------------------------------
                                              1.568476   data required time
                                             -2.931312   data arrival time
---------------------------------------------------------------------------------------------
                                              1.362836   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.485517    0.096857    2.931618 v i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              2.931618   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.540704    1.568447   library hold time
                                              1.568447   data required time
---------------------------------------------------------------------------------------------
                                              1.568447   data required time
                                             -2.931618   data arrival time
---------------------------------------------------------------------------------------------
                                              1.363171   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.485634    0.097011    2.931772 v i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              2.931772   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.540689    1.568432   library hold time
                                              1.568432   data required time
---------------------------------------------------------------------------------------------
                                              1.568432   data required time
                                             -2.931772   data arrival time
---------------------------------------------------------------------------------------------
                                              1.363340   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.488551    0.100809    2.935570 v i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              2.935570   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.540307    1.572055   library hold time
                                              1.572055   data required time
---------------------------------------------------------------------------------------------
                                              1.572055   data required time
                                             -2.935570   data arrival time
---------------------------------------------------------------------------------------------
                                              1.363516   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.489250    0.101705    2.936467 v i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              2.936467   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.540218    1.571966   library hold time
                                              1.571966   data required time
---------------------------------------------------------------------------------------------
                                              1.571966   data required time
                                             -2.936467   data arrival time
---------------------------------------------------------------------------------------------
                                              1.364501   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.490041    0.102715    2.937476 v i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              2.937476   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.540118    1.571865   library hold time
                                              1.571865   data required time
---------------------------------------------------------------------------------------------
                                              1.571865   data required time
                                             -2.937476   data arrival time
---------------------------------------------------------------------------------------------
                                              1.365611   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.490497    0.103293    2.938054 v i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              2.938054   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.540060    1.571807   library hold time
                                              1.571807   data required time
---------------------------------------------------------------------------------------------
                                              1.571807   data required time
                                             -2.938054   data arrival time
---------------------------------------------------------------------------------------------
                                              1.366247   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.490817    0.103699    2.938460 v i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              2.938460   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.540019    1.571767   library hold time
                                              1.571767   data required time
---------------------------------------------------------------------------------------------
                                              1.571767   data required time
                                             -2.938460   data arrival time
---------------------------------------------------------------------------------------------
                                              1.366693   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.491051    0.103994    2.938756 v i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              2.938756   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.539990    1.571737   library hold time
                                              1.571737   data required time
---------------------------------------------------------------------------------------------
                                              1.571737   data required time
                                             -2.938756   data arrival time
---------------------------------------------------------------------------------------------
                                              1.367019   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.488624    0.086171    2.935104 v i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              2.935104   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.540309    1.568052   library hold time
                                              1.568052   data required time
---------------------------------------------------------------------------------------------
                                              1.568052   data required time
                                             -2.935104   data arrival time
---------------------------------------------------------------------------------------------
                                              1.367051   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002732    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000035    0.000018    1.000018 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007184    0.075763    0.561161    1.561179 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.075763    0.000063    1.561242 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.432666    0.262438    0.268830    1.830071 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.262751    0.009246    1.839317 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.525436    0.322311    0.415416    2.254733 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.337159    0.054061    2.308794 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.742329    0.450197    0.525967    2.834761 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.491178    0.104154    2.938916 v i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              2.938916   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.539973    1.571721   library hold time
                                              1.571721   data required time
---------------------------------------------------------------------------------------------
                                              1.571721   data required time
                                             -2.938916   data arrival time
---------------------------------------------------------------------------------------------
                                              1.367195   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.489534    0.087549    2.936482 v i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              2.936482   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.540194    1.567937   library hold time
                                              1.567937   data required time
---------------------------------------------------------------------------------------------
                                              1.567937   data required time
                                             -2.936482   data arrival time
---------------------------------------------------------------------------------------------
                                              1.368545   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.490162    0.088489    2.937422 v i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              2.937422   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.540114    1.567857   library hold time
                                              1.567857   data required time
---------------------------------------------------------------------------------------------
                                              1.567857   data required time
                                             -2.937422   data arrival time
---------------------------------------------------------------------------------------------
                                              1.369565   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.490690    0.089271    2.938204 v i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              2.938204   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.540047    1.567790   library hold time
                                              1.567790   data required time
---------------------------------------------------------------------------------------------
                                              1.567790   data required time
                                             -2.938204   data arrival time
---------------------------------------------------------------------------------------------
                                              1.370414   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.493514    0.093352    2.942285 v i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              2.942285   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.539677    1.571424   library hold time
                                              1.571424   data required time
---------------------------------------------------------------------------------------------
                                              1.571424   data required time
                                             -2.942285   data arrival time
---------------------------------------------------------------------------------------------
                                              1.370861   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.491114    0.089895    2.938828 v i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              2.938828   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.539993    1.567736   library hold time
                                              1.567736   data required time
---------------------------------------------------------------------------------------------
                                              1.567736   data required time
                                             -2.938828   data arrival time
---------------------------------------------------------------------------------------------
                                              1.371092   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.491433    0.090362    2.939295 v i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              2.939295   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.539953    1.567696   library hold time
                                              1.567696   data required time
---------------------------------------------------------------------------------------------
                                              1.567696   data required time
                                             -2.939295   data arrival time
---------------------------------------------------------------------------------------------
                                              1.371599   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.494143    0.094238    2.943171 v i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              2.943171   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.539597    1.571344   library hold time
                                              1.571344   data required time
---------------------------------------------------------------------------------------------
                                              1.571344   data required time
                                             -2.943171   data arrival time
---------------------------------------------------------------------------------------------
                                              1.371827   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.491646    0.090671    2.939605 v i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              2.939605   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.539926    1.567669   library hold time
                                              1.567669   data required time
---------------------------------------------------------------------------------------------
                                              1.567669   data required time
                                             -2.939605   data arrival time
---------------------------------------------------------------------------------------------
                                              1.371936   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.491753    0.090827    2.939760 v i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              2.939760   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.641912    0.067340    0.777743 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.027743   clock uncertainty
                                  0.000000    1.027743   clock reconvergence pessimism
                                  0.539912    1.567655   library hold time
                                              1.567655   data required time
---------------------------------------------------------------------------------------------
                                              1.567655   data required time
                                             -2.939760   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372105   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.494824    0.095190    2.944123 v i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              2.944123   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.539510    1.571258   library hold time
                                              1.571258   data required time
---------------------------------------------------------------------------------------------
                                              1.571258   data required time
                                             -2.944123   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372865   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.495396    0.095981    2.944914 v i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              2.944914   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.539438    1.571185   library hold time
                                              1.571185   data required time
---------------------------------------------------------------------------------------------
                                              1.571185   data required time
                                             -2.944914   data arrival time
---------------------------------------------------------------------------------------------
                                              1.373729   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.495855    0.096613    2.945546 v i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              2.945546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.539380    1.571127   library hold time
                                              1.571127   data required time
---------------------------------------------------------------------------------------------
                                              1.571127   data required time
                                             -2.945546   data arrival time
---------------------------------------------------------------------------------------------
                                              1.374419   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.496196    0.097079    2.946012 v i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              2.946012   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.539336    1.571084   library hold time
                                              1.571084   data required time
---------------------------------------------------------------------------------------------
                                              1.571084   data required time
                                             -2.946012   data arrival time
---------------------------------------------------------------------------------------------
                                              1.374929   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.496431    0.097400    2.946333 v i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              2.946333   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.539306    1.571054   library hold time
                                              1.571054   data required time
---------------------------------------------------------------------------------------------
                                              1.571054   data required time
                                             -2.946333   data arrival time
---------------------------------------------------------------------------------------------
                                              1.375279   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002708    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000035    0.000017    1.000017 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007180    0.075741    0.561137    1.561154 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.075741    0.000063    1.561217 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.437480    0.261689    0.261192    1.822409 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.261957    0.008993    1.831403 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.537097    0.331258    0.436716    2.268118 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.339002    0.040671    2.308789 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.761588    0.461962    0.540143    2.848933 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.496551    0.097564    2.946497 v i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              2.946497   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.111764    0.005031    0.180545 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.628235    0.630738    0.529857    0.710402 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.643359    0.071345    0.781747 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.031747   clock uncertainty
                                  0.000000    1.031747   clock reconvergence pessimism
                                  0.539291    1.571038   library hold time
                                              1.571038   data required time
---------------------------------------------------------------------------------------------
                                              1.571038   data required time
                                             -2.946497   data arrival time
---------------------------------------------------------------------------------------------
                                              1.375459   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.126305    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.013554    0.006777    0.006777 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.094899    0.111420    0.168737    0.175514 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.112275    0.007811    0.183325 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.650098    0.653054    0.512384    0.695709 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.670444    0.085076    0.780785 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.018690    0.171785    0.566831    1.347616 ^ _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.171789    0.001040    1.348656 ^ output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000339    0.020938    0.087305    1.435962 ^ output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.020938    0.000001    1.435963 ^ wbs_ack_o (out)
                                              1.435963   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.435963   data arrival time
---------------------------------------------------------------------------------------------
                                              2.185963   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.275290    0.029631    1.915604 v _433_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.003404    0.034064    0.200272    2.115876 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.034082    0.000048    2.115924 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.000922    0.017075    0.071896    2.187820 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.017075    0.000006    2.187826 v wbs_dat_o[0] (out)
                                              2.187826   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.187826   data arrival time
---------------------------------------------------------------------------------------------
                                              2.937826   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.275210    0.029405    1.915378 v _553_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.051129    0.085049    0.298536    2.213914 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.088297    0.012700    2.226614 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.014633    0.091891    2.318505 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.014633    0.000001    2.318506 v wbs_dat_o[14] (out)
                                              2.318506   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.318506   data arrival time
---------------------------------------------------------------------------------------------
                                              3.068506   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.271916    0.017629    1.903602 v _631_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.065014    0.101746    0.309413    2.213016 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.106189    0.016375    2.229391 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000364    0.014984    0.099742    2.329134 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.014984    0.000001    2.329134 v wbs_dat_o[23] (out)
                                              2.329134   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.329134   data arrival time
---------------------------------------------------------------------------------------------
                                              3.079134   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.275346    0.029784    1.915757 v _449_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.022777    0.117436    0.305122    2.220879 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.117453    0.001382    2.222261 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000723    0.017037    0.107074    2.329335 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.017037    0.000003    2.329338 v wbs_dat_o[2] (out)
                                              2.329338   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.329338   data arrival time
---------------------------------------------------------------------------------------------
                                              3.079338   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.275448    0.030067    1.916040 v _441_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.023347    0.119587    0.307168    2.223208 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.119609    0.001576    2.224784 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000697    0.016942    0.107845    2.332628 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.016942    0.000003    2.332631 v wbs_dat_o[1] (out)
                                              2.332631   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.332631   data arrival time
---------------------------------------------------------------------------------------------
                                              3.082631   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.270603    0.008502    1.894475 v _605_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.079754    0.116520    0.329129    2.223603 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.116647    0.003485    2.227088 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.000888    0.017873    0.107840    2.334928 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.017873    0.000004    2.334933 v wbs_dat_o[20] (out)
                                              2.334933   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.334933   data arrival time
---------------------------------------------------------------------------------------------
                                              3.084932   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.271573    0.015829    1.901802 v _587_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.072112    0.111501    0.312052    2.213854 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.117023    0.019239    2.233093 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000357    0.015131    0.104415    2.337508 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.015131    0.000001    2.337509 v wbs_dat_o[18] (out)
                                              2.337509   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.337509   data arrival time
---------------------------------------------------------------------------------------------
                                              3.087509   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.271880    0.017451    1.903424 v _579_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.071678    0.110864    0.312332    2.215756 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.115981    0.018493    2.234249 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000437    0.015540    0.104503    2.338752 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.015540    0.000002    2.338754 v wbs_dat_o[17] (out)
                                              2.338754   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.338754   data arrival time
---------------------------------------------------------------------------------------------
                                              3.088754   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.273188    0.022989    1.908962 v _414_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.069988    0.107595    0.315393    2.224356 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.111488    0.015980    2.240336 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000329    0.014888    0.101817    2.342153 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.014888    0.000001    2.342154 v wbs_dat_o[30] (out)
                                              2.342154   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.342154   data arrival time
---------------------------------------------------------------------------------------------
                                              3.092154   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.275222    0.029440    1.915413 v _485_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.042477    0.109521    0.318939    2.234352 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.110140    0.006682    2.241033 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.014956    0.101345    2.342378 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.014956    0.000000    2.342379 v wbs_dat_o[6] (out)
                                              2.342379   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.342379   data arrival time
---------------------------------------------------------------------------------------------
                                              3.092379   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.275193    0.029358    1.915331 v _457_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.025460    0.126679    0.314244    2.229575 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.126732    0.002419    2.231994 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000796    0.017623    0.111106    2.343099 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.017623    0.000004    2.343104 v wbs_dat_o[3] (out)
                                              2.343104   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.343104   data arrival time
---------------------------------------------------------------------------------------------
                                              3.093104   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.272159    0.018790    1.904763 v _621_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.075102    0.113069    0.319950    2.224713 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.116445    0.015247    2.239960 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000359    0.015137    0.104183    2.344143 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.015137    0.000001    2.344144 v wbs_dat_o[22] (out)
                                              2.344144   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.344144   data arrival time
---------------------------------------------------------------------------------------------
                                              3.094144   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.271484    0.015319    1.901292 v _597_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.077985    0.118767    0.314939    2.216231 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.125651    0.022117    2.238348 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000436    0.015746    0.108323    2.346672 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.015746    0.000002    2.346673 v wbs_dat_o[19] (out)
                                              2.346673   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.346673   data arrival time
---------------------------------------------------------------------------------------------
                                              3.096674   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.275415    0.029974    1.915947 v _475_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.043005    0.110662    0.319656    2.235603 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.111360    0.007125    2.242728 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000699    0.016815    0.104252    2.346981 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.016815    0.000003    2.346984 v wbs_dat_o[5] (out)
                                              2.346984   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.346984   data arrival time
---------------------------------------------------------------------------------------------
                                              3.096984   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.274154    0.026267    1.912240 v _543_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.071576    0.109316    0.317353    2.229593 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.112531    0.014651    2.244243 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000403    0.015302    0.102771    2.347014 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.015302    0.000002    2.347016 v wbs_dat_o[13] (out)
                                              2.347016   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.347016   data arrival time
---------------------------------------------------------------------------------------------
                                              3.097016   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.273283    0.023332    1.909304 v _406_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.073729    0.111998    0.312968    2.222272 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.119551    0.022332    2.244604 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000415    0.015486    0.105913    2.350518 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.015486    0.000002    2.350519 v wbs_dat_o[29] (out)
                                              2.350519   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.350519   data arrival time
---------------------------------------------------------------------------------------------
                                              3.100519   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.271036    0.012390    1.898363 v _613_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.084654    0.126876    0.318440    2.216803 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.136053    0.026223    2.243026 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000440    0.016095    0.111605    2.354631 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.016095    0.000002    2.354633 v wbs_dat_o[21] (out)
                                              2.354633   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.354633   data arrival time
---------------------------------------------------------------------------------------------
                                              3.104633   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.275216    0.029424    1.915397 v _465_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.027895    0.136268    0.322525    2.237923 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.136351    0.003104    2.241027 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000768    0.017781    0.113953    2.354980 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.017781    0.000004    2.354984 v wbs_dat_o[4] (out)
                                              2.354984   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.354984   data arrival time
---------------------------------------------------------------------------------------------
                                              3.104984   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.274961    0.028700    1.914673 v _503_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.046450    0.117966    0.324364    2.239036 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.118905    0.008530    2.247566 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001021    0.018591    0.109724    2.357291 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.018591    0.000006    2.357297 v wbs_dat_o[8] (out)
                                              2.357297   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.357297   data arrival time
---------------------------------------------------------------------------------------------
                                              3.107297   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.273091    0.022630    1.908603 v _665_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.078861    0.118716    0.319027    2.227630 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.125424    0.021770    2.249400 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000743    0.017314    0.110335    2.359735 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.017314    0.000004    2.359739 v wbs_dat_o[27] (out)
                                              2.359739   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.359739   data arrival time
---------------------------------------------------------------------------------------------
                                              3.109739   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.275303    0.029665    1.915638 v _495_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.049624    0.124712    0.329103    2.244742 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.125779    0.009367    2.254108 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000411    0.015617    0.108191    2.362299 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.015617    0.000002    2.362301 v wbs_dat_o[7] (out)
                                              2.362301   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.362301   data arrival time
---------------------------------------------------------------------------------------------
                                              3.112301   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.273322    0.023472    1.909445 v _422_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.080436    0.121157    0.316675    2.226120 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.131114    0.026538    2.252658 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000388    0.015664    0.109702    2.362360 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.015664    0.000002    2.362362 v wbs_dat_o[31] (out)
                                              2.362362   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.362362   data arrival time
---------------------------------------------------------------------------------------------
                                              3.112362   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.272490    0.020251    1.906224 v _563_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.063966    0.157959    0.323035    2.229259 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.160164    0.015097    2.244356 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000367    0.016476    0.118640    2.362997 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.016476    0.000001    2.362998 v wbs_dat_o[15] (out)
                                              2.362998   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.362998   data arrival time
---------------------------------------------------------------------------------------------
                                              3.112998   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.272289    0.019378    1.905351 v _641_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.085573    0.128185    0.319259    2.224610 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.137533    0.026597    2.251207 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.000806    0.018011    0.114588    2.365794 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.018011    0.000004    2.365798 v wbs_dat_o[24] (out)
                                              2.365798   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.365798   data arrival time
---------------------------------------------------------------------------------------------
                                              3.115798   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.272084    0.018444    1.904417 v _571_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.055325    0.136886    0.337992    2.242409 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.137873    0.009142    2.251551 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.000870    0.018346    0.115135    2.366686 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.018346    0.000004    2.366690 v wbs_dat_o[16] (out)
                                              2.366690   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.366690   data arrival time
---------------------------------------------------------------------------------------------
                                              3.116690   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.272599    0.020703    1.906676 v _649_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.088407    0.131976    0.320434    2.227110 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.142176    0.028134    2.255243 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000426    0.016218    0.113429    2.368672 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.016218    0.000002    2.368674 v wbs_dat_o[25] (out)
                                              2.368674   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.368674   data arrival time
---------------------------------------------------------------------------------------------
                                              3.118674   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.272869    0.021785    1.907758 v _657_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.090024    0.133984    0.321386    2.229144 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.144756    0.029087    2.258231 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000346    0.015873    0.113676    2.371907 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.015873    0.000001    2.371908 v wbs_dat_o[26] (out)
                                              2.371908   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.371908   data arrival time
---------------------------------------------------------------------------------------------
                                              3.121908   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.274923    0.028590    1.914563 v _511_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.055183    0.137437    0.336620    2.251183 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.138876    0.011407    2.262589 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000386    0.015903    0.112121    2.374710 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.015903    0.000002    2.374711 v wbs_dat_o[9] (out)
                                              2.374711   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.374711   data arrival time
---------------------------------------------------------------------------------------------
                                              3.124711   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.274390    0.027004    1.912977 v _519_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.056486    0.140339    0.338106    2.251083 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.141824    0.011720    2.262803 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000393    0.016030    0.113087    2.375890 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.016030    0.000002    2.375891 v wbs_dat_o[10] (out)
                                              2.375891   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.375891   data arrival time
---------------------------------------------------------------------------------------------
                                              3.125892   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.274820    0.028290    1.914263 v _527_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.057749    0.141501    0.344362    2.258625 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.142425    0.009293    2.267918 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000402    0.016098    0.113338    2.381256 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.016098    0.000001    2.381258 v wbs_dat_o[11] (out)
                                              2.381258   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.381258   data arrival time
---------------------------------------------------------------------------------------------
                                              3.131258   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.274344    0.026861    1.912834 v _535_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.057020    0.141804    0.337864    2.250699 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.143827    0.013666    2.264364 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.000901    0.018691    0.117238    2.381602 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.018691    0.000005    2.381607 v wbs_dat_o[12] (out)
                                              2.381607   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.381607   data arrival time
---------------------------------------------------------------------------------------------
                                              3.131607   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002413    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000020    0.000010    1.000010 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.065582    0.133726    0.203653    1.203663 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.135167    0.011182    1.214845 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.041740    0.113495    0.292367    1.507212 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.113495    0.000700    1.507912 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.222966    0.270237    0.378061    1.885973 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.272966    0.022158    1.908131 v _673_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.098291    0.143911    0.324020    2.232151 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.158356    0.034567    2.266717 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000828    0.018770    0.121324    2.388041 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.018770    0.000005    2.388046 v wbs_dat_o[28] (out)
                                              2.388046   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.388046   data arrival time
---------------------------------------------------------------------------------------------
                                              3.138046   slack (MET)



