TimeQuest Timing Analyzer report for top_module
Mon May 20 21:51:36 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 12. Slow Model Setup: 'avconf:avc|LUT_INDEX[1]'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Hold: 'avconf:avc|LUT_INDEX[1]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 17. Slow Model Recovery: 'CLOCK_50'
 18. Slow Model Removal: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'
 20. Slow Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'avconf:avc|mI2C_CTRL_CLK'
 32. Fast Model Setup: 'avconf:avc|LUT_INDEX[1]'
 33. Fast Model Setup: 'CLOCK_50'
 34. Fast Model Hold: 'CLOCK_50'
 35. Fast Model Hold: 'avconf:avc|LUT_INDEX[1]'
 36. Fast Model Hold: 'avconf:avc|mI2C_CTRL_CLK'
 37. Fast Model Recovery: 'CLOCK_50'
 38. Fast Model Removal: 'CLOCK_50'
 39. Fast Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'
 40. Fast Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'
 41. Fast Model Minimum Pulse Width: 'CLOCK_50'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_module                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ; Generated ; 80.000 ; 12.5 MHz   ; 0.000 ; 40.000 ; 50.00      ; 4         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0] ; { Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] } ;
; avconf:avc|LUT_INDEX[1]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|LUT_INDEX[1] }                                  ;
; avconf:avc|mI2C_CTRL_CLK                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { avconf:avc|mI2C_CTRL_CLK }                                 ;
; CLOCK_50                                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                           ;
+------------+-----------------+--------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note                    ;
+------------+-----------------+--------------------------+-------------------------+
; INF MHz    ; 182.02 MHz      ; avconf:avc|LUT_INDEX[1]  ; limit due to hold check ;
; 69.91 MHz  ; 69.91 MHz       ; CLOCK_50                 ;                         ;
; 276.78 MHz ; 276.78 MHz      ; avconf:avc|mI2C_CTRL_CLK ;                         ;
+------------+-----------------+--------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------+
; Slow Model Setup Summary                          ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; -2.613 ; -100.932      ;
; avconf:avc|LUT_INDEX[1]  ; -1.077 ; -11.860       ;
; CLOCK_50                 ; 2.808  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Slow Model Hold Summary                           ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|LUT_INDEX[1]  ; -2.747 ; -39.975       ;
; CLOCK_50                 ; -2.538 ; -2.538        ;
; avconf:avc|mI2C_CTRL_CLK ; -2.258 ; -16.653       ;
+--------------------------+--------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 16.817 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 2.931 ; 0.000         ;
+----------+-------+---------------+


+---------------------------------------------------+
; Slow Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; -0.500 ; -56.000       ;
; avconf:avc|LUT_INDEX[1]  ; 0.500  ; 0.000         ;
; CLOCK_50                 ; 7.873  ; 0.000         ;
+--------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -2.613 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.759     ; 1.890      ;
; -2.603 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.758     ; 1.881      ;
; -2.603 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.758     ; 1.881      ;
; -2.603 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.758     ; 1.881      ;
; -2.603 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.758     ; 1.881      ;
; -2.542 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.759     ; 1.819      ;
; -2.542 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.578      ;
; -2.511 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.548      ;
; -2.471 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.759     ; 1.748      ;
; -2.402 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.439      ;
; -2.400 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.759     ; 1.677      ;
; -2.356 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.393      ;
; -2.356 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.393      ;
; -2.350 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.387      ;
; -2.332 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.008      ; 3.376      ;
; -2.332 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.008      ; 3.376      ;
; -2.318 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.355      ;
; -2.318 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.355      ;
; -2.318 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.355      ;
; -2.318 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 3.355      ;
; -2.198 ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.234      ;
; -2.073 ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.109      ;
; -2.067 ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 3.103      ;
; -2.044 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 3.072      ;
; -2.044 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 3.072      ;
; -2.044 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 3.072      ;
; -2.042 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 3.071      ;
; -2.042 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 3.071      ;
; -2.042 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 3.071      ;
; -1.944 ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.980      ;
; -1.935 ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.971      ;
; -1.929 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.965      ;
; -1.925 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.962      ;
; -1.923 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.960      ;
; -1.923 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.960      ;
; -1.923 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.960      ;
; -1.923 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.960      ;
; -1.923 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.960      ;
; -1.885 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.922      ;
; -1.885 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.922      ;
; -1.885 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.922      ;
; -1.885 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.922      ;
; -1.885 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.922      ;
; -1.857 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 2.886      ;
; -1.857 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 2.886      ;
; -1.814 ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.850      ;
; -1.805 ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.841      ;
; -1.771 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.808      ;
; -1.771 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.808      ;
; -1.771 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.808      ;
; -1.771 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.808      ;
; -1.771 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.808      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.747 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.784      ;
; -1.718 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.754      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.709 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.746      ;
; -1.688 ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.724      ;
; -1.679 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.715      ;
; -1.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.692      ;
; -1.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.692      ;
; -1.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.692      ;
; -1.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.692      ;
; -1.655 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.692      ;
; -1.613 ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.649      ;
; -1.612 ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 2.648      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.595 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.001      ; 2.632      ;
; -1.586 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.006      ; 2.628      ;
; -1.586 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.006      ; 2.628      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                              ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.077 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.579      ; 2.714      ;
; -1.012 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.564      ; 2.635      ;
; -0.996 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.562      ; 2.584      ;
; -0.982 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.570      ; 2.580      ;
; -0.948 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.580      ; 2.553      ;
; -0.924 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.566      ; 2.515      ;
; -0.915 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.566      ; 2.506      ;
; -0.871 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.559      ; 2.455      ;
; -0.790 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.580      ; 2.424      ;
; -0.655 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.572      ; 2.252      ;
; -0.653 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.579      ; 2.261      ;
; -0.624 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.440      ; 2.243      ;
; -0.612 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.422      ; 2.209      ;
; -0.549 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.571      ; 2.178      ;
; -0.168 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.331      ; 3.524      ;
; -0.146 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.570      ; 1.741      ;
; -0.106 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.570      ; 1.738      ;
; 0.109  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 3.245      ;
; 0.133  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 3.258      ;
; 0.139  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.331      ; 3.217      ;
; 0.145  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.318      ; 3.198      ;
; 0.191  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.321      ; 3.156      ;
; 0.223  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 3.134      ;
; 0.237  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.323      ; 3.145      ;
; 0.244  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.331      ; 3.112      ;
; 0.291  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 3.063      ;
; 0.307  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 3.050      ;
; 0.313  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.325      ; 3.037      ;
; 0.354  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.338      ; 3.013      ;
; 0.354  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 3.037      ;
; 0.374  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 3.017      ;
; 0.381  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.339      ; 2.983      ;
; 0.410  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.321      ; 2.937      ;
; 0.421  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.339      ; 2.943      ;
; 0.429  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.318      ; 2.914      ;
; 0.481  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 2.873      ;
; 0.488  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.338      ; 2.879      ;
; 0.510  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.323      ; 2.872      ;
; 0.515  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.325      ; 2.835      ;
; 0.517  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.199      ; 2.861      ;
; 0.538  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.339      ; 2.855      ;
; 0.578  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.339      ; 2.815      ;
; 0.596  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.325      ; 2.754      ;
; 0.611  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.325      ; 2.739      ;
; 0.626  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.338      ; 2.741      ;
; 0.626  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.330      ; 2.762      ;
; 0.636  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.331      ; 2.720      ;
; 0.646  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.199      ; 2.732      ;
; 0.661  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.338      ; 2.735      ;
; 0.680  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.330      ; 2.708      ;
; 0.702  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.338      ; 2.694      ;
; 0.725  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.325      ; 2.625      ;
; 0.785  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.321      ; 2.562      ;
; 0.791  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 2.566      ;
; 0.798  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.181      ; 2.558      ;
; 0.806  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.318      ; 2.537      ;
; 0.819  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 2.538      ;
; 0.824  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 2.567      ;
; 0.824  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.181      ; 2.532      ;
; 0.949  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.181      ; 2.407      ;
; 0.952  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.321      ; 2.395      ;
; 0.954  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.339      ; 2.410      ;
; 0.984  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.199      ; 2.394      ;
; 0.985  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.325      ; 2.365      ;
; 0.995  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.325      ; 2.355      ;
; 1.013  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.338      ; 2.354      ;
; 1.023  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.323      ; 2.359      ;
; 1.033  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.323      ; 2.349      ;
; 1.065  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.339      ; 2.328      ;
; 1.093  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.329      ; 2.261      ;
; 1.125  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.339      ; 2.268      ;
; 1.129  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.318      ; 2.214      ;
; 1.188  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.199      ; 2.190      ;
; 1.196  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.338      ; 2.200      ;
; 1.229  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.330      ; 2.159      ;
; 1.250  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.181      ; 2.106      ;
; 1.279  ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.330      ; 2.109      ;
; 1.401  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.325      ; 1.949      ;
; 1.432  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.640      ; 2.983      ;
; 1.471  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.638      ; 2.945      ;
; 1.484  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.339      ; 1.880      ;
; 1.504  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.638      ; 2.946      ;
; 1.521  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.630      ; 2.885      ;
; 1.532  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.634      ; 2.877      ;
; 1.612  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.638      ; 2.801      ;
; 1.645  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.627      ; 2.757      ;
; 1.716  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.632      ; 2.725      ;
; 1.731  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.508      ; 2.706      ;
; 1.742  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 3.338      ; 1.654      ;
; 1.780  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.648      ; 2.643      ;
; 1.793  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.648      ; 2.659      ;
; 1.813  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.634      ; 2.596      ;
; 1.875  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.647      ; 2.580      ;
; 1.906  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.639      ; 2.541      ;
; 1.932  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.640      ; 2.983      ;
; 1.971  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.638      ; 2.945      ;
; 2.004  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.638      ; 2.946      ;
; 2.021  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.630      ; 2.885      ;
; 2.032  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 4.634      ; 2.877      ;
; 2.096  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 4.647      ; 2.330      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                       ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; 2.808 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.679      ; 0.657      ;
; 3.308 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.679      ; 0.657      ;
; 5.695 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.239     ;
; 5.695 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.239     ;
; 5.695 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.239     ;
; 5.695 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.239     ;
; 5.695 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.239     ;
; 5.695 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.239     ;
; 5.695 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.239     ;
; 5.766 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.168     ;
; 5.766 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.168     ;
; 5.766 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.168     ;
; 5.766 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.168     ;
; 5.766 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.168     ;
; 5.766 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.168     ;
; 5.766 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.168     ;
; 5.810 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.105     ;
; 5.810 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.105     ;
; 5.810 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.105     ;
; 5.810 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.105     ;
; 5.810 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.105     ;
; 5.810 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.105     ;
; 5.810 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.105     ;
; 5.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.097     ;
; 5.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.097     ;
; 5.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.097     ;
; 5.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.097     ;
; 5.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.097     ;
; 5.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.097     ;
; 5.837 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.097     ;
; 5.881 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.034     ;
; 5.881 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.034     ;
; 5.881 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.034     ;
; 5.881 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.034     ;
; 5.881 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.034     ;
; 5.881 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.034     ;
; 5.881 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 14.034     ;
; 5.908 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.026     ;
; 5.908 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.026     ;
; 5.908 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.026     ;
; 5.908 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.026     ;
; 5.908 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.026     ;
; 5.908 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.026     ;
; 5.908 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 14.026     ;
; 5.952 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.963     ;
; 5.952 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.963     ;
; 5.952 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.963     ;
; 5.952 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.963     ;
; 5.952 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.963     ;
; 5.952 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.963     ;
; 5.952 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.963     ;
; 5.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.956     ;
; 5.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.956     ;
; 5.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.956     ;
; 5.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.956     ;
; 5.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.956     ;
; 5.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.956     ;
; 5.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.956     ;
; 6.033 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.885     ;
; 6.033 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.885     ;
; 6.033 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.885     ;
; 6.033 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.885     ;
; 6.033 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.885     ;
; 6.033 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.885     ;
; 6.033 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.118     ; 13.885     ;
; 6.067 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.867     ;
; 6.067 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.867     ;
; 6.067 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.867     ;
; 6.067 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.867     ;
; 6.067 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.867     ;
; 6.067 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.867     ;
; 6.067 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.867     ;
; 6.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.804     ;
; 6.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.804     ;
; 6.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.804     ;
; 6.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.804     ;
; 6.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.804     ;
; 6.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.804     ;
; 6.111 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.121     ; 13.804     ;
; 6.138 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.796     ;
; 6.138 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.796     ;
; 6.138 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.796     ;
; 6.138 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.796     ;
; 6.138 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.796     ;
; 6.138 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.796     ;
; 6.138 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.102     ; 13.796     ;
; 6.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.788     ;
; 6.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.788     ;
; 6.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.788     ;
; 6.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.788     ;
; 6.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.788     ;
; 6.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.788     ;
; 6.141 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[4][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.107     ; 13.788     ;
; 6.164 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.120     ; 13.752     ;
; 6.164 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.120     ; 13.752     ;
; 6.164 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.120     ; 13.752     ;
; 6.164 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.120     ; 13.752     ;
; 6.164 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.120     ; 13.752     ;
; 6.164 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.120     ; 13.752     ;
; 6.164 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.120     ; 13.752     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                               ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -2.747 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.490      ; 1.993      ;
; -2.699 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.634      ; 2.185      ;
; -2.585 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.647      ; 2.312      ;
; -2.567 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.647      ; 2.330      ;
; -2.564 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.634      ; 2.320      ;
; -2.548 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.632      ; 2.334      ;
; -2.534 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.648      ; 2.364      ;
; -2.521 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.648      ; 2.377      ;
; -2.483 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.638      ; 2.405      ;
; -2.481 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.639      ; 2.408      ;
; -2.476 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.638      ; 2.412      ;
; -2.473 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.640      ; 2.417      ;
; -2.449 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.508      ; 2.309      ;
; -2.344 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.638      ; 2.544      ;
; -2.256 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.627      ; 2.621      ;
; -2.248 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 4.630      ; 2.632      ;
; -2.247 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.490      ; 1.993      ;
; -2.199 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.634      ; 2.185      ;
; -2.085 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.647      ; 2.312      ;
; -2.067 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.647      ; 2.330      ;
; -2.064 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.634      ; 2.320      ;
; -2.048 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.632      ; 2.334      ;
; -2.034 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.648      ; 2.364      ;
; -2.021 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.648      ; 2.377      ;
; -1.983 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.638      ; 2.405      ;
; -1.981 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.639      ; 2.408      ;
; -1.976 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.638      ; 2.412      ;
; -1.973 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.640      ; 2.417      ;
; -1.949 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.508      ; 2.309      ;
; -1.844 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.638      ; 2.544      ;
; -1.756 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.627      ; 2.621      ;
; -1.748 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 4.630      ; 2.632      ;
; -1.684 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.338      ; 1.654      ;
; -1.656 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.338      ; 1.682      ;
; -1.501 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.318      ; 1.817      ;
; -1.472 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.339      ; 1.867      ;
; -1.459 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.339      ; 1.880      ;
; -1.442 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 1.887      ;
; -1.442 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.338      ; 1.896      ;
; -1.436 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 1.893      ;
; -1.422 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.199      ; 1.777      ;
; -1.376 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.325      ; 1.949      ;
; -1.367 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.325      ; 1.958      ;
; -1.361 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.323      ; 1.962      ;
; -1.325 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.321      ; 1.996      ;
; -1.322 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.338      ; 2.016      ;
; -1.278 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.338      ; 2.060      ;
; -1.221 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.330      ; 2.109      ;
; -1.199 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.338      ; 2.139      ;
; -1.188 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.339      ; 2.151      ;
; -1.171 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.330      ; 2.159      ;
; -1.158 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.331      ; 2.173      ;
; -1.142 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 2.187      ;
; -1.138 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.318      ; 2.180      ;
; -1.075 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.181      ; 2.106      ;
; -1.062 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.339      ; 2.277      ;
; -1.062 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.181      ; 2.119      ;
; -1.055 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.339      ; 2.284      ;
; -1.035 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.318      ; 2.283      ;
; -1.030 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.338      ; 2.308      ;
; -1.011 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.339      ; 2.328      ;
; -1.010 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.181      ; 2.171      ;
; -1.009 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.199      ; 2.190      ;
; -1.000 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.325      ; 2.325      ;
; -0.993 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.325      ; 2.332      ;
; -0.993 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.321      ; 2.328      ;
; -0.974 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.323      ; 2.349      ;
; -0.970 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.325      ; 2.355      ;
; -0.909 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.339      ; 2.430      ;
; -0.904 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.181      ; 2.277      ;
; -0.901 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.199      ; 2.298      ;
; -0.897 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.323      ; 2.426      ;
; -0.888 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.325      ; 2.437      ;
; -0.873 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.338      ; 2.465      ;
; -0.851 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 2.478      ;
; -0.846 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 2.483      ;
; -0.835 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.323      ; 2.488      ;
; -0.824 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.325      ; 2.501      ;
; -0.796 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 2.533      ;
; -0.791 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 2.538      ;
; -0.785 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.331      ; 2.546      ;
; -0.763 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.330      ; 2.567      ;
; -0.762 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 2.567      ;
; -0.762 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.321      ; 2.559      ;
; -0.759 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.321      ; 2.562      ;
; -0.716 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.199      ; 2.483      ;
; -0.703 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.330      ; 2.627      ;
; -0.682 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.331      ; 2.649      ;
; -0.669 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 2.660      ;
; -0.658 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.325      ; 2.667      ;
; -0.622 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.339      ; 2.717      ;
; -0.609 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 2.720      ;
; -0.605 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 2.724      ;
; -0.605 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.329      ; 2.724      ;
; -0.409 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.318      ; 2.909      ;
; -0.408 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 3.331      ; 2.923      ;
; 0.168  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.570      ; 1.738      ;
; 0.171  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.570      ; 1.741      ;
; 0.402  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.579      ; 1.981      ;
; 0.405  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.440      ; 1.845      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                         ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -2.538 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.679      ; 0.657      ;
; -2.038 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.679      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; delay:my_delay_left|indicator                                                                                                                                                                                                            ; delay:my_delay_left|indicator                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.512  ; rst_sync:reset|rst_meta                                                                                                                                                                                                                  ; rst_sync:reset|rst_out                                                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.778      ;
; 0.515  ; filter1:nelson|y[0][2]                                                                                                                                                                                                                   ; filter1:nelson|y[1][2]                                                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.781      ;
; 0.519  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.785      ;
; 0.521  ; distortion:my_distortion|y[6]                                                                                                                                                                                                            ; delay:my_delay_left|DI[6]                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                  ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; distortion:my_distortion|data_in[10]                                                                                                                                                                                                     ; distortion:my_distortion|y[10]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524  ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                          ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.525  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; distortion:my_distortion|data_in[13]                                                                                                                                                                                                     ; distortion:my_distortion|y[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; distortion:my_distortion|data_in[14]                                                                                                                                                                                                     ; distortion:my_distortion|y[14]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.526  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; distortion:my_distortion|data_in[9]                                                                                                                                                                                                      ; distortion:my_distortion|y[9]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.528  ; distortion:my_distortion|y[2]                                                                                                                                                                                                            ; delay:my_delay_left|DI[2]                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.794      ;
; 0.529  ; delay:my_delay_left|ADDR2[5]                                                                                                                                                                                                             ; delay:my_delay_left|ADDR1[5]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.530  ; distortion:my_distortion|y[1]                                                                                                                                                                                                            ; delay:my_delay_left|y_temp[1]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530  ; distortion:my_distortion|y[10]                                                                                                                                                                                                           ; delay:my_delay_left|DI[10]                                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.530  ; distortion:my_distortion|data_in[20]                                                                                                                                                                                                     ; distortion:my_distortion|y[20]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.531  ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                              ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.531  ; distortion:my_distortion|y[8]                                                                                                                                                                                                            ; delay:my_delay_left|DI[8]                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.797      ;
; 0.534  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.535  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.539  ; distortion:my_distortion|data_in[12]                                                                                                                                                                                                     ; distortion:my_distortion|y[12]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.540  ; distortion:my_distortion|data_in[18]                                                                                                                                                                                                     ; distortion:my_distortion|y[18]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.542  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.808      ;
; 0.546  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.812      ;
; 0.546  ; delay:my_delay_left|ADDR2[0]                                                                                                                                                                                                             ; delay:my_delay_left|ADDR1[0]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.812      ;
; 0.547  ; distortion:my_distortion|data_in[30]                                                                                                                                                                                                     ; distortion:my_distortion|y[30]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.633  ; distortion:my_distortion|y[3]                                                                                                                                                                                                            ; delay:my_delay_left|y_temp[3]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.633  ; distortion:my_distortion|y[28]                                                                                                                                                                                                           ; delay:my_delay_left|y_temp[28]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.899      ;
; 0.638  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[27]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.932      ;
; 0.639  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.933      ;
; 0.639  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.933      ;
; 0.639  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.933      ;
; 0.647  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[29]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.941      ;
; 0.648  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.942      ;
; 0.649  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.943      ;
; 0.649  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.943      ;
; 0.649  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.943      ;
; 0.649  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.652  ; distortion:my_distortion|data_in[11]                                                                                                                                                                                                     ; distortion:my_distortion|y[11]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.653  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.653  ; distortion:my_distortion|data_in[17]                                                                                                                                                                                                     ; distortion:my_distortion|y[17]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.653  ; distortion:my_distortion|y[31]                                                                                                                                                                                                           ; delay:my_delay_left|DI[31]                                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.654  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[26]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.948      ;
; 0.654  ; distortion:my_distortion|y[16]                                                                                                                                                                                                           ; delay:my_delay_left|DI[16]                                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.656  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[25]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.950      ;
; 0.657  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.951      ;
; 0.657  ; distortion:my_distortion|data_in[6]                                                                                                                                                                                                      ; distortion:my_distortion|y[6]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.658  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[28]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.952      ;
; 0.658  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.952      ;
; 0.659  ; distortion:my_distortion|y[28]                                                                                                                                                                                                           ; delay:my_delay_left|DI[28]                                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.925      ;
; 0.660  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.060      ; 0.954      ;
; 0.660  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                     ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -2.258 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.068      ; 1.326      ;
; -1.758 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.068      ; 1.326      ;
; -1.523 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.068      ; 2.061      ;
; -1.201 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.067      ; 2.382      ;
; -1.201 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.067      ; 2.382      ;
; -1.201 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.067      ; 2.382      ;
; -1.201 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.067      ; 2.382      ;
; -1.023 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.068      ; 2.061      ;
; -0.775 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.068      ; 2.809      ;
; -0.767 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.060      ; 2.809      ;
; -0.767 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.060      ; 2.809      ;
; -0.701 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.067      ; 2.382      ;
; -0.701 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.067      ; 2.382      ;
; -0.701 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.067      ; 2.382      ;
; -0.701 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.067      ; 2.382      ;
; -0.582 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.060      ; 2.994      ;
; -0.582 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.060      ; 2.994      ;
; -0.582 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.060      ; 2.994      ;
; -0.580 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.059      ; 2.995      ;
; -0.580 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.059      ; 2.995      ;
; -0.580 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.059      ; 2.995      ;
; -0.306 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.068      ; 3.278      ;
; -0.306 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.068      ; 3.278      ;
; -0.306 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.068      ; 3.278      ;
; -0.292 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.075      ; 3.299      ;
; -0.292 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.075      ; 3.299      ;
; -0.275 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.068      ; 2.809      ;
; -0.268 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.068      ; 3.316      ;
; -0.268 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.068      ; 3.316      ;
; -0.267 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.060      ; 2.809      ;
; -0.267 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.060      ; 2.809      ;
; -0.183 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.759      ; 1.842      ;
; -0.112 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.309      ; 1.713      ;
; -0.088 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 1.936      ;
; -0.088 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 1.936      ;
; -0.088 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 1.936      ;
; -0.088 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 1.936      ;
; -0.082 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 3.067      ; 3.501      ;
; -0.082 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.060      ; 2.994      ;
; -0.082 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.060      ; 2.994      ;
; -0.082 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.060      ; 2.994      ;
; -0.080 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.059      ; 2.995      ;
; -0.080 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.059      ; 2.995      ;
; -0.080 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.059      ; 2.995      ;
; -0.071 ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.759      ; 1.954      ;
; -0.062 ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.759      ; 1.963      ;
; -0.041 ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.309      ; 1.784      ;
; -0.030 ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.759      ; 1.995      ;
; 0.030  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.309      ; 1.855      ;
; 0.082  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.759      ; 2.107      ;
; 0.091  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.759      ; 2.116      ;
; 0.098  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.122      ;
; 0.098  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.122      ;
; 0.098  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.122      ;
; 0.098  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.122      ;
; 0.101  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.309      ; 1.926      ;
; 0.155  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.759      ; 2.180      ;
; 0.194  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.068      ; 3.278      ;
; 0.194  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.068      ; 3.278      ;
; 0.194  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.068      ; 3.278      ;
; 0.208  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.075      ; 3.299      ;
; 0.208  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.075      ; 3.299      ;
; 0.232  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.068      ; 3.316      ;
; 0.232  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.068      ; 3.316      ;
; 0.258  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.759      ; 2.283      ;
; 0.260  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.284      ;
; 0.260  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.284      ;
; 0.260  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.284      ;
; 0.260  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.284      ;
; 0.308  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.759      ; 2.333      ;
; 0.388  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.309      ; 1.713      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|I2C_Controller:u0|END           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|I2C_Controller:u0|ACK1          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|I2C_Controller:u0|ACK2          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|I2C_Controller:u0|ACK3          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|I2C_Controller:u0|SCLK          ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.657      ;
; 0.418  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 3.067      ; 3.501      ;
; 0.459  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.309      ; 1.784      ;
; 0.466  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.751      ; 2.483      ;
; 0.466  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.751      ; 2.483      ;
; 0.477  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.501      ;
; 0.477  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.501      ;
; 0.477  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.501      ;
; 0.477  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.758      ; 2.501      ;
; 0.530  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.309      ; 1.855      ;
; 0.535  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.801      ;
; 0.536  ; avconf:avc|mSetup_ST.0001                  ; avconf:avc|mI2C_GO                         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.802      ;
; 0.538  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.759      ; 2.563      ;
; 0.594  ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.860      ;
; 0.595  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.000      ; 0.861      ;
; 0.601  ; avconf:avc|LUT_INDEX[1]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.309      ; 1.926      ;
; 0.628  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.751      ; 2.645      ;
; 0.628  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.751      ; 2.645      ;
; 0.645  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.759      ; 2.670      ;
; 0.651  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.751      ; 2.668      ;
; 0.651  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.751      ; 2.668      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                              ;
+--------+------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.817 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 3.249      ;
; 16.817 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.030      ; 3.249      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 3.274      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 3.274      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[0]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 3.272      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 3.272      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[1]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[2]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 3.272      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[3]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[4]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 3.274      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 3.274      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[5]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 3.272      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 3.274      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[6]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 3.274      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[7]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 3.274      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 3.274      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[8]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[9]            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 3.274      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[10]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.056      ; 3.274      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[11]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 3.272      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 3.272      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 3.272      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[12]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 3.272      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 3.272      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[13]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[14]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[15]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[16]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 3.270      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[17]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 3.268      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 3.268      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.279      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[18]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.060      ; 3.278      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 3.272      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[19]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 3.268      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 3.268      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[20]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 3.275      ;
; 16.818 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[21]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 3.268      ;
+--------+------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                              ;
+-------+------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.931 ; rst_sync:reset|rst_out ; delay:my_delay_left|indicator        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 3.236      ;
; 2.932 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 3.236      ;
; 2.932 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 3.236      ;
; 2.932 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 3.236      ;
; 2.932 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 3.236      ;
; 2.932 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 3.236      ;
; 2.932 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 3.236      ;
; 2.932 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 3.236      ;
; 2.932 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 3.236      ;
; 2.932 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 3.236      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[31]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.274      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 3.275      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.274      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.272      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.272      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.272      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.274      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.274      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.272      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.274      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[6]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.274      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.274      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.274      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[8]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 3.278      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[9]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.274      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[10]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 3.274      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.272      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.272      ;
; 2.952 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 3.279      ;
; 2.952 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 3.272      ;
+-------+------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'                                                                    ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datac           ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; 4.692 ; 4.692 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; 4.390 ; 4.390 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; 4.596 ; 4.596 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; 4.583 ; 4.583 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; 6.926 ; 6.926 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 6.926 ; 6.926 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 2.009 ; 2.009 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 1.358 ; 1.358 ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; 2.009 ; 2.009 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 4.766 ; 4.766 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 6.228 ; 6.228 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 6.228 ; 6.228 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; -4.462 ; -4.462 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; -4.160 ; -4.160 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; -4.366 ; -4.366 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; -4.353 ; -4.353 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; -4.388 ; -4.388 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -4.388 ; -4.388 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 0.570  ; 0.570  ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 0.570  ; 0.570  ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; -0.174 ; -0.174 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -3.870 ; -3.870 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -4.219 ; -4.219 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -4.219 ; -4.219 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 2.969  ;        ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;        ; 2.969  ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 9.617  ; 9.617  ; Rise       ; CLOCK_50                                                 ;
; HEX0[*]    ; CLOCK_50                 ; 8.254  ; 8.254  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[0]   ; CLOCK_50                 ; 8.002  ; 8.002  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[1]   ; CLOCK_50                 ; 7.970  ; 7.970  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[2]   ; CLOCK_50                 ; 7.961  ; 7.961  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[3]   ; CLOCK_50                 ; 8.241  ; 8.241  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[4]   ; CLOCK_50                 ; 8.254  ; 8.254  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[5]   ; CLOCK_50                 ; 8.232  ; 8.232  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[6]   ; CLOCK_50                 ; 8.237  ; 8.237  ; Rise       ; CLOCK_50                                                 ;
; HEX1[*]    ; CLOCK_50                 ; 9.616  ; 9.616  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[0]   ; CLOCK_50                 ; 9.515  ; 9.515  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[1]   ; CLOCK_50                 ; 9.616  ; 9.616  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[2]   ; CLOCK_50                 ; 9.193  ; 9.193  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[3]   ; CLOCK_50                 ; 9.165  ; 9.165  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[4]   ; CLOCK_50                 ; 9.226  ; 9.226  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[5]   ; CLOCK_50                 ; 9.415  ; 9.415  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[6]   ; CLOCK_50                 ; 9.478  ; 9.478  ; Rise       ; CLOCK_50                                                 ;
; HEX2[*]    ; CLOCK_50                 ; 10.021 ; 10.021 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[0]   ; CLOCK_50                 ; 9.969  ; 9.969  ; Rise       ; CLOCK_50                                                 ;
;  HEX2[1]   ; CLOCK_50                 ; 9.928  ; 9.928  ; Rise       ; CLOCK_50                                                 ;
;  HEX2[2]   ; CLOCK_50                 ; 9.991  ; 9.991  ; Rise       ; CLOCK_50                                                 ;
;  HEX2[3]   ; CLOCK_50                 ; 10.021 ; 10.021 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[4]   ; CLOCK_50                 ; 9.720  ; 9.720  ; Rise       ; CLOCK_50                                                 ;
;  HEX2[5]   ; CLOCK_50                 ; 9.681  ; 9.681  ; Rise       ; CLOCK_50                                                 ;
;  HEX2[6]   ; CLOCK_50                 ; 9.715  ; 9.715  ; Rise       ; CLOCK_50                                                 ;
; HEX3[*]    ; CLOCK_50                 ; 11.139 ; 11.139 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[0]   ; CLOCK_50                 ; 11.016 ; 11.016 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[1]   ; CLOCK_50                 ; 10.889 ; 10.889 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[2]   ; CLOCK_50                 ; 10.932 ; 10.932 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[3]   ; CLOCK_50                 ; 10.885 ; 10.885 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[4]   ; CLOCK_50                 ; 10.904 ; 10.904 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[5]   ; CLOCK_50                 ; 11.139 ; 11.139 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[6]   ; CLOCK_50                 ; 11.138 ; 11.138 ; Rise       ; CLOCK_50                                                 ;
; HEX4[*]    ; CLOCK_50                 ; 8.687  ; 8.687  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[0]   ; CLOCK_50                 ; 8.380  ; 8.380  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[1]   ; CLOCK_50                 ; 8.402  ; 8.402  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[2]   ; CLOCK_50                 ; 8.359  ; 8.359  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[3]   ; CLOCK_50                 ; 8.664  ; 8.664  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[4]   ; CLOCK_50                 ; 8.561  ; 8.561  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[5]   ; CLOCK_50                 ; 8.681  ; 8.681  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[6]   ; CLOCK_50                 ; 8.687  ; 8.687  ; Rise       ; CLOCK_50                                                 ;
; HEX5[*]    ; CLOCK_50                 ; 9.304  ; 9.304  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[0]   ; CLOCK_50                 ; 9.304  ; 9.304  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[1]   ; CLOCK_50                 ; 9.273  ; 9.273  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[2]   ; CLOCK_50                 ; 9.164  ; 9.164  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[3]   ; CLOCK_50                 ; 9.031  ; 9.031  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[4]   ; CLOCK_50                 ; 8.998  ; 8.998  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[5]   ; CLOCK_50                 ; 9.011  ; 9.011  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[6]   ; CLOCK_50                 ; 9.172  ; 9.172  ; Rise       ; CLOCK_50                                                 ;
; HEX6[*]    ; CLOCK_50                 ; 9.325  ; 9.325  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[0]   ; CLOCK_50                 ; 8.782  ; 8.782  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[1]   ; CLOCK_50                 ; 8.788  ; 8.788  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[2]   ; CLOCK_50                 ; 8.776  ; 8.776  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[3]   ; CLOCK_50                 ; 9.322  ; 9.322  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[4]   ; CLOCK_50                 ; 9.325  ; 9.325  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[5]   ; CLOCK_50                 ; 9.321  ; 9.321  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[6]   ; CLOCK_50                 ; 9.302  ; 9.302  ; Rise       ; CLOCK_50                                                 ;
; HEX7[*]    ; CLOCK_50                 ; 9.709  ; 9.709  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[0]   ; CLOCK_50                 ; 9.421  ; 9.421  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[1]   ; CLOCK_50                 ; 9.444  ; 9.444  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[2]   ; CLOCK_50                 ; 9.397  ; 9.397  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[3]   ; CLOCK_50                 ; 9.406  ; 9.406  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[4]   ; CLOCK_50                 ; 9.393  ; 9.393  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[5]   ; CLOCK_50                 ; 9.709  ; 9.709  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[6]   ; CLOCK_50                 ; 9.595  ; 9.595  ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 7.921  ; 7.921  ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 7.253  ; 7.253  ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 7.921  ; 7.921  ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 7.023  ; 7.023  ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 7.023  ; 7.023  ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 11.159 ; 11.159 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 8.511  ; 8.511  ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 7.102  ;        ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 2.969 ;       ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;       ; 2.969 ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 9.617 ; 9.617 ; Rise       ; CLOCK_50                                                 ;
; HEX0[*]    ; CLOCK_50                 ; 7.658 ; 7.658 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[0]   ; CLOCK_50                 ; 7.688 ; 7.688 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[1]   ; CLOCK_50                 ; 7.658 ; 7.658 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[2]   ; CLOCK_50                 ; 7.664 ; 7.664 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[3]   ; CLOCK_50                 ; 7.926 ; 7.926 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[4]   ; CLOCK_50                 ; 7.941 ; 7.941 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[5]   ; CLOCK_50                 ; 7.918 ; 7.918 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[6]   ; CLOCK_50                 ; 7.924 ; 7.924 ; Rise       ; CLOCK_50                                                 ;
; HEX1[*]    ; CLOCK_50                 ; 8.473 ; 8.473 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[0]   ; CLOCK_50                 ; 8.795 ; 8.795 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[1]   ; CLOCK_50                 ; 8.928 ; 8.928 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[2]   ; CLOCK_50                 ; 8.515 ; 8.515 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[3]   ; CLOCK_50                 ; 8.473 ; 8.473 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[4]   ; CLOCK_50                 ; 8.509 ; 8.509 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[5]   ; CLOCK_50                 ; 8.756 ; 8.756 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[6]   ; CLOCK_50                 ; 8.790 ; 8.790 ; Rise       ; CLOCK_50                                                 ;
; HEX2[*]    ; CLOCK_50                 ; 8.807 ; 8.807 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[0]   ; CLOCK_50                 ; 9.100 ; 9.100 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[1]   ; CLOCK_50                 ; 9.048 ; 9.048 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[2]   ; CLOCK_50                 ; 9.149 ; 9.149 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[3]   ; CLOCK_50                 ; 9.153 ; 9.153 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[4]   ; CLOCK_50                 ; 8.851 ; 8.851 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[5]   ; CLOCK_50                 ; 8.807 ; 8.807 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[6]   ; CLOCK_50                 ; 8.832 ; 8.832 ; Rise       ; CLOCK_50                                                 ;
; HEX3[*]    ; CLOCK_50                 ; 9.212 ; 9.212 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[0]   ; CLOCK_50                 ; 9.372 ; 9.372 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[1]   ; CLOCK_50                 ; 9.212 ; 9.212 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[2]   ; CLOCK_50                 ; 9.255 ; 9.255 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[3]   ; CLOCK_50                 ; 9.212 ; 9.212 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[4]   ; CLOCK_50                 ; 9.255 ; 9.255 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[5]   ; CLOCK_50                 ; 9.464 ; 9.464 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[6]   ; CLOCK_50                 ; 9.462 ; 9.462 ; Rise       ; CLOCK_50                                                 ;
; HEX4[*]    ; CLOCK_50                 ; 7.936 ; 7.936 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[0]   ; CLOCK_50                 ; 7.936 ; 7.936 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[1]   ; CLOCK_50                 ; 7.959 ; 7.959 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[2]   ; CLOCK_50                 ; 7.949 ; 7.949 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[3]   ; CLOCK_50                 ; 8.221 ; 8.221 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[4]   ; CLOCK_50                 ; 8.115 ; 8.115 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[5]   ; CLOCK_50                 ; 8.235 ; 8.235 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[6]   ; CLOCK_50                 ; 8.241 ; 8.241 ; Rise       ; CLOCK_50                                                 ;
; HEX5[*]    ; CLOCK_50                 ; 8.392 ; 8.392 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[0]   ; CLOCK_50                 ; 8.698 ; 8.698 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[1]   ; CLOCK_50                 ; 8.666 ; 8.666 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[2]   ; CLOCK_50                 ; 8.557 ; 8.557 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[3]   ; CLOCK_50                 ; 8.424 ; 8.424 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[4]   ; CLOCK_50                 ; 8.392 ; 8.392 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[5]   ; CLOCK_50                 ; 8.403 ; 8.403 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[6]   ; CLOCK_50                 ; 8.567 ; 8.567 ; Rise       ; CLOCK_50                                                 ;
; HEX6[*]    ; CLOCK_50                 ; 7.952 ; 7.952 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[0]   ; CLOCK_50                 ; 7.965 ; 7.965 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[1]   ; CLOCK_50                 ; 7.971 ; 7.971 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[2]   ; CLOCK_50                 ; 7.952 ; 7.952 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[3]   ; CLOCK_50                 ; 8.507 ; 8.507 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[4]   ; CLOCK_50                 ; 8.510 ; 8.510 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[5]   ; CLOCK_50                 ; 8.506 ; 8.506 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[6]   ; CLOCK_50                 ; 8.491 ; 8.491 ; Rise       ; CLOCK_50                                                 ;
; HEX7[*]    ; CLOCK_50                 ; 8.474 ; 8.474 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[0]   ; CLOCK_50                 ; 8.536 ; 8.536 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[1]   ; CLOCK_50                 ; 8.554 ; 8.554 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[2]   ; CLOCK_50                 ; 8.474 ; 8.474 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[3]   ; CLOCK_50                 ; 8.517 ; 8.517 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[4]   ; CLOCK_50                 ; 8.505 ; 8.505 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[5]   ; CLOCK_50                 ; 8.813 ; 8.813 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[6]   ; CLOCK_50                 ; 8.696 ; 8.696 ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 7.253 ; 7.253 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 7.253 ; 7.253 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 7.921 ; 7.921 ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 7.023 ; 7.023 ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 7.023 ; 7.023 ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 9.552 ; 7.102 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 8.511 ; 8.511 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 7.102 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------+
; Fast Model Setup Summary                          ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; -1.043 ; -21.257       ;
; avconf:avc|LUT_INDEX[1]  ; 0.006  ; 0.000         ;
; CLOCK_50                 ; 1.962  ; 0.000         ;
+--------------------------+--------+---------------+


+---------------------------------------------------+
; Fast Model Hold Summary                           ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; CLOCK_50                 ; -1.582 ; -1.582        ;
; avconf:avc|LUT_INDEX[1]  ; -1.577 ; -23.196       ;
; avconf:avc|mI2C_CTRL_CLK ; -1.457 ; -17.202       ;
+--------------------------+--------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 18.148 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.711 ; 0.000         ;
+----------+-------+---------------+


+---------------------------------------------------+
; Fast Model Minimum Pulse Width Summary            ;
+--------------------------+--------+---------------+
; Clock                    ; Slack  ; End Point TNS ;
+--------------------------+--------+---------------+
; avconf:avc|mI2C_CTRL_CLK ; -0.500 ; -56.000       ;
; avconf:avc|LUT_INDEX[1]  ; 0.500  ; 0.000         ;
; CLOCK_50                 ; 7.873  ; 0.000         ;
+--------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.043 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.095     ; 0.980      ;
; -1.043 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.095     ; 0.980      ;
; -1.043 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.095     ; 0.980      ;
; -1.043 ; avconf:avc|mSetup_ST.0010                  ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.095     ; 0.980      ;
; -0.922 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.095     ; 0.859      ;
; -0.887 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.095     ; 0.824      ;
; -0.852 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.095     ; 0.789      ;
; -0.817 ; avconf:avc|LUT_INDEX[0]                    ; avconf:avc|LUT_INDEX[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -1.095     ; 0.754      ;
; -0.660 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[0]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.692      ;
; -0.583 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[11]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.615      ;
; -0.583 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[10]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.615      ;
; -0.568 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[9]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.007      ; 1.607      ;
; -0.568 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[13]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.007      ; 1.607      ;
; -0.560 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[3]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.592      ;
; -0.560 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[8]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.592      ;
; -0.560 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[1]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.592      ;
; -0.560 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[22]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.592      ;
; -0.553 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.585      ;
; -0.504 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.536      ;
; -0.456 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.488      ;
; -0.441 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[4]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 1.465      ;
; -0.441 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[7]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 1.465      ;
; -0.441 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[12]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.008     ; 1.465      ;
; -0.440 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[5]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.465      ;
; -0.440 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[6]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.465      ;
; -0.440 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[15]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.465      ;
; -0.418 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.450      ;
; -0.418 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.450      ;
; -0.418 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.450      ;
; -0.418 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.450      ;
; -0.418 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.450      ;
; -0.400 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.432      ;
; -0.400 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.432      ;
; -0.400 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.432      ;
; -0.400 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.432      ;
; -0.400 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.432      ;
; -0.392 ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.424      ;
; -0.359 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[2]                    ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.384      ;
; -0.359 ; avconf:avc|mSetup_ST.0000                  ; avconf:avc|mI2C_DATA[14]                   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; -0.007     ; 1.384      ;
; -0.355 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.387      ;
; -0.355 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.387      ;
; -0.355 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.387      ;
; -0.355 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.387      ;
; -0.355 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.387      ;
; -0.346 ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.378      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.374      ;
; -0.332 ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.364      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.324 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.356      ;
; -0.289 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[2]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[1]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[22]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[14]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[12]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.321      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[11]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[10]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[7]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[8]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[5]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[6]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[13]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|I2C_Controller:u0|SD[15]        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.311      ;
; -0.277 ; avconf:avc|I2C_Controller:u0|SD[0]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.309      ;
; -0.275 ; avconf:avc|I2C_Controller:u0|SD[9]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.307      ;
; -0.274 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.306      ;
; -0.257 ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.289      ;
; -0.253 ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.285      ;
; -0.237 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.006      ; 1.275      ;
; -0.237 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.006      ; 1.275      ;
; -0.237 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.006      ; 1.275      ;
; -0.237 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.006      ; 1.275      ;
; -0.237 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.006      ; 1.275      ;
; -0.237 ; avconf:avc|mI2C_GO                         ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.006      ; 1.275      ;
; -0.234 ; avconf:avc|I2C_Controller:u0|SD[3]         ; avconf:avc|I2C_Controller:u0|SDO           ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.266      ;
; -0.213 ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; avconf:avc|I2C_Controller:u0|SD[4]         ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 1.000        ; 0.000      ; 1.245      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'avconf:avc|LUT_INDEX[1]'                                                                                                             ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; 0.006 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.606      ; 1.211      ;
; 0.018 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.594      ; 1.188      ;
; 0.039 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.593      ; 1.155      ;
; 0.046 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.598      ; 1.154      ;
; 0.052 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.597      ; 1.145      ;
; 0.058 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.597      ; 1.139      ;
; 0.078 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.608      ; 1.129      ;
; 0.084 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.590      ; 1.106      ;
; 0.139 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.608      ; 1.077      ;
; 0.174 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.601      ; 1.027      ;
; 0.189 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.606      ; 1.019      ;
; 0.206 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.537      ; 0.987      ;
; 0.209 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.549      ; 1.000      ;
; 0.227 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.600      ; 0.984      ;
; 0.411 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.604      ; 0.793      ;
; 0.421 ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 0.603      ; 0.795      ;
; 0.729 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.696      ; 1.567      ;
; 0.839 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.699      ; 1.460      ;
; 0.847 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.685      ; 1.438      ;
; 0.848 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.698      ; 1.463      ;
; 0.865 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.696      ; 1.431      ;
; 0.885 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.689      ; 1.416      ;
; 0.886 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.688      ; 1.403      ;
; 0.888 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.693      ; 1.407      ;
; 0.894 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.696      ; 1.402      ;
; 0.915 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.693      ; 1.380      ;
; 0.934 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.699      ; 1.365      ;
; 0.938 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.692      ; 1.354      ;
; 0.945 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.701      ; 1.358      ;
; 0.966 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.698      ; 1.345      ;
; 0.971 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.698      ; 1.340      ;
; 0.979 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.703      ; 1.323      ;
; 0.983 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.703      ; 1.319      ;
; 0.984 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.688      ; 1.305      ;
; 0.988 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.685      ; 1.297      ;
; 1.015 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.644      ; 1.289      ;
; 1.019 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.689      ; 1.282      ;
; 1.022 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.692      ; 1.270      ;
; 1.027 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.699      ; 1.272      ;
; 1.032 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.701      ; 1.271      ;
; 1.036 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.692      ; 1.256      ;
; 1.044 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.703      ; 1.267      ;
; 1.047 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.692      ; 1.245      ;
; 1.052 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.696      ; 1.244      ;
; 1.057 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.703      ; 1.254      ;
; 1.062 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.695      ; 1.244      ;
; 1.082 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.701      ; 1.221      ;
; 1.085 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.695      ; 1.221      ;
; 1.086 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.701      ; 1.226      ;
; 1.091 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.644      ; 1.213      ;
; 1.092 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.692      ; 1.200      ;
; 1.102 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.701      ; 1.210      ;
; 1.123 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.685      ; 1.162      ;
; 1.128 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.688      ; 1.161      ;
; 1.132 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.693      ; 1.163      ;
; 1.155 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.693      ; 1.140      ;
; 1.155 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.632      ; 1.133      ;
; 1.156 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.698      ; 1.155      ;
; 1.161 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.632      ; 1.127      ;
; 1.182 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.688      ; 1.107      ;
; 1.185 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.632      ; 1.103      ;
; 1.202 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.692      ; 1.090      ;
; 1.213 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.689      ; 1.088      ;
; 1.213 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.644      ; 1.091      ;
; 1.214 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.692      ; 1.078      ;
; 1.215 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.703      ; 1.087      ;
; 1.224 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.689      ; 1.077      ;
; 1.241 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.701      ; 1.062      ;
; 1.254 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.703      ; 1.057      ;
; 1.262 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.685      ; 1.023      ;
; 1.265 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.699      ; 1.034      ;
; 1.281 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.703      ; 1.030      ;
; 1.296 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.391      ; 1.336      ;
; 1.307 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.701      ; 1.005      ;
; 1.310 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.695      ; 0.996      ;
; 1.319 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.388      ; 1.312      ;
; 1.322 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.644      ; 0.982      ;
; 1.329 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.393      ; 1.318      ;
; 1.332 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.695      ; 0.974      ;
; 1.334 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.383      ; 1.291      ;
; 1.343 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.632      ; 0.945      ;
; 1.355 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.387      ; 1.273      ;
; 1.386 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.692      ; 0.906      ;
; 1.390 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.394      ; 1.245      ;
; 1.392 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.380      ; 1.229      ;
; 1.421 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.384      ; 1.216      ;
; 1.430 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.339      ; 1.210      ;
; 1.435 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.703      ; 0.867      ;
; 1.449 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.398      ; 1.198      ;
; 1.459 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.387      ; 1.169      ;
; 1.463 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.398      ; 1.175      ;
; 1.488 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.396      ; 1.160      ;
; 1.504 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.390      ; 1.138      ;
; 1.541 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 1.701      ; 0.771      ;
; 1.579 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.396      ; 1.060      ;
; 1.603 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.500        ; 2.327      ; 1.021      ;
; 1.796 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.391      ; 1.336      ;
; 1.819 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.388      ; 1.312      ;
; 1.829 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.393      ; 1.318      ;
; 1.834 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 1.000        ; 2.383      ; 1.291      ;
+-------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                       ; To Node                  ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+
; 1.962  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.656      ; 0.367      ;
; 2.462  ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.656      ; 0.367      ;
; 13.728 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.226      ;
; 13.728 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.226      ;
; 13.728 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.226      ;
; 13.728 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.226      ;
; 13.728 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.226      ;
; 13.728 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.226      ;
; 13.728 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.226      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.187      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.187      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.187      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.187      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.187      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.187      ;
; 13.749 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.187      ;
; 13.763 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.191      ;
; 13.763 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.191      ;
; 13.763 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.191      ;
; 13.763 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.191      ;
; 13.763 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.191      ;
; 13.763 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.191      ;
; 13.763 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.191      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.152      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.152      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.152      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.152      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.152      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.152      ;
; 13.784 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.152      ;
; 13.798 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.156      ;
; 13.798 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.156      ;
; 13.798 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.156      ;
; 13.798 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.156      ;
; 13.798 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.156      ;
; 13.798 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.156      ;
; 13.798 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.156      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.117      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.117      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.117      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.117      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.117      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.117      ;
; 13.819 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][37]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.117      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.106      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.121      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.106      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.106      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.106      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.106      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.106      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[1][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.106      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.121      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.121      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.121      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.121      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.121      ;
; 13.833 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.121      ;
; 13.868 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.071      ;
; 13.868 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.071      ;
; 13.868 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.071      ;
; 13.868 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.071      ;
; 13.868 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.071      ;
; 13.868 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.071      ;
; 13.868 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[1][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 6.071      ;
; 13.913 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.023      ;
; 13.913 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.023      ;
; 13.913 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.023      ;
; 13.913 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.023      ;
; 13.913 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.023      ;
; 13.913 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.023      ;
; 13.913 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[6][36]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.096     ; 6.023      ;
; 13.927 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.027      ;
; 13.927 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.027      ;
; 13.927 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.027      ;
; 13.927 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.027      ;
; 13.927 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.027      ;
; 13.927 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.027      ;
; 13.927 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 6.027      ;
; 13.958 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 5.979      ;
; 13.958 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 5.979      ;
; 13.958 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 5.979      ;
; 13.958 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 5.979      ;
; 13.958 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 5.979      ;
; 13.958 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 5.979      ;
; 13.958 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[5][39]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 5.979      ;
; 13.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.992      ;
; 13.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.992      ;
; 13.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.992      ;
; 13.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.992      ;
; 13.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.992      ;
; 13.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.992      ;
; 13.962 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ; filter1:nelson|y[7][34]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.078     ; 5.992      ;
; 13.993 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[1][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 5.946      ;
; 13.993 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ; filter1:nelson|y[5][38]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.095     ; 5.944      ;
; 13.993 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ; filter1:nelson|y[1][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 5.946      ;
; 13.993 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ; filter1:nelson|y[1][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 5.946      ;
; 13.993 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ; filter1:nelson|y[1][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 5.946      ;
; 13.993 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ; filter1:nelson|y[1][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 5.946      ;
; 13.993 ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ; filter1:nelson|y[1][35]  ; CLOCK_50                 ; CLOCK_50    ; 20.000       ; -0.093     ; 5.946      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                         ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; -1.582 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.656      ; 0.367      ;
; -1.082 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                 ; avconf:avc|mI2C_CTRL_CLK                                                                                                                                                                                                                                        ; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.656      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                  ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                  ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_2_dff                                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                   ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[6]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[5]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[4]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[3]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[2]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[1]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; delay:my_delay_left|indicator                                                                                                                                                                                                            ; delay:my_delay_left|indicator                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.235  ; rst_sync:reset|rst_meta                                                                                                                                                                                                                  ; rst_sync:reset|rst_out                                                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.387      ;
; 0.236  ; filter1:nelson|y[0][2]                                                                                                                                                                                                                   ; filter1:nelson|y[1][2]                                                                                                                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.238  ; distortion:my_distortion|y[6]                                                                                                                                                                                                            ; delay:my_delay_left|DI[6]                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                                ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                          ; Audio_Controller:Audio_Controller|done_dac_channel_sync                                                                                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                          ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]                                                                                                                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]     ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                            ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[27]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[28]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]                                                                                                                  ; Audio_Controller:Audio_Controller|audio_out_allowed                                                                                                                                                                                                             ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; distortion:my_distortion|data_in[10]                                                                                                                                                                                                     ; distortion:my_distortion|y[10]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; distortion:my_distortion|data_in[14]                                                                                                                                                                                                     ; distortion:my_distortion|y[14]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; distortion:my_distortion|y[2]                                                                                                                                                                                                            ; delay:my_delay_left|DI[2]                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                              ; avconf:avc|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6] ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                        ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]                               ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; distortion:my_distortion|y[1]                                                                                                                                                                                                            ; delay:my_delay_left|y_temp[1]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; distortion:my_distortion|y[8]                                                                                                                                                                                                            ; delay:my_delay_left|DI[8]                                                                                                                                                                                                                                       ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; distortion:my_distortion|data_in[9]                                                                                                                                                                                                      ; distortion:my_distortion|y[9]                                                                                                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; distortion:my_distortion|y[10]                                                                                                                                                                                                           ; delay:my_delay_left|DI[10]                                                                                                                                                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; distortion:my_distortion|data_in[13]                                                                                                                                                                                                     ; distortion:my_distortion|y[13]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[25]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; delay:my_delay_left|ADDR2[5]                                                                                                                                                                                                             ; delay:my_delay_left|ADDR1[5]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; distortion:my_distortion|data_in[20]                                                                                                                                                                                                     ; distortion:my_distortion|y[20]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]                                                                                                                              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]                                                                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb                        ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|low_addressa[0]                                          ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.248  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|full_dff                         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]                                                                                                                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.251  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[27]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.454      ;
; 0.251  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.403      ;
; 0.252  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[31]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.455      ;
; 0.252  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.455      ;
; 0.252  ; distortion:my_distortion|data_in[12]                                                                                                                                                                                                     ; distortion:my_distortion|y[12]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; distortion:my_distortion|data_in[18]                                                                                                                                                                                                     ; distortion:my_distortion|y[18]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.404      ;
; 0.254  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[32]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.457      ;
; 0.254  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]    ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_d5b:rd_ptr_msb|safe_q[5]                           ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.255  ; distortion:my_distortion|data_in[30]                                                                                                                                                                                                     ; distortion:my_distortion|y[30]                                                                                                                                                                                                                                  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.256  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.459      ;
; 0.257  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.460      ;
; 0.257  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.460      ;
; 0.257  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.460      ;
; 0.258  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[29]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.461      ;
; 0.260  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[26]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.463      ;
; 0.260  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[25]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.463      ;
; 0.261  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[30]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.464      ;
; 0.262  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[28]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.465      ;
; 0.262  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.465      ;
; 0.263  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.065      ; 0.466      ;
; 0.274  ; delay:my_delay_left|ADDR2[0]                                                                                                                                                                                                             ; delay:my_delay_left|ADDR1[0]                                                                                                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.426      ;
; 0.288  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[0]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.488      ;
; 0.289  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[6]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.489      ;
; 0.291  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[3]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.491      ;
; 0.291  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[2]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.491      ;
; 0.291  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[1]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.491      ;
; 0.291  ; delay:my_delay_left|ADDR1[11]                                                                                                                                                                                                            ; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ram_block1a70~porta_address_reg11                                                                                                     ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.491      ;
; 0.292  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|safe_q[5]         ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5  ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.062      ; 0.492      ;
; 0.292  ; delay:my_delay_left|ADDR2[8]                                                                                                                                                                                                             ; delay:my_delay_left|memory:ram_memory|dp_memory:ram_memory|altsyncram:altsyncram_component|altsyncram_gvr1:auto_generated|ram_block1a70~portb_address_reg8                                                                                                      ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.066      ; 0.496      ;
; 0.314  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_1_dff                  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|usedw_is_0_dff                                         ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
; 0.314  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                             ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                    ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.466      ;
; 0.315  ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                                   ; CLOCK_50                 ; CLOCK_50    ; 0.000        ; 0.000      ; 0.467      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'avconf:avc|LUT_INDEX[1]'                                                                                                               ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock             ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+
; -1.577 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.327      ; 0.891      ;
; -1.532 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.387      ; 0.996      ;
; -1.488 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.396      ; 1.049      ;
; -1.486 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.387      ; 1.042      ;
; -1.477 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.396      ; 1.060      ;
; -1.470 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.398      ; 1.069      ;
; -1.469 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.384      ; 1.056      ;
; -1.457 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.394      ; 1.078      ;
; -1.448 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.339      ; 1.032      ;
; -1.447 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.393      ; 1.087      ;
; -1.444 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.398      ; 1.095      ;
; -1.441 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.390      ; 1.090      ;
; -1.432 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.391      ; 1.100      ;
; -1.362 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.388      ; 1.167      ;
; -1.338 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.380      ; 1.183      ;
; -1.328 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 2.383      ; 1.196      ;
; -1.077 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.327      ; 0.891      ;
; -1.032 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.387      ; 0.996      ;
; -0.988 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.396      ; 1.049      ;
; -0.986 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[12] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.387      ; 1.042      ;
; -0.977 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.396      ; 1.060      ;
; -0.970 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[11] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.398      ; 1.069      ;
; -0.969 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.384      ; 1.056      ;
; -0.957 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.394      ; 1.078      ;
; -0.948 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.339      ; 1.032      ;
; -0.947 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[13] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.393      ; 1.087      ;
; -0.944 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[10] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.398      ; 1.095      ;
; -0.941 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[15] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.390      ; 1.090      ;
; -0.932 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.391      ; 1.100      ;
; -0.930 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.701      ; 0.771      ;
; -0.925 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.701      ; 0.776      ;
; -0.862 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.388      ; 1.167      ;
; -0.845 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.701      ; 0.856      ;
; -0.839 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.703      ; 0.864      ;
; -0.838 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[14] ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.380      ; 1.183      ;
; -0.836 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.703      ; 0.867      ;
; -0.835 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.644      ; 0.809      ;
; -0.829 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.698      ; 0.869      ;
; -0.828 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.699      ; 0.871      ;
; -0.828 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1] ; -0.500       ; 2.383      ; 1.196      ;
; -0.826 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.685      ; 0.859      ;
; -0.786 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 0.906      ;
; -0.776 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.701      ; 0.925      ;
; -0.774 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 0.918      ;
; -0.765 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.689      ; 0.924      ;
; -0.760 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.701      ; 0.941      ;
; -0.747 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.688      ; 0.941      ;
; -0.730 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.701      ; 0.971      ;
; -0.727 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.703      ; 0.976      ;
; -0.721 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.695      ; 0.974      ;
; -0.699 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.695      ; 0.996      ;
; -0.694 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.632      ; 0.938      ;
; -0.693 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.696      ; 1.003      ;
; -0.692 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 1.001      ;
; -0.690 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.685      ; 0.995      ;
; -0.687 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.632      ; 0.945      ;
; -0.674 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.703      ; 1.029      ;
; -0.662 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.644      ; 0.982      ;
; -0.660 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.701      ; 1.041      ;
; -0.659 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.632      ; 0.973      ;
; -0.657 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.703      ; 1.046      ;
; -0.646 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.703      ; 1.057      ;
; -0.637 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 1.055      ;
; -0.637 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.685      ; 1.048      ;
; -0.634 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.688      ; 1.054      ;
; -0.617 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[0]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.632      ; 1.015      ;
; -0.614 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 1.078      ;
; -0.612 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.689      ; 1.077      ;
; -0.608 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 1.084      ;
; -0.597 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.644      ; 1.047      ;
; -0.596 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 1.096      ;
; -0.594 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.699      ; 1.105      ;
; -0.589 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.698      ; 1.109      ;
; -0.587 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[3]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.701      ; 1.114      ;
; -0.586 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.689      ; 1.103      ;
; -0.584 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[10] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.703      ; 1.119      ;
; -0.563 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.699      ; 1.136      ;
; -0.562 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[12] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 1.130      ;
; -0.557 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.644      ; 1.087      ;
; -0.553 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 1.140      ;
; -0.551 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[4]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.689      ; 1.138      ;
; -0.543 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.698      ; 1.155      ;
; -0.534 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.688      ; 1.154      ;
; -0.530 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.696      ; 1.166      ;
; -0.527 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[2]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.688      ; 1.161      ;
; -0.524 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.695      ; 1.171      ;
; -0.504 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[15] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.695      ; 1.191      ;
; -0.503 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.696      ; 1.193      ;
; -0.483 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[11] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.703      ; 1.220      ;
; -0.482 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_DATA[7]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.692      ; 1.210      ;
; -0.474 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.699      ; 1.225      ;
; -0.473 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 1.220      ;
; -0.466 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.698      ; 1.232      ;
; -0.450 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_DATA[5]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.693      ; 1.243      ;
; -0.372 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[14] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.685      ; 1.313      ;
; -0.370 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_DATA[6]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 1.696      ; 1.326      ;
; 0.189  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[9]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.604      ; 0.793      ;
; 0.192  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[13] ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.603      ; 0.795      ;
; 0.273  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[1]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.606      ; 0.879      ;
; 0.282  ; avconf:avc|LUT_INDEX[0] ; avconf:avc|LUT_DATA[8]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1] ; 0.000        ; 0.549      ; 0.831      ;
+--------+-------------------------+-------------------------+--------------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'avconf:avc|mI2C_CTRL_CLK'                                                                                                                 ;
+--------+-------------------------+---------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                   ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -1.457 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 0.626      ;
; -1.138 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 0.945      ;
; -0.957 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 0.626      ;
; -0.921 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0000 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 1.162      ;
; -0.921 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0001 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 1.162      ;
; -0.921 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0010 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 1.162      ;
; -0.921 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_GO        ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 1.162      ;
; -0.792 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[22]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 1.291      ;
; -0.732 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[2]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.783      ; 1.344      ;
; -0.732 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[14]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.783      ; 1.344      ;
; -0.651 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[5]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.783      ; 1.425      ;
; -0.651 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[6]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.783      ; 1.425      ;
; -0.651 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[15]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.783      ; 1.425      ;
; -0.650 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[4]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.782      ; 1.425      ;
; -0.650 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[7]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.782      ; 1.425      ;
; -0.650 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[12]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.782      ; 1.425      ;
; -0.638 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 0.945      ;
; -0.531 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[3]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 1.552      ;
; -0.531 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[8]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 1.552      ;
; -0.531 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[1]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 1.552      ;
; -0.523 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[9]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.797      ; 1.567      ;
; -0.523 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[13]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.797      ; 1.567      ;
; -0.508 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[11]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 1.575      ;
; -0.508 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[10]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 1.575      ;
; -0.431 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[0]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.790      ; 1.652      ;
; -0.421 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0000 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 1.162      ;
; -0.421 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0001 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 1.162      ;
; -0.421 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mSetup_ST.0010 ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 1.162      ;
; -0.421 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_GO        ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 1.162      ;
; -0.387 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 0.860      ;
; -0.336 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 0.911      ;
; -0.334 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 0.913      ;
; -0.292 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[22]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 1.291      ;
; -0.275 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mSetup_ST.0000 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 0.972      ;
; -0.275 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mSetup_ST.0001 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 0.972      ;
; -0.275 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mSetup_ST.0010 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 0.972      ;
; -0.275 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_GO        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 0.972      ;
; -0.241 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.006      ;
; -0.232 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[2]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.783      ; 1.344      ;
; -0.232 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[14]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.783      ; 1.344      ;
; -0.222 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[2]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.695      ; 0.766      ;
; -0.220 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_INDEX[0]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.027      ;
; -0.190 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.057      ;
; -0.188 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.059      ;
; -0.187 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[3]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.695      ; 0.801      ;
; -0.185 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mSetup_ST.0000 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.062      ;
; -0.185 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mSetup_ST.0001 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.062      ;
; -0.185 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mSetup_ST.0010 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.062      ;
; -0.185 ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_GO        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.062      ;
; -0.171 ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[22]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.076      ;
; -0.152 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[4]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.695      ; 0.836      ;
; -0.151 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[5]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.783      ; 1.425      ;
; -0.151 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[6]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.783      ; 1.425      ;
; -0.151 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[15]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.783      ; 1.425      ;
; -0.150 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[4]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.782      ; 1.425      ;
; -0.150 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[7]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.782      ; 1.425      ;
; -0.150 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[12]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.782      ; 1.425      ;
; -0.117 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mSetup_ST.0000 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.130      ;
; -0.117 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mSetup_ST.0001 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.130      ;
; -0.117 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mSetup_ST.0010 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.130      ;
; -0.117 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mI2C_GO        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.130      ;
; -0.117 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|LUT_INDEX[5]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 0.695      ; 0.871      ;
; -0.074 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|LUT_INDEX[1]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.173      ;
; -0.062 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|mI2C_DATA[22]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.185      ;
; -0.031 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[3]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 1.552      ;
; -0.031 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[8]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 1.552      ;
; -0.031 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[1]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 1.552      ;
; -0.024 ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mI2C_DATA[22]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.223      ;
; -0.023 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[9]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.797      ; 1.567      ;
; -0.023 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[13]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.797      ; 1.567      ;
; -0.008 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[11]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 1.575      ;
; -0.008 ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[10]  ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 1.575      ;
; -0.003 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|mSetup_ST.0000 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.244      ;
; -0.003 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|mSetup_ST.0001 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.244      ;
; -0.003 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|mSetup_ST.0010 ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.244      ;
; -0.003 ; avconf:avc|LUT_INDEX[3] ; avconf:avc|mI2C_GO        ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.244      ;
; 0.018  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[2]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.258      ;
; 0.018  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[14]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.258      ;
; 0.069  ; avconf:avc|LUT_INDEX[1] ; avconf:avc|mI2C_DATA[0]   ; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; -0.500       ; 1.790      ; 1.652      ;
; 0.071  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[22]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.095      ; 1.318      ;
; 0.072  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[2]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.312      ;
; 0.072  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mI2C_DATA[2]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.312      ;
; 0.072  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[14]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.312      ;
; 0.072  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mI2C_DATA[14]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.312      ;
; 0.099  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[5]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.339      ;
; 0.099  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[6]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.339      ;
; 0.099  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[15]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.339      ;
; 0.100  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[4]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.087      ; 1.339      ;
; 0.100  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[7]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.087      ; 1.339      ;
; 0.100  ; avconf:avc|LUT_INDEX[5] ; avconf:avc|mI2C_DATA[12]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.087      ; 1.339      ;
; 0.153  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[5]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.393      ;
; 0.153  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mI2C_DATA[5]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.393      ;
; 0.153  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[6]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.393      ;
; 0.153  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mI2C_DATA[6]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.393      ;
; 0.153  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[15]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.393      ;
; 0.153  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mI2C_DATA[15]  ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.088      ; 1.393      ;
; 0.154  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[4]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.087      ; 1.393      ;
; 0.154  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mI2C_DATA[4]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.087      ; 1.393      ;
; 0.154  ; avconf:avc|LUT_INDEX[4] ; avconf:avc|mI2C_DATA[7]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.087      ; 1.393      ;
; 0.154  ; avconf:avc|LUT_INDEX[2] ; avconf:avc|mI2C_DATA[7]   ; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 0.000        ; 1.087      ; 1.393      ;
+--------+-------------------------+---------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                    ;
+--------+------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 1.918      ;
; 18.148 ; rst_sync:reset|rst_out ; meter_wrapper:comb_192|meter:meter|max[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.040      ; 1.924      ;
; 18.148 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 1.912      ;
; 18.148 ; rst_sync:reset|rst_out ; delay:my_delay_left|debug[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.028      ; 1.912      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[31]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[31]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.933      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[25]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[30]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[27]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[26]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[29]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[28]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 1.934      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.933      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[1]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[1]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[1]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[2]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[2]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[3]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[3]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[3]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[4]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[4]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[4]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.933      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[5]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.933      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[6]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.933      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[6]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[7]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.933      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[7]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.933      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[8]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[8]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.933      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[8]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[9]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[9]                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[9]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.933      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[10]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[10]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[10]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 1.933      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[11]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[12]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[13]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 1.938      ;
; 18.149 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[13]                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 1.937      ;
+--------+------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                              ;
+-------+------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.711 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.897      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.897      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.897      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.897      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.897      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.897      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.897      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.897      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR2[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.898      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.897      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.898      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[8]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.898      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.898      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[3]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.897      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.898      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|ADDR1[12]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.898      ;
; 1.712 ; rst_sync:reset|rst_out ; delay:my_delay_left|indicator        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 1.898      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[5]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[11]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[12]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.937      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[18]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[23]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.933      ;
; 1.730 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[24]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.933      ;
; 1.730 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[25]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.933      ;
; 1.730 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[26]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.933      ;
; 1.730 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[27]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.933      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.730 ; rst_sync:reset|rst_out ; delay:my_delay_left|y[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.930      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[31] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[31]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.933      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.938      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[25] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|data_in[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.934      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.933      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; delay:my_delay_left|DI[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.933      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.933      ;
; 1.731 ; rst_sync:reset|rst_out ; distortion:my_distortion|y[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.937      ;
; 1.731 ; rst_sync:reset|rst_out ; delay:my_delay_left|y_temp[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.933      ;
+-------+------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'avconf:avc|mI2C_CTRL_CLK'                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|ACK3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|END           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SCLK          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SDO           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[22]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|LUT_INDEX[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[14]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[15]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[22]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; avconf:avc|mI2C_CTRL_CLK ; Rise       ; avconf:avc|mI2C_DATA[7]                    ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'avconf:avc|LUT_INDEX[1]'                                                                    ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                     ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[10]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[11]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[12]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[13]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[14]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[15]    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[2]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[3]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[4]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[5]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[6]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[7]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[8]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avconf:avc|LUT_DATA[9]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[0]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[10]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[11]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[12]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[13]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[14]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[15]|datac     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[1]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[2]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[3]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[4]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[5]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[6]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[7]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[8]|datad      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|LUT_DATA[9]|datac      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|LUT_INDEX[1]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~0|datab           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Fall       ; avc|Mux2~1|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; avconf:avc|LUT_INDEX[1] ; Rise       ; avc|Mux2~1|datac           ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg16 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg17 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg18 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg19 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg20 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg21 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg22 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg23 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg24 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg25 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg26 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg27 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg28 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg29 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg30 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg31 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg4 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg5 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a0~portb_address_reg6 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|altsyncram_rc81:FIFOram|ram_block1a11~porta_memory_reg0 ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; 2.587 ; 2.587 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; 2.416 ; 2.416 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; 2.519 ; 2.519 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; 2.513 ; 2.513 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; 3.733 ; 3.733 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 3.733 ; 3.733 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 0.668 ; 0.668 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 0.458 ; 0.458 ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; 0.668 ; 0.668 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 2.568 ; 2.568 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 3.284 ; 3.284 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 3.284 ; 3.284 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; -2.467 ; -2.467 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; -2.296 ; -2.296 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; -2.399 ; -2.399 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; -2.393 ; -2.393 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; -2.436 ; -2.436 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -2.436 ; -2.436 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 0.595  ; 0.595  ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 0.595  ; 0.595  ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; 0.227  ; 0.227  ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -2.165 ; -2.165 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -2.386 ; -2.386 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -2.386 ; -2.386 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 1.504 ;       ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;       ; 1.504 ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 5.185 ; 5.185 ; Rise       ; CLOCK_50                                                 ;
; HEX0[*]    ; CLOCK_50                 ; 4.524 ; 4.524 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[0]   ; CLOCK_50                 ; 4.408 ; 4.408 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[1]   ; CLOCK_50                 ; 4.365 ; 4.365 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[2]   ; CLOCK_50                 ; 4.379 ; 4.379 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[3]   ; CLOCK_50                 ; 4.512 ; 4.512 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[4]   ; CLOCK_50                 ; 4.524 ; 4.524 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[5]   ; CLOCK_50                 ; 4.500 ; 4.500 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[6]   ; CLOCK_50                 ; 4.505 ; 4.505 ; Rise       ; CLOCK_50                                                 ;
; HEX1[*]    ; CLOCK_50                 ; 5.166 ; 5.166 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[0]   ; CLOCK_50                 ; 5.116 ; 5.116 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[1]   ; CLOCK_50                 ; 5.166 ; 5.166 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[2]   ; CLOCK_50                 ; 4.928 ; 4.928 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[3]   ; CLOCK_50                 ; 4.907 ; 4.907 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[4]   ; CLOCK_50                 ; 4.950 ; 4.950 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[5]   ; CLOCK_50                 ; 5.033 ; 5.033 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[6]   ; CLOCK_50                 ; 5.065 ; 5.065 ; Rise       ; CLOCK_50                                                 ;
; HEX2[*]    ; CLOCK_50                 ; 5.290 ; 5.290 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[0]   ; CLOCK_50                 ; 5.262 ; 5.262 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[1]   ; CLOCK_50                 ; 5.216 ; 5.216 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[2]   ; CLOCK_50                 ; 5.283 ; 5.283 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[3]   ; CLOCK_50                 ; 5.290 ; 5.290 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[4]   ; CLOCK_50                 ; 5.150 ; 5.150 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[5]   ; CLOCK_50                 ; 5.121 ; 5.121 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[6]   ; CLOCK_50                 ; 5.137 ; 5.137 ; Rise       ; CLOCK_50                                                 ;
; HEX3[*]    ; CLOCK_50                 ; 5.960 ; 5.960 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[0]   ; CLOCK_50                 ; 5.914 ; 5.914 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[1]   ; CLOCK_50                 ; 5.859 ; 5.859 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[2]   ; CLOCK_50                 ; 5.891 ; 5.891 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[3]   ; CLOCK_50                 ; 5.858 ; 5.858 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[4]   ; CLOCK_50                 ; 5.882 ; 5.882 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[5]   ; CLOCK_50                 ; 5.954 ; 5.954 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[6]   ; CLOCK_50                 ; 5.960 ; 5.960 ; Rise       ; CLOCK_50                                                 ;
; HEX4[*]    ; CLOCK_50                 ; 4.635 ; 4.635 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[0]   ; CLOCK_50                 ; 4.494 ; 4.494 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[1]   ; CLOCK_50                 ; 4.505 ; 4.505 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[2]   ; CLOCK_50                 ; 4.496 ; 4.496 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[3]   ; CLOCK_50                 ; 4.609 ; 4.609 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[4]   ; CLOCK_50                 ; 4.580 ; 4.580 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[5]   ; CLOCK_50                 ; 4.627 ; 4.627 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[6]   ; CLOCK_50                 ; 4.635 ; 4.635 ; Rise       ; CLOCK_50                                                 ;
; HEX5[*]    ; CLOCK_50                 ; 5.035 ; 5.035 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[0]   ; CLOCK_50                 ; 5.035 ; 5.035 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[1]   ; CLOCK_50                 ; 5.004 ; 5.004 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[2]   ; CLOCK_50                 ; 4.960 ; 4.960 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[3]   ; CLOCK_50                 ; 4.913 ; 4.913 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[4]   ; CLOCK_50                 ; 4.889 ; 4.889 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[5]   ; CLOCK_50                 ; 4.892 ; 4.892 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[6]   ; CLOCK_50                 ; 4.972 ; 4.972 ; Rise       ; CLOCK_50                                                 ;
; HEX6[*]    ; CLOCK_50                 ; 5.003 ; 5.003 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[0]   ; CLOCK_50                 ; 4.721 ; 4.721 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[1]   ; CLOCK_50                 ; 4.724 ; 4.724 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[2]   ; CLOCK_50                 ; 4.724 ; 4.724 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[3]   ; CLOCK_50                 ; 5.002 ; 5.002 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[4]   ; CLOCK_50                 ; 5.003 ; 5.003 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[5]   ; CLOCK_50                 ; 4.990 ; 4.990 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[6]   ; CLOCK_50                 ; 4.983 ; 4.983 ; Rise       ; CLOCK_50                                                 ;
; HEX7[*]    ; CLOCK_50                 ; 5.197 ; 5.197 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[0]   ; CLOCK_50                 ; 5.062 ; 5.062 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[1]   ; CLOCK_50                 ; 5.075 ; 5.075 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[2]   ; CLOCK_50                 ; 5.042 ; 5.042 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[3]   ; CLOCK_50                 ; 5.040 ; 5.040 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[4]   ; CLOCK_50                 ; 5.036 ; 5.036 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[5]   ; CLOCK_50                 ; 5.197 ; 5.197 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[6]   ; CLOCK_50                 ; 5.145 ; 5.145 ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 4.413 ; 4.413 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 4.075 ; 4.075 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 4.413 ; 4.413 ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 3.971 ; 3.971 ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 3.971 ; 3.971 ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 5.789 ; 5.789 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 4.670 ; 4.670 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 3.553 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 1.504 ;       ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;       ; 1.504 ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 5.185 ; 5.185 ; Rise       ; CLOCK_50                                                 ;
; HEX0[*]    ; CLOCK_50                 ; 4.230 ; 4.230 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[0]   ; CLOCK_50                 ; 4.264 ; 4.264 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[1]   ; CLOCK_50                 ; 4.230 ; 4.230 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[2]   ; CLOCK_50                 ; 4.242 ; 4.242 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[3]   ; CLOCK_50                 ; 4.376 ; 4.376 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[4]   ; CLOCK_50                 ; 4.381 ; 4.381 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[5]   ; CLOCK_50                 ; 4.364 ; 4.364 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[6]   ; CLOCK_50                 ; 4.369 ; 4.369 ; Rise       ; CLOCK_50                                                 ;
; HEX1[*]    ; CLOCK_50                 ; 4.616 ; 4.616 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[0]   ; CLOCK_50                 ; 4.823 ; 4.823 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[1]   ; CLOCK_50                 ; 4.878 ; 4.878 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[2]   ; CLOCK_50                 ; 4.642 ; 4.642 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[3]   ; CLOCK_50                 ; 4.616 ; 4.616 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[4]   ; CLOCK_50                 ; 4.660 ; 4.660 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[5]   ; CLOCK_50                 ; 4.747 ; 4.747 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[6]   ; CLOCK_50                 ; 4.772 ; 4.772 ; Rise       ; CLOCK_50                                                 ;
; HEX2[*]    ; CLOCK_50                 ; 4.755 ; 4.755 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[0]   ; CLOCK_50                 ; 4.893 ; 4.893 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[1]   ; CLOCK_50                 ; 4.843 ; 4.843 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[2]   ; CLOCK_50                 ; 4.919 ; 4.919 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[3]   ; CLOCK_50                 ; 4.927 ; 4.927 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[4]   ; CLOCK_50                 ; 4.782 ; 4.782 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[5]   ; CLOCK_50                 ; 4.755 ; 4.755 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[6]   ; CLOCK_50                 ; 4.762 ; 4.762 ; Rise       ; CLOCK_50                                                 ;
; HEX3[*]    ; CLOCK_50                 ; 5.071 ; 5.071 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[0]   ; CLOCK_50                 ; 5.125 ; 5.125 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[1]   ; CLOCK_50                 ; 5.073 ; 5.073 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[2]   ; CLOCK_50                 ; 5.097 ; 5.097 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[3]   ; CLOCK_50                 ; 5.071 ; 5.071 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[4]   ; CLOCK_50                 ; 5.095 ; 5.095 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[5]   ; CLOCK_50                 ; 5.166 ; 5.166 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[6]   ; CLOCK_50                 ; 5.171 ; 5.171 ; Rise       ; CLOCK_50                                                 ;
; HEX4[*]    ; CLOCK_50                 ; 4.314 ; 4.314 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[0]   ; CLOCK_50                 ; 4.314 ; 4.314 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[1]   ; CLOCK_50                 ; 4.328 ; 4.328 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[2]   ; CLOCK_50                 ; 4.323 ; 4.323 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[3]   ; CLOCK_50                 ; 4.434 ; 4.434 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[4]   ; CLOCK_50                 ; 4.397 ; 4.397 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[5]   ; CLOCK_50                 ; 4.448 ; 4.448 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[6]   ; CLOCK_50                 ; 4.458 ; 4.458 ; Rise       ; CLOCK_50                                                 ;
; HEX5[*]    ; CLOCK_50                 ; 4.501 ; 4.501 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[0]   ; CLOCK_50                 ; 4.648 ; 4.648 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[1]   ; CLOCK_50                 ; 4.616 ; 4.616 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[2]   ; CLOCK_50                 ; 4.570 ; 4.570 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[3]   ; CLOCK_50                 ; 4.525 ; 4.525 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[4]   ; CLOCK_50                 ; 4.501 ; 4.501 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[5]   ; CLOCK_50                 ; 4.505 ; 4.505 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[6]   ; CLOCK_50                 ; 4.579 ; 4.579 ; Rise       ; CLOCK_50                                                 ;
; HEX6[*]    ; CLOCK_50                 ; 4.340 ; 4.340 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[0]   ; CLOCK_50                 ; 4.348 ; 4.348 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[1]   ; CLOCK_50                 ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[2]   ; CLOCK_50                 ; 4.340 ; 4.340 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[3]   ; CLOCK_50                 ; 4.630 ; 4.630 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[4]   ; CLOCK_50                 ; 4.631 ; 4.631 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[5]   ; CLOCK_50                 ; 4.618 ; 4.618 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[6]   ; CLOCK_50                 ; 4.611 ; 4.611 ; Rise       ; CLOCK_50                                                 ;
; HEX7[*]    ; CLOCK_50                 ; 4.619 ; 4.619 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[0]   ; CLOCK_50                 ; 4.660 ; 4.660 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[1]   ; CLOCK_50                 ; 4.656 ; 4.656 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[2]   ; CLOCK_50                 ; 4.619 ; 4.619 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[3]   ; CLOCK_50                 ; 4.625 ; 4.625 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[4]   ; CLOCK_50                 ; 4.629 ; 4.629 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[5]   ; CLOCK_50                 ; 4.781 ; 4.781 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[6]   ; CLOCK_50                 ; 4.718 ; 4.718 ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 4.075 ; 4.075 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 4.075 ; 4.075 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 4.413 ; 4.413 ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 3.971 ; 3.971 ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 3.971 ; 3.971 ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 5.113 ; 3.553 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 4.670 ; 4.670 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 3.553 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+---------------------------+----------+---------+----------+---------+---------------------+
; Clock                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack          ; -2.613   ; -2.747  ; 16.817   ; 1.711   ; -0.500              ;
;  CLOCK_50                 ; 1.962    ; -2.538  ; 16.817   ; 1.711   ; 7.873               ;
;  avconf:avc|LUT_INDEX[1]  ; -1.077   ; -2.747  ; N/A      ; N/A     ; 0.500               ;
;  avconf:avc|mI2C_CTRL_CLK ; -2.613   ; -2.258  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS           ; -112.792 ; -59.166 ; 0.0      ; 0.0     ; -56.0               ;
;  CLOCK_50                 ; 0.000    ; -2.538  ; 0.000    ; 0.000   ; 0.000               ;
;  avconf:avc|LUT_INDEX[1]  ; -11.860  ; -39.975 ; N/A      ; N/A     ; 0.000               ;
;  avconf:avc|mI2C_CTRL_CLK ; -100.932 ; -17.202 ; N/A      ; N/A     ; -56.000             ;
+---------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+-------+-------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; 4.692 ; 4.692 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; 4.390 ; 4.390 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; 4.596 ; 4.596 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; 4.583 ; 4.583 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; 6.926 ; 6.926 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; 6.926 ; 6.926 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 2.009 ; 2.009 ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 1.358 ; 1.358 ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; 2.009 ; 2.009 ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; 4.766 ; 4.766 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; 6.228 ; 6.228 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; 6.228 ; 6.228 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+-------+-------+------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; Data Port   ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-------------+--------------------------+--------+--------+------------+--------------------------+
; AUD_ADCDAT  ; CLOCK_50                 ; -2.467 ; -2.467 ; Rise       ; CLOCK_50                 ;
; AUD_ADCLRCK ; CLOCK_50                 ; -2.296 ; -2.296 ; Rise       ; CLOCK_50                 ;
; AUD_BCLK    ; CLOCK_50                 ; -2.399 ; -2.399 ; Rise       ; CLOCK_50                 ;
; AUD_DACLRCK ; CLOCK_50                 ; -2.393 ; -2.393 ; Rise       ; CLOCK_50                 ;
; KEY[*]      ; CLOCK_50                 ; -2.436 ; -2.436 ; Rise       ; CLOCK_50                 ;
;  KEY[0]     ; CLOCK_50                 ; -2.436 ; -2.436 ; Rise       ; CLOCK_50                 ;
; SW[*]       ; CLOCK_50                 ; 0.595  ; 0.595  ; Rise       ; CLOCK_50                 ;
;  SW[0]      ; CLOCK_50                 ; 0.595  ; 0.595  ; Rise       ; CLOCK_50                 ;
;  SW[1]      ; CLOCK_50                 ; 0.227  ; 0.227  ; Rise       ; CLOCK_50                 ;
; I2C_SDAT    ; avconf:avc|mI2C_CTRL_CLK ; -2.165 ; -2.165 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
; KEY[*]      ; avconf:avc|mI2C_CTRL_CLK ; -2.386 ; -2.386 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
;  KEY[0]     ; avconf:avc|mI2C_CTRL_CLK ; -2.386 ; -2.386 ; Rise       ; avconf:avc|mI2C_CTRL_CLK ;
+-------------+--------------------------+--------+--------+------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 2.969  ;        ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;        ; 2.969  ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 9.617  ; 9.617  ; Rise       ; CLOCK_50                                                 ;
; HEX0[*]    ; CLOCK_50                 ; 8.254  ; 8.254  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[0]   ; CLOCK_50                 ; 8.002  ; 8.002  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[1]   ; CLOCK_50                 ; 7.970  ; 7.970  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[2]   ; CLOCK_50                 ; 7.961  ; 7.961  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[3]   ; CLOCK_50                 ; 8.241  ; 8.241  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[4]   ; CLOCK_50                 ; 8.254  ; 8.254  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[5]   ; CLOCK_50                 ; 8.232  ; 8.232  ; Rise       ; CLOCK_50                                                 ;
;  HEX0[6]   ; CLOCK_50                 ; 8.237  ; 8.237  ; Rise       ; CLOCK_50                                                 ;
; HEX1[*]    ; CLOCK_50                 ; 9.616  ; 9.616  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[0]   ; CLOCK_50                 ; 9.515  ; 9.515  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[1]   ; CLOCK_50                 ; 9.616  ; 9.616  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[2]   ; CLOCK_50                 ; 9.193  ; 9.193  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[3]   ; CLOCK_50                 ; 9.165  ; 9.165  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[4]   ; CLOCK_50                 ; 9.226  ; 9.226  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[5]   ; CLOCK_50                 ; 9.415  ; 9.415  ; Rise       ; CLOCK_50                                                 ;
;  HEX1[6]   ; CLOCK_50                 ; 9.478  ; 9.478  ; Rise       ; CLOCK_50                                                 ;
; HEX2[*]    ; CLOCK_50                 ; 10.021 ; 10.021 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[0]   ; CLOCK_50                 ; 9.969  ; 9.969  ; Rise       ; CLOCK_50                                                 ;
;  HEX2[1]   ; CLOCK_50                 ; 9.928  ; 9.928  ; Rise       ; CLOCK_50                                                 ;
;  HEX2[2]   ; CLOCK_50                 ; 9.991  ; 9.991  ; Rise       ; CLOCK_50                                                 ;
;  HEX2[3]   ; CLOCK_50                 ; 10.021 ; 10.021 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[4]   ; CLOCK_50                 ; 9.720  ; 9.720  ; Rise       ; CLOCK_50                                                 ;
;  HEX2[5]   ; CLOCK_50                 ; 9.681  ; 9.681  ; Rise       ; CLOCK_50                                                 ;
;  HEX2[6]   ; CLOCK_50                 ; 9.715  ; 9.715  ; Rise       ; CLOCK_50                                                 ;
; HEX3[*]    ; CLOCK_50                 ; 11.139 ; 11.139 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[0]   ; CLOCK_50                 ; 11.016 ; 11.016 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[1]   ; CLOCK_50                 ; 10.889 ; 10.889 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[2]   ; CLOCK_50                 ; 10.932 ; 10.932 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[3]   ; CLOCK_50                 ; 10.885 ; 10.885 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[4]   ; CLOCK_50                 ; 10.904 ; 10.904 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[5]   ; CLOCK_50                 ; 11.139 ; 11.139 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[6]   ; CLOCK_50                 ; 11.138 ; 11.138 ; Rise       ; CLOCK_50                                                 ;
; HEX4[*]    ; CLOCK_50                 ; 8.687  ; 8.687  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[0]   ; CLOCK_50                 ; 8.380  ; 8.380  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[1]   ; CLOCK_50                 ; 8.402  ; 8.402  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[2]   ; CLOCK_50                 ; 8.359  ; 8.359  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[3]   ; CLOCK_50                 ; 8.664  ; 8.664  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[4]   ; CLOCK_50                 ; 8.561  ; 8.561  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[5]   ; CLOCK_50                 ; 8.681  ; 8.681  ; Rise       ; CLOCK_50                                                 ;
;  HEX4[6]   ; CLOCK_50                 ; 8.687  ; 8.687  ; Rise       ; CLOCK_50                                                 ;
; HEX5[*]    ; CLOCK_50                 ; 9.304  ; 9.304  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[0]   ; CLOCK_50                 ; 9.304  ; 9.304  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[1]   ; CLOCK_50                 ; 9.273  ; 9.273  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[2]   ; CLOCK_50                 ; 9.164  ; 9.164  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[3]   ; CLOCK_50                 ; 9.031  ; 9.031  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[4]   ; CLOCK_50                 ; 8.998  ; 8.998  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[5]   ; CLOCK_50                 ; 9.011  ; 9.011  ; Rise       ; CLOCK_50                                                 ;
;  HEX5[6]   ; CLOCK_50                 ; 9.172  ; 9.172  ; Rise       ; CLOCK_50                                                 ;
; HEX6[*]    ; CLOCK_50                 ; 9.325  ; 9.325  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[0]   ; CLOCK_50                 ; 8.782  ; 8.782  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[1]   ; CLOCK_50                 ; 8.788  ; 8.788  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[2]   ; CLOCK_50                 ; 8.776  ; 8.776  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[3]   ; CLOCK_50                 ; 9.322  ; 9.322  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[4]   ; CLOCK_50                 ; 9.325  ; 9.325  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[5]   ; CLOCK_50                 ; 9.321  ; 9.321  ; Rise       ; CLOCK_50                                                 ;
;  HEX6[6]   ; CLOCK_50                 ; 9.302  ; 9.302  ; Rise       ; CLOCK_50                                                 ;
; HEX7[*]    ; CLOCK_50                 ; 9.709  ; 9.709  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[0]   ; CLOCK_50                 ; 9.421  ; 9.421  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[1]   ; CLOCK_50                 ; 9.444  ; 9.444  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[2]   ; CLOCK_50                 ; 9.397  ; 9.397  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[3]   ; CLOCK_50                 ; 9.406  ; 9.406  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[4]   ; CLOCK_50                 ; 9.393  ; 9.393  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[5]   ; CLOCK_50                 ; 9.709  ; 9.709  ; Rise       ; CLOCK_50                                                 ;
;  HEX7[6]   ; CLOCK_50                 ; 9.595  ; 9.595  ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 7.921  ; 7.921  ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 7.253  ; 7.253  ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 7.921  ; 7.921  ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 7.023  ; 7.023  ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 7.023  ; 7.023  ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 11.159 ; 11.159 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 8.511  ; 8.511  ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 7.102  ;        ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port  ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+
; AUD_XCK    ; CLOCK_50                 ; 1.504 ;       ; Rise       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_XCK    ; CLOCK_50                 ;       ; 1.504 ; Fall       ; Audio_Controller|Audio_Clock|altpll_component|pll|clk[0] ;
; AUD_DACDAT ; CLOCK_50                 ; 5.185 ; 5.185 ; Rise       ; CLOCK_50                                                 ;
; HEX0[*]    ; CLOCK_50                 ; 4.230 ; 4.230 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[0]   ; CLOCK_50                 ; 4.264 ; 4.264 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[1]   ; CLOCK_50                 ; 4.230 ; 4.230 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[2]   ; CLOCK_50                 ; 4.242 ; 4.242 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[3]   ; CLOCK_50                 ; 4.376 ; 4.376 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[4]   ; CLOCK_50                 ; 4.381 ; 4.381 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[5]   ; CLOCK_50                 ; 4.364 ; 4.364 ; Rise       ; CLOCK_50                                                 ;
;  HEX0[6]   ; CLOCK_50                 ; 4.369 ; 4.369 ; Rise       ; CLOCK_50                                                 ;
; HEX1[*]    ; CLOCK_50                 ; 4.616 ; 4.616 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[0]   ; CLOCK_50                 ; 4.823 ; 4.823 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[1]   ; CLOCK_50                 ; 4.878 ; 4.878 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[2]   ; CLOCK_50                 ; 4.642 ; 4.642 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[3]   ; CLOCK_50                 ; 4.616 ; 4.616 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[4]   ; CLOCK_50                 ; 4.660 ; 4.660 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[5]   ; CLOCK_50                 ; 4.747 ; 4.747 ; Rise       ; CLOCK_50                                                 ;
;  HEX1[6]   ; CLOCK_50                 ; 4.772 ; 4.772 ; Rise       ; CLOCK_50                                                 ;
; HEX2[*]    ; CLOCK_50                 ; 4.755 ; 4.755 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[0]   ; CLOCK_50                 ; 4.893 ; 4.893 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[1]   ; CLOCK_50                 ; 4.843 ; 4.843 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[2]   ; CLOCK_50                 ; 4.919 ; 4.919 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[3]   ; CLOCK_50                 ; 4.927 ; 4.927 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[4]   ; CLOCK_50                 ; 4.782 ; 4.782 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[5]   ; CLOCK_50                 ; 4.755 ; 4.755 ; Rise       ; CLOCK_50                                                 ;
;  HEX2[6]   ; CLOCK_50                 ; 4.762 ; 4.762 ; Rise       ; CLOCK_50                                                 ;
; HEX3[*]    ; CLOCK_50                 ; 5.071 ; 5.071 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[0]   ; CLOCK_50                 ; 5.125 ; 5.125 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[1]   ; CLOCK_50                 ; 5.073 ; 5.073 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[2]   ; CLOCK_50                 ; 5.097 ; 5.097 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[3]   ; CLOCK_50                 ; 5.071 ; 5.071 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[4]   ; CLOCK_50                 ; 5.095 ; 5.095 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[5]   ; CLOCK_50                 ; 5.166 ; 5.166 ; Rise       ; CLOCK_50                                                 ;
;  HEX3[6]   ; CLOCK_50                 ; 5.171 ; 5.171 ; Rise       ; CLOCK_50                                                 ;
; HEX4[*]    ; CLOCK_50                 ; 4.314 ; 4.314 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[0]   ; CLOCK_50                 ; 4.314 ; 4.314 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[1]   ; CLOCK_50                 ; 4.328 ; 4.328 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[2]   ; CLOCK_50                 ; 4.323 ; 4.323 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[3]   ; CLOCK_50                 ; 4.434 ; 4.434 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[4]   ; CLOCK_50                 ; 4.397 ; 4.397 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[5]   ; CLOCK_50                 ; 4.448 ; 4.448 ; Rise       ; CLOCK_50                                                 ;
;  HEX4[6]   ; CLOCK_50                 ; 4.458 ; 4.458 ; Rise       ; CLOCK_50                                                 ;
; HEX5[*]    ; CLOCK_50                 ; 4.501 ; 4.501 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[0]   ; CLOCK_50                 ; 4.648 ; 4.648 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[1]   ; CLOCK_50                 ; 4.616 ; 4.616 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[2]   ; CLOCK_50                 ; 4.570 ; 4.570 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[3]   ; CLOCK_50                 ; 4.525 ; 4.525 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[4]   ; CLOCK_50                 ; 4.501 ; 4.501 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[5]   ; CLOCK_50                 ; 4.505 ; 4.505 ; Rise       ; CLOCK_50                                                 ;
;  HEX5[6]   ; CLOCK_50                 ; 4.579 ; 4.579 ; Rise       ; CLOCK_50                                                 ;
; HEX6[*]    ; CLOCK_50                 ; 4.340 ; 4.340 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[0]   ; CLOCK_50                 ; 4.348 ; 4.348 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[1]   ; CLOCK_50                 ; 4.351 ; 4.351 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[2]   ; CLOCK_50                 ; 4.340 ; 4.340 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[3]   ; CLOCK_50                 ; 4.630 ; 4.630 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[4]   ; CLOCK_50                 ; 4.631 ; 4.631 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[5]   ; CLOCK_50                 ; 4.618 ; 4.618 ; Rise       ; CLOCK_50                                                 ;
;  HEX6[6]   ; CLOCK_50                 ; 4.611 ; 4.611 ; Rise       ; CLOCK_50                                                 ;
; HEX7[*]    ; CLOCK_50                 ; 4.619 ; 4.619 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[0]   ; CLOCK_50                 ; 4.660 ; 4.660 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[1]   ; CLOCK_50                 ; 4.656 ; 4.656 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[2]   ; CLOCK_50                 ; 4.619 ; 4.619 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[3]   ; CLOCK_50                 ; 4.625 ; 4.625 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[4]   ; CLOCK_50                 ; 4.629 ; 4.629 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[5]   ; CLOCK_50                 ; 4.781 ; 4.781 ; Rise       ; CLOCK_50                                                 ;
;  HEX7[6]   ; CLOCK_50                 ; 4.718 ; 4.718 ; Rise       ; CLOCK_50                                                 ;
; LEDG[*]    ; CLOCK_50                 ; 4.075 ; 4.075 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[0]   ; CLOCK_50                 ; 4.075 ; 4.075 ; Rise       ; CLOCK_50                                                 ;
;  LEDG[1]   ; CLOCK_50                 ; 4.413 ; 4.413 ; Rise       ; CLOCK_50                                                 ;
; LEDR[*]    ; CLOCK_50                 ; 3.971 ; 3.971 ; Rise       ; CLOCK_50                                                 ;
;  LEDR[0]   ; CLOCK_50                 ; 3.971 ; 3.971 ; Rise       ; CLOCK_50                                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 5.113 ; 3.553 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SDAT   ; avconf:avc|mI2C_CTRL_CLK ; 4.670 ; 4.670 ; Rise       ; avconf:avc|mI2C_CTRL_CLK                                 ;
; I2C_SCLK   ; avconf:avc|mI2C_CTRL_CLK ; 3.553 ;       ; Fall       ; avconf:avc|mI2C_CTRL_CLK                                 ;
+------------+--------------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                 ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1]  ; 52       ; 52       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1]  ; 229      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 49       ; 33       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 471      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50                 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; 2988906  ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                  ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; From Clock               ; To Clock                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------+--------------------------+----------+----------+----------+----------+
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|LUT_INDEX[1]  ; 52       ; 52       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|LUT_INDEX[1]  ; 229      ; 0        ; 0        ; 0        ;
; avconf:avc|LUT_INDEX[1]  ; avconf:avc|mI2C_CTRL_CLK ; 49       ; 33       ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; avconf:avc|mI2C_CTRL_CLK ; 471      ; 0        ; 0        ; 0        ;
; avconf:avc|mI2C_CTRL_CLK ; CLOCK_50                 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                 ; CLOCK_50                 ; 2988906  ; 0        ; 0        ; 0        ;
+--------------------------+--------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 223      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 223      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 406   ; 406  ;
; Unconstrained Output Ports      ; 63    ; 63   ;
; Unconstrained Output Port Paths ; 238   ; 238  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 20 21:51:33 2019
Info: Command: quartus_sta guitar_effects -c top_module
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_module.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {Audio_Controller|Audio_Clock|altpll_component|pll|inclk[0]} -divide_by 4 -duty_cycle 50.00 -name {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]} {Audio_Controller|Audio_Clock|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name avconf:avc|mI2C_CTRL_CLK avconf:avc|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name avconf:avc|LUT_INDEX[1] avconf:avc|LUT_INDEX[1]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.613
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.613      -100.932 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):    -1.077       -11.860 avconf:avc|LUT_INDEX[1] 
    Info (332119):     2.808         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.747
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.747       -39.975 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -2.538        -2.538 CLOCK_50 
    Info (332119):    -2.258       -16.653 avconf:avc|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is 16.817
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.817         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.931
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.931         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -56.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.500         0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.043
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.043       -21.257 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.006         0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     1.962         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.582
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.582        -1.582 CLOCK_50 
    Info (332119):    -1.577       -23.196 avconf:avc|LUT_INDEX[1] 
    Info (332119):    -1.457       -17.202 avconf:avc|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is 18.148
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.148         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.711
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.711         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -56.000 avconf:avc|mI2C_CTRL_CLK 
    Info (332119):     0.500         0.000 avconf:avc|LUT_INDEX[1] 
    Info (332119):     7.873         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 539 megabytes
    Info: Processing ended: Mon May 20 21:51:36 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


