{"Scott Rixner": [["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", "micro", 1998]], "William J. Dally": [["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", "micro", 1998]], "Ujval J. Kapasi": [["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", "micro", 1998]], "Brucek Khailany": [["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", "micro", 1998]], "Abelardo Lopez-Lagunas": [["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", "micro", 1998]], "Peter R. Mattson": [["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", "micro", 1998]], "John D. Owens": [["A Bandwidth-efficient Architecture for Media Processing", ["Scott Rixner", "William J. Dally", "Ujval J. Kapasi", "Brucek Khailany", "Abelardo Lopez-Lagunas", "Peter R. Mattson", "John D. Owens"], "https://doi.org/10.1109/MICRO.1998.742118", "micro", 1998]], "Chia-Lin Yang": [["Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications", ["Chia-Lin Yang", "Barton Sano", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742765", "micro", 1998]], "Barton Sano": [["Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications", ["Chia-Lin Yang", "Barton Sano", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742765", "micro", 1998]], "Alvin R. Lebeck": [["Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications", ["Chia-Lin Yang", "Barton Sano", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742765", "micro", 1998], ["Load Latency Tolerance in Dynamically Scheduled Processors", ["Srikanth T. Srinivasan", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742777", "micro", 1998]], "Corinna G. Lee": [["Simple Vector Microprocessors for Multimedia Applications", ["Corinna G. Lee", "Mark G. Stoodley"], "https://doi.org/10.1109/MICRO.1998.742766", "micro", 1998]], "Mark G. Stoodley": [["Simple Vector Microprocessors for Multimedia Applications", ["Corinna G. Lee", "Mark G. Stoodley"], "https://doi.org/10.1109/MICRO.1998.742766", "micro", 1998]], "Ravi Bhargava": [["Evaluating MMX Technology Using DSP and Multimedia Applications", ["Ravi Bhargava", "Lizy Kurian John", "Brian L. Evans", "Ramesh Radhakrishnan"], "https://doi.org/10.1109/MICRO.1998.742767", "micro", 1998]], "Lizy Kurian John": [["Evaluating MMX Technology Using DSP and Multimedia Applications", ["Ravi Bhargava", "Lizy Kurian John", "Brian L. Evans", "Ramesh Radhakrishnan"], "https://doi.org/10.1109/MICRO.1998.742767", "micro", 1998]], "Brian L. Evans": [["Evaluating MMX Technology Using DSP and Multimedia Applications", ["Ravi Bhargava", "Lizy Kurian John", "Brian L. Evans", "Ramesh Radhakrishnan"], "https://doi.org/10.1109/MICRO.1998.742767", "micro", 1998]], "Ramesh Radhakrishnan": [["Evaluating MMX Technology Using DSP and Multimedia Applications", ["Ravi Bhargava", "Lizy Kurian John", "Brian L. Evans", "Ramesh Radhakrishnan"], "https://doi.org/10.1109/MICRO.1998.742767", "micro", 1998]], "Sangwook P. Kim": [["Analyzing the Working Set Characteristics of Branch Execution", ["Sangwook P. Kim", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.1998.742768", "micro", 1998]], "Gary S. Tyson": [["Analyzing the Working Set Characteristics of Branch Execution", ["Sangwook P. Kim", "Gary S. Tyson"], "https://doi.org/10.1109/MICRO.1998.742768", "micro", 1998]], "Alexandre Farcy": [["Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes", ["Alexandre Farcy", "Olivier Temam", "Roger Espasa", "Toni Juan"], "https://doi.org/10.1109/MICRO.1998.742769", "micro", 1998]], "Olivier Temam": [["Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes", ["Alexandre Farcy", "Olivier Temam", "Roger Espasa", "Toni Juan"], "https://doi.org/10.1109/MICRO.1998.742769", "micro", 1998]], "Roger Espasa": [["Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes", ["Alexandre Farcy", "Olivier Temam", "Roger Espasa", "Toni Juan"], "https://doi.org/10.1109/MICRO.1998.742769", "micro", 1998]], "Toni Juan": [["Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes", ["Alexandre Farcy", "Olivier Temam", "Roger Espasa", "Toni Juan"], "https://doi.org/10.1109/MICRO.1998.742769", "micro", 1998]], "Avinoam N. Eden": [["The YAGS Branch Prediction Scheme", ["Avinoam N. Eden", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1998.742770", "micro", 1998]], "Trevor N. Mudge": [["The YAGS Branch Prediction Scheme", ["Avinoam N. Eden", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1998.742770", "micro", 1998]], "T. N. Vijaykumar": [["Task Selection for a Multiscalar Processor", ["T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1998.742771", "micro", 1998]], "Gurindar S. Sohi": [["Task Selection for a Multiscalar Processor", ["T. N. Vijaykumar", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1998.742771", "micro", 1998], ["Understanding the Differences Between Value Prediction and Instruction Reuse", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1998.742782", "micro", 1998]], "SangMin Shim": [["Split-path Enhanced Pipeline Scheduling for Loops with Control Flows", ["SangMin Shim", "Soo-Mook Moon"], "https://doi.org/10.1109/MICRO.1998.742772", "micro", 1998]], "Soo-Mook Moon": [["Split-path Enhanced Pipeline Scheduling for Loops with Control Flows", ["SangMin Shim", "Soo-Mook Moon"], "https://doi.org/10.1109/MICRO.1998.742772", "micro", 1998]], "Erik Nystrom": [["Effective Cluster Assignment for Modulo Scheduling", ["Erik Nystrom", "Alexandre E. Eichenberger"], "https://doi.org/10.1109/MICRO.1998.742773", "micro", 1998]], "Alexandre E. Eichenberger": [["Effective Cluster Assignment for Modulo Scheduling", ["Erik Nystrom", "Alexandre E. Eichenberger"], "https://doi.org/10.1109/MICRO.1998.742773", "micro", 1998]], "Cliff Young": [["Better Global Scheduling Using Path Profiles", ["Cliff Young", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.1998.742774", "micro", 1998]], "Michael D. Smith": [["Better Global Scheduling Using Path Profiles", ["Cliff Young", "Michael D. Smith"], "https://doi.org/10.1109/MICRO.1998.742774", "micro", 1998]], "Glenn Reinman": [["Predictive Techniques for Aggressive Load Speculation", ["Glenn Reinman", "Brad Calder"], "https://doi.org/10.1109/MICRO.1998.742775", "micro", 1998]], "Brad Calder": [["Predictive Techniques for Aggressive Load Speculation", ["Glenn Reinman", "Brad Calder"], "https://doi.org/10.1109/MICRO.1998.742775", "micro", 1998]], "Ben-Chung Cheng": [["Compiler-Directed Early Load-Address Generation", ["Ben-Chung Cheng", "Daniel A. Connors", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1998.742776", "micro", 1998]], "Daniel A. Connors": [["Compiler-Directed Early Load-Address Generation", ["Ben-Chung Cheng", "Daniel A. Connors", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1998.742776", "micro", 1998]], "Wen-mei W. Hwu": [["Compiler-Directed Early Load-Address Generation", ["Ben-Chung Cheng", "Daniel A. Connors", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1998.742776", "micro", 1998]], "Srikanth T. Srinivasan": [["Load Latency Tolerance in Dynamically Scheduled Processors", ["Srikanth T. Srinivasan", "Alvin R. Lebeck"], "https://doi.org/10.1109/MICRO.1998.742777", "micro", 1998]], "Lambert Schaelicke": [["Improving I/O Performance with a Conditional Store Buffer", ["Lambert Schaelicke", "Al Davis"], "https://doi.org/10.1109/MICRO.1998.742778", "micro", 1998]], "Al Davis": [["Improving I/O Performance with a Conditional Store Buffer", ["Lambert Schaelicke", "Al Davis"], "https://doi.org/10.1109/MICRO.1998.742778", "micro", 1998]], "Daniel H. Friendly": [["Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors", ["Daniel H. Friendly", "Sanjay J. Patel", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1998.742779", "micro", 1998]], "Sanjay J. Patel": [["Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors", ["Daniel H. Friendly", "Sanjay J. Patel", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1998.742779", "micro", 1998]], "Yale N. Patt": [["Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors", ["Daniel H. Friendly", "Sanjay J. Patel", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1998.742779", "micro", 1998]], "Chi-Keung Luk": [["Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors", ["Chi-Keung Luk", "Todd C. Mowry"], "https://doi.org/10.1109/MICRO.1998.742780", "micro", 1998]], "Todd C. Mowry": [["Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors", ["Chi-Keung Luk", "Todd C. Mowry"], "https://doi.org/10.1109/MICRO.1998.742780", "micro", 1998]], "Guido Araujo": [["Code Compression Based on Operand Factorization", ["Guido Araujo", "Paulo Centoducatte", "Mario L. Cortes", "Ricardo Pannain"], "https://doi.org/10.1109/MICRO.1998.742781", "micro", 1998]], "Paulo Centoducatte": [["Code Compression Based on Operand Factorization", ["Guido Araujo", "Paulo Centoducatte", "Mario L. Cortes", "Ricardo Pannain"], "https://doi.org/10.1109/MICRO.1998.742781", "micro", 1998]], "Mario L. Cortes": [["Code Compression Based on Operand Factorization", ["Guido Araujo", "Paulo Centoducatte", "Mario L. Cortes", "Ricardo Pannain"], "https://doi.org/10.1109/MICRO.1998.742781", "micro", 1998]], "Ricardo Pannain": [["Code Compression Based on Operand Factorization", ["Guido Araujo", "Paulo Centoducatte", "Mario L. Cortes", "Ricardo Pannain"], "https://doi.org/10.1109/MICRO.1998.742781", "micro", 1998]], "Avinash Sodani": [["Understanding the Differences Between Value Prediction and Instruction Reuse", ["Avinash Sodani", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1998.742782", "micro", 1998]], "Stephan Jourdan": [["A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification", ["Stephan Jourdan", "Ronny Ronen", "Michael Bekerman", "Bishara Shomar", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1998.742783", "micro", 1998]], "Ronny Ronen": [["A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification", ["Stephan Jourdan", "Ronny Ronen", "Michael Bekerman", "Bishara Shomar", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1998.742783", "micro", 1998]], "Michael Bekerman": [["A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification", ["Stephan Jourdan", "Ronny Ronen", "Michael Bekerman", "Bishara Shomar", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1998.742783", "micro", 1998]], "Bishara Shomar": [["A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification", ["Stephan Jourdan", "Ronny Ronen", "Michael Bekerman", "Bishara Shomar", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1998.742783", "micro", 1998]], "Adi Yoaz": [["A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification", ["Stephan Jourdan", "Ronny Ronen", "Michael Bekerman", "Bishara Shomar", "Adi Yoaz"], "https://doi.org/10.1109/MICRO.1998.742783", "micro", 1998]], "Haitham Akkary": [["A Dynamic Multithreading Processor", ["Haitham Akkary", "Michael A. Driscoll"], "https://doi.org/10.1109/MICRO.1998.742784", "micro", 1998]], "Michael A. Driscoll": [["A Dynamic Multithreading Processor", ["Haitham Akkary", "Michael A. Driscoll"], "https://doi.org/10.1109/MICRO.1998.742784", "micro", 1998]], "David Lopez": [["Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1998.742785", "micro", 1998]], "Josep Llosa": [["Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1998.742785", "micro", 1998]], "Mateo Valero": [["Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1998.742785", "micro", 1998]], "Eduard Ayguade": [["Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures", ["David Lopez", "Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/MICRO.1998.742785", "micro", 1998]], "Karel Driesen": [["The Cascaded Predictor: Economical and Adaptive Branch Target Prediction", ["Karel Driesen", "Urs Holzle"], "https://doi.org/10.1109/MICRO.1998.742786", "micro", 1998]], "Urs Holzle": [["The Cascaded Predictor: Economical and Adaptive Branch Target Prediction", ["Karel Driesen", "Urs Holzle"], "https://doi.org/10.1109/MICRO.1998.742786", "micro", 1998]], "Kevin Skadron": [["Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms", ["Kevin Skadron", "Pritpal S. Ahuja", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/MICRO.1998.742787", "micro", 1998]], "Pritpal S. Ahuja": [["Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms", ["Kevin Skadron", "Pritpal S. Ahuja", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/MICRO.1998.742787", "micro", 1998]], "Margaret Martonosi": [["Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms", ["Kevin Skadron", "Pritpal S. Ahuja", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/MICRO.1998.742787", "micro", 1998]], "Douglas W. Clark": [["Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms", ["Kevin Skadron", "Pritpal S. Ahuja", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/MICRO.1998.742787", "micro", 1998]], "John Kalamatianos": [["Predicting Indirect Branches via Data Compression", ["John Kalamatianos", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.1998.742789", "micro", 1998]], "David R. Kaeli": [["Predicting Indirect Branches via Data Compression", ["John Kalamatianos", "David R. Kaeli"], "https://doi.org/10.1109/MICRO.1998.742789", "micro", 1998]], "Mahmut T. Kandemir": [["Improving Locality Using Loop and Data Transformations in an Integrated Framework", ["Mahmut T. Kandemir", "Alok N. Choudhary", "J. Ramanujam", "Prithviraj Banerjee"], "https://doi.org/10.1109/MICRO.1998.742790", "micro", 1998]], "Alok N. Choudhary": [["Improving Locality Using Loop and Data Transformations in an Integrated Framework", ["Mahmut T. Kandemir", "Alok N. Choudhary", "J. Ramanujam", "Prithviraj Banerjee"], "https://doi.org/10.1109/MICRO.1998.742790", "micro", 1998]], "J. Ramanujam": [["Improving Locality Using Loop and Data Transformations in an Integrated Framework", ["Mahmut T. Kandemir", "Alok N. Choudhary", "J. Ramanujam", "Prithviraj Banerjee"], "https://doi.org/10.1109/MICRO.1998.742790", "micro", 1998]], "Prithviraj Banerjee": [["Improving Locality Using Loop and Data Transformations in an Integrated Framework", ["Mahmut T. Kandemir", "Alok N. Choudhary", "J. Ramanujam", "Prithviraj Banerjee"], "https://doi.org/10.1109/MICRO.1998.742790", "micro", 1998]], "Timothy Kong": [["Precise Register Allocation for Irregular Architectures", ["Timothy Kong", "Kent D. Wilken"], "https://doi.org/10.1109/MICRO.1998.742791", "micro", 1998]], "Kent D. Wilken": [["Precise Register Allocation for Irregular Architectures", ["Timothy Kong", "Kent D. Wilken"], "https://doi.org/10.1109/MICRO.1998.742791", "micro", 1998]], "Emre Ozer": [["Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures", ["Emre Ozer", "Sanjeev Banerjia", "Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1998.742792", "micro", 1998]], "Sanjeev Banerjia": [["Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures", ["Emre Ozer", "Sanjeev Banerjia", "Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1998.742792", "micro", 1998]], "Thomas M. Conte": [["Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures", ["Emre Ozer", "Sanjeev Banerjia", "Thomas M. Conte"], "https://doi.org/10.1109/MICRO.1998.742792", "micro", 1998]]}