INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2dvi_0
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ClockGen
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_0
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_2
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_OutputSERDES_4
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ResetBridge
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_ResetBridge_5
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync_6
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_SyncAsync__parameterized1
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder_1
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_TMDS_Encoder_3
INFO: [VRFC 10-311] analyzing module rgb2dvi_0_rgb2dvi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/Driver_HDMI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_HDMI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.srcs/sources_1/new/top_game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_game
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [C:/Users/AREA184/Desktop/project_2/project_2.sim/sim_1/behav/xsim/glbl.v:6]
