Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  8 13:08:38 2022
| Host         : LAPTOP-M1QHB0JF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cronometroOnDisplay_timing_summary_routed.rpt -pb cronometroOnDisplay_timing_summary_routed.pb -rpx cronometroOnDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometroOnDisplay
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (204)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (321)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (204)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: SEL_DEMUX[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: SEL_DEMUX[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SET_IN[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SET_IN[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SET_IN[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SET_IN[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SET_IN[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SET_IN[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: btn1/CLEARED_BTN_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: btn2/CLEARED_BTN_reg/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: divisore/clockfx_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (321)
--------------------------------------------------
 There are 321 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.181        0.000                      0                  242        0.196        0.000                      0                  242        4.500        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.181        0.000                      0                  242        0.196        0.000                      0                  242        4.500        0.000                       0                   141  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 btn2/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.994ns (19.778%)  route 4.032ns (80.222%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.646     5.249    btn2/clock_in_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  btn2/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.419     5.668 r  btn2/deb.count_reg[0]/Q
                         net (fo=3, routed)           1.118     6.786    btn2/deb.count_reg_n_0_[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I2_O)        0.299     7.085 f  btn2/deb.count[31]_i_5/O
                         net (fo=1, routed)           1.149     8.234    btn2/deb.count[31]_i_5_n_0
    SLICE_X11Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.358 f  btn2/deb.count[31]_i_3/O
                         net (fo=3, routed)           0.690     9.048    btn2/deb.count[31]_i_3_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.152     9.200 r  btn2/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.075    10.274    btn2/deb.count[31]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  btn2/deb.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.525    14.948    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  btn2/deb.count_reg[5]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.732    14.455    btn2/deb.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 btn2/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.994ns (19.778%)  route 4.032ns (80.222%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.646     5.249    btn2/clock_in_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  btn2/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.419     5.668 r  btn2/deb.count_reg[0]/Q
                         net (fo=3, routed)           1.118     6.786    btn2/deb.count_reg_n_0_[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I2_O)        0.299     7.085 f  btn2/deb.count[31]_i_5/O
                         net (fo=1, routed)           1.149     8.234    btn2/deb.count[31]_i_5_n_0
    SLICE_X11Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.358 f  btn2/deb.count[31]_i_3/O
                         net (fo=3, routed)           0.690     9.048    btn2/deb.count[31]_i_3_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.152     9.200 r  btn2/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.075    10.274    btn2/deb.count[31]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  btn2/deb.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.525    14.948    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  btn2/deb.count_reg[6]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.732    14.455    btn2/deb.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 btn2/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.994ns (19.778%)  route 4.032ns (80.222%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.646     5.249    btn2/clock_in_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  btn2/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.419     5.668 r  btn2/deb.count_reg[0]/Q
                         net (fo=3, routed)           1.118     6.786    btn2/deb.count_reg_n_0_[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I2_O)        0.299     7.085 f  btn2/deb.count[31]_i_5/O
                         net (fo=1, routed)           1.149     8.234    btn2/deb.count[31]_i_5_n_0
    SLICE_X11Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.358 f  btn2/deb.count[31]_i_3/O
                         net (fo=3, routed)           0.690     9.048    btn2/deb.count[31]_i_3_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.152     9.200 r  btn2/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.075    10.274    btn2/deb.count[31]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  btn2/deb.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.525    14.948    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  btn2/deb.count_reg[7]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.732    14.455    btn2/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 btn2/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.994ns (19.778%)  route 4.032ns (80.222%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.646     5.249    btn2/clock_in_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  btn2/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.419     5.668 r  btn2/deb.count_reg[0]/Q
                         net (fo=3, routed)           1.118     6.786    btn2/deb.count_reg_n_0_[0]
    SLICE_X11Y88         LUT5 (Prop_lut5_I2_O)        0.299     7.085 f  btn2/deb.count[31]_i_5/O
                         net (fo=1, routed)           1.149     8.234    btn2/deb.count[31]_i_5_n_0
    SLICE_X11Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.358 f  btn2/deb.count[31]_i_3/O
                         net (fo=3, routed)           0.690     9.048    btn2/deb.count[31]_i_3_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.152     9.200 r  btn2/deb.count[31]_i_1/O
                         net (fo=31, routed)          1.075    10.274    btn2/deb.count[31]_i_1_n_0
    SLICE_X10Y89         FDRE                                         r  btn2/deb.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.525    14.948    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  btn2/deb.count_reg[8]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y89         FDRE (Setup_fdre_C_R)       -0.732    14.455    btn2/deb.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 btn1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.014ns (19.805%)  route 4.106ns (80.195%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.646     5.249    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y95         FDRE                                         r  btn1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     5.767 f  btn1/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.576    btn1/deb.count_reg_n_0_[28]
    SLICE_X15Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btn1/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.401     7.101    btn1/deb.count[31]_i_10__0_n_0
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  btn1/deb.count[31]_i_6__0/O
                         net (fo=1, routed)           0.857     8.083    btn1/deb.count[31]_i_6__0_n_0
    SLICE_X15Y91         LUT4 (Prop_lut4_I2_O)        0.124     8.207 f  btn1/deb.count[31]_i_3__0/O
                         net (fo=3, routed)           0.957     9.163    btn1/deb.count[31]_i_3__0_n_0
    SLICE_X13Y89         LUT3 (Prop_lut3_I2_O)        0.124     9.287 r  btn1/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.081    10.369    btn1/deb.count[31]_i_1__0_n_0
    SLICE_X14Y96         FDRE                                         r  btn1/deb.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.524    14.947    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  btn1/deb.count_reg[29]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X14Y96         FDRE (Setup_fdre_C_R)       -0.524    14.664    btn1/deb.count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 btn1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.014ns (19.805%)  route 4.106ns (80.195%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.646     5.249    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y95         FDRE                                         r  btn1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     5.767 f  btn1/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.576    btn1/deb.count_reg_n_0_[28]
    SLICE_X15Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btn1/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.401     7.101    btn1/deb.count[31]_i_10__0_n_0
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  btn1/deb.count[31]_i_6__0/O
                         net (fo=1, routed)           0.857     8.083    btn1/deb.count[31]_i_6__0_n_0
    SLICE_X15Y91         LUT4 (Prop_lut4_I2_O)        0.124     8.207 f  btn1/deb.count[31]_i_3__0/O
                         net (fo=3, routed)           0.957     9.163    btn1/deb.count[31]_i_3__0_n_0
    SLICE_X13Y89         LUT3 (Prop_lut3_I2_O)        0.124     9.287 r  btn1/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.081    10.369    btn1/deb.count[31]_i_1__0_n_0
    SLICE_X14Y96         FDRE                                         r  btn1/deb.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.524    14.947    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  btn1/deb.count_reg[30]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X14Y96         FDRE (Setup_fdre_C_R)       -0.524    14.664    btn1/deb.count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 btn1/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 1.014ns (19.805%)  route 4.106ns (80.195%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.646     5.249    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y95         FDRE                                         r  btn1/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     5.767 f  btn1/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.809     6.576    btn1/deb.count_reg_n_0_[28]
    SLICE_X15Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.700 f  btn1/deb.count[31]_i_10__0/O
                         net (fo=1, routed)           0.401     7.101    btn1/deb.count[31]_i_10__0_n_0
    SLICE_X15Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.225 f  btn1/deb.count[31]_i_6__0/O
                         net (fo=1, routed)           0.857     8.083    btn1/deb.count[31]_i_6__0_n_0
    SLICE_X15Y91         LUT4 (Prop_lut4_I2_O)        0.124     8.207 f  btn1/deb.count[31]_i_3__0/O
                         net (fo=3, routed)           0.957     9.163    btn1/deb.count[31]_i_3__0_n_0
    SLICE_X13Y89         LUT3 (Prop_lut3_I2_O)        0.124     9.287 r  btn1/deb.count[31]_i_1__0/O
                         net (fo=31, routed)          1.081    10.369    btn1/deb.count[31]_i_1__0_n_0
    SLICE_X14Y96         FDRE                                         r  btn1/deb.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.524    14.947    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  btn1/deb.count_reg[31]/C
                         clock pessimism              0.277    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X14Y96         FDRE (Setup_fdre_C_R)       -0.524    14.664    btn1/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 btn2/deb.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.042ns (21.260%)  route 3.859ns (78.740%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.645     5.248    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  btn2/deb.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  btn2/deb.count_reg[5]/Q
                         net (fo=2, routed)           0.651     6.417    btn2/deb.count_reg_n_0_[5]
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  btn2/deb.count[31]_i_9/O
                         net (fo=1, routed)           0.433     6.974    btn2/deb.count[31]_i_9_n_0
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.098 f  btn2/deb.count[31]_i_5/O
                         net (fo=1, routed)           1.149     8.247    btn2/deb.count[31]_i_5_n_0
    SLICE_X11Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.371 f  btn2/deb.count[31]_i_3/O
                         net (fo=3, routed)           0.690     9.061    btn2/deb.count[31]_i_3_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.152     9.213 r  btn2/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.936    10.149    btn2/deb.count[31]_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  btn2/deb.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.524    14.947    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y88         FDRE                                         r  btn2/deb.count_reg[1]/C
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.732    14.454    btn2/deb.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 btn2/deb.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.042ns (21.260%)  route 3.859ns (78.740%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.645     5.248    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  btn2/deb.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  btn2/deb.count_reg[5]/Q
                         net (fo=2, routed)           0.651     6.417    btn2/deb.count_reg_n_0_[5]
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  btn2/deb.count[31]_i_9/O
                         net (fo=1, routed)           0.433     6.974    btn2/deb.count[31]_i_9_n_0
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.098 f  btn2/deb.count[31]_i_5/O
                         net (fo=1, routed)           1.149     8.247    btn2/deb.count[31]_i_5_n_0
    SLICE_X11Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.371 f  btn2/deb.count[31]_i_3/O
                         net (fo=3, routed)           0.690     9.061    btn2/deb.count[31]_i_3_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.152     9.213 r  btn2/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.936    10.149    btn2/deb.count[31]_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  btn2/deb.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.524    14.947    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y88         FDRE                                         r  btn2/deb.count_reg[2]/C
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.732    14.454    btn2/deb.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 btn2/deb.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.042ns (21.260%)  route 3.859ns (78.740%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.645     5.248    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y89         FDRE                                         r  btn2/deb.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.518     5.766 r  btn2/deb.count_reg[5]/Q
                         net (fo=2, routed)           0.651     6.417    btn2/deb.count_reg_n_0_[5]
    SLICE_X11Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.541 f  btn2/deb.count[31]_i_9/O
                         net (fo=1, routed)           0.433     6.974    btn2/deb.count[31]_i_9_n_0
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.098 f  btn2/deb.count[31]_i_5/O
                         net (fo=1, routed)           1.149     8.247    btn2/deb.count[31]_i_5_n_0
    SLICE_X11Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.371 f  btn2/deb.count[31]_i_3/O
                         net (fo=3, routed)           0.690     9.061    btn2/deb.count[31]_i_3_n_0
    SLICE_X11Y92         LUT3 (Prop_lut3_I2_O)        0.152     9.213 r  btn2/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.936    10.149    btn2/deb.count[31]_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  btn2/deb.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.524    14.947    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y88         FDRE                                         r  btn2/deb.count_reg[3]/C
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.732    14.454    btn2/deb.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 btn1/BTN_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.573     1.492    btn1/clock_in_IBUF_BUFG
    SLICE_X12Y89         FDRE                                         r  btn1/BTN_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  btn1/BTN_state_reg/Q
                         net (fo=5, routed)           0.104     1.761    btn1/BTN_state
    SLICE_X13Y89         LUT3 (Prop_lut3_I0_O)        0.048     1.809 r  btn1/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    btn1/deb.count[0]_i_1_n_0
    SLICE_X13Y89         FDRE                                         r  btn1/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.844     2.009    btn1/clock_in_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  btn1/deb.count_reg[0]/C
                         clock pessimism             -0.503     1.505    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.107     1.612    btn1/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 btn1/BTN_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.573     1.492    btn1/clock_in_IBUF_BUFG
    SLICE_X12Y89         FDRE                                         r  btn1/BTN_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  btn1/BTN_state_reg/Q
                         net (fo=5, routed)           0.104     1.761    btn1/BTN_state
    SLICE_X13Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.806 r  btn1/CLEARED_BTN_i_1__0/O
                         net (fo=1, routed)           0.000     1.806    btn1/CLEARED_BTN_i_1__0_n_0
    SLICE_X13Y89         FDRE                                         r  btn1/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.844     2.009    btn1/clock_in_IBUF_BUFG
    SLICE_X13Y89         FDRE                                         r  btn1/CLEARED_BTN_reg/C
                         clock pessimism             -0.503     1.505    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.091     1.596    btn1/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn1/deb.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.574     1.493    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  btn1/deb.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y92         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  btn1/deb.count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.783    btn1/deb.count_reg_n_0_[15]
    SLICE_X14Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  btn1/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.893    btn1/count0_carry__2_n_5
    SLICE_X14Y92         FDRE                                         r  btn1/deb.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.845     2.010    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  btn1/deb.count_reg[15]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X14Y92         FDRE (Hold_fdre_C_D)         0.134     1.627    btn1/deb.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn1/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.574     1.493    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  btn1/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  btn1/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.783    btn1/deb.count_reg_n_0_[7]
    SLICE_X14Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  btn1/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.893    btn1/count0_carry__0_n_5
    SLICE_X14Y90         FDRE                                         r  btn1/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.845     2.010    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  btn1/deb.count_reg[7]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.134     1.627    btn1/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn2/deb.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.574     1.493    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  btn2/deb.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  btn2/deb.count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.783    btn2/deb.count_reg_n_0_[19]
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  btn2/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.893    btn2/count0_carry__3_n_5
    SLICE_X10Y92         FDRE                                         r  btn2/deb.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.845     2.010    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  btn2/deb.count_reg[19]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X10Y92         FDRE (Hold_fdre_C_D)         0.134     1.627    btn2/deb.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn1/deb.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.575     1.494    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y93         FDRE                                         r  btn1/deb.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  btn1/deb.count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.784    btn1/deb.count_reg_n_0_[19]
    SLICE_X14Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  btn1/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.894    btn1/count0_carry__3_n_5
    SLICE_X14Y93         FDRE                                         r  btn1/deb.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.846     2.011    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y93         FDRE                                         r  btn1/deb.count_reg[19]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X14Y93         FDRE (Hold_fdre_C_D)         0.134     1.628    btn1/deb.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn1/deb.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.575     1.494    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  btn1/deb.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y94         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  btn1/deb.count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.784    btn1/deb.count_reg_n_0_[23]
    SLICE_X14Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  btn1/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.894    btn1/count0_carry__4_n_5
    SLICE_X14Y94         FDRE                                         r  btn1/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.846     2.011    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y94         FDRE                                         r  btn1/deb.count_reg[23]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.134     1.628    btn1/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn1/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/deb.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.575     1.494    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  btn1/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  btn1/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.784    btn1/deb.count_reg_n_0_[31]
    SLICE_X14Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  btn1/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.894    btn1/count0_carry__6_n_5
    SLICE_X14Y96         FDRE                                         r  btn1/deb.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.846     2.011    btn1/clock_in_IBUF_BUFG
    SLICE_X14Y96         FDRE                                         r  btn1/deb.count_reg[31]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.134     1.628    btn1/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn2/deb.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.575     1.494    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  btn2/deb.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  btn2/deb.count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.784    btn2/deb.count_reg_n_0_[23]
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  btn2/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.894    btn2/count0_carry__4_n_5
    SLICE_X10Y93         FDRE                                         r  btn2/deb.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.846     2.011    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  btn2/deb.count_reg[23]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X10Y93         FDRE (Hold_fdre_C_D)         0.134     1.628    btn2/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 btn2/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn2/deb.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.575     1.494    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  btn2/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  btn2/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.784    btn2/deb.count_reg_n_0_[31]
    SLICE_X10Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  btn2/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.894    btn2/count0_carry__6_n_5
    SLICE_X10Y95         FDRE                                         r  btn2/deb.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clock_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_in_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.846     2.011    btn2/clock_in_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  btn2/deb.count_reg[31]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X10Y95         FDRE (Hold_fdre_C_D)         0.134     1.628    btn2/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y89    btn1/BTN_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y89    btn1/CLEARED_BTN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y89    btn1/deb.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y91    btn1/deb.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y91    btn1/deb.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y91    btn1/deb.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y92    btn1/deb.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y89    btn2/deb.count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y90    btn2/deb.count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y91    btn1/deb.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y91    btn1/deb.count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y91    btn1/deb.count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y92    btn1/deb.count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y92    btn1/deb.count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y92    btn1/deb.count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y92    btn1/deb.count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y91    btn1/deb.count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    btn2/deb.count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y93    btn2/deb.count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     display/clk_filter/clockfx_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     display/counter_instance/c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     display/counter_instance/c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     display/counter_instance/c_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    divisore/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    divisore/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y82    divisore/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     divisore/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     divisore/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     divisore/counter_reg[7]/C



