Time resolution is 1 ps
$finish called at time : 120 ns : File "C:/Users/Joshi/VerilogProjects/dual_port_RAM/dual_port_RAM.srcs/sim_1/new/dual_port_RAM_tb.v" Line 96
