# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do top_level_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:57 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv 
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 10:50:57 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/register_mapper.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:57 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/register_mapper.sv 
# -- Compiling module Register_Mapper
# 
# Top level modules:
# 	Register_Mapper
# End time: 10:50:58 on Mar 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:58 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 10:50:58 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:58 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv 
# -- Compiling module PC_Controller
# 
# Top level modules:
# 	PC_Controller
# End time: 10:50:58 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:58 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC.sv 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 10:50:58 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:58 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv 
# -- Compiling module mux_2x1
# 
# Top level modules:
# 	mux_2x1
# End time: 10:50:58 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:58 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv 
# -- Compiling module immediate_ctrl
# 
# Top level modules:
# 	immediate_ctrl
# End time: 10:50:58 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:58 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv 
# -- Compiling module half_byte_parser
# 
# Top level modules:
# 	half_byte_parser
# End time: 10:50:58 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/decoder.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:58 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/decoder.sv 
# -- Compiling module decoderModule
# 
# Top level modules:
# 	decoderModule
# End time: 10:50:58 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:58 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv 
# -- Compiling module dat_mem
# 
# Top level modules:
# 	dat_mem
# End time: 10:50:58 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:59 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv 
# -- Compiling module Control
# 
# Top level modules:
# 	Control
# End time: 10:50:59 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:59 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:50:59 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog {C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:50:59 on Mar 19,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog" C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv 
# -- Compiling module instr_ROM
# 
# Top level modules:
# 	instr_ROM
# End time: 10:50:59 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:55:30 on Mar 19,2023
# vlog -reportprogress 300 -work work C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv 
# -- Compiling module prog3_tb
# 
# Top level modules:
# 	prog3_tb
# End time: 10:55:30 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.prog3_tb
# vsim work.prog3_tb 
# Start time: 10:55:37 on Mar 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv(27): (vopt-7061) Variable 'core[32]' driven in an always_ff block, may not be driven by any other process. See C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv(17).
# ** Error (suppressible): C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv(31): (vopt-7061) Variable 'core' driven in an always_ff block, may not be driven by any other process. See C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv(17).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
vsim work.prog3_tb
# End time: 10:55:41 on Mar 19,2023, Elapsed time: 0:00:04
# Errors: 3, Warnings: 0
# vsim work.prog3_tb 
# Start time: 10:55:41 on Mar 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv(27): (vopt-7061) Variable 'core[32]' driven in an always_ff block, may not be driven by any other process. See C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv(17).
# ** Error (suppressible): C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv(31): (vopt-7061) Variable 'core' driven in an always_ff block, may not be driven by any other process. See C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv(17).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
vsim work.prog3_tb
# End time: 10:55:42 on Mar 19,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# vsim work.prog3_tb 
# Start time: 10:55:42 on Mar 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv(27): (vopt-7061) Variable 'core[32]' driven in an always_ff block, may not be driven by any other process. See C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv(17).
# ** Error (suppressible): C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv(31): (vopt-7061) Variable 'core' driven in an always_ff block, may not be driven by any other process. See C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv(17).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 10:55:44 on Mar 19,2023, Elapsed time: 0:00:02
# Errors: 3, Warnings: 0
vsim -voptargs=+acc work.prog3_tb
# vsim -voptargs="+acc" work.prog3_tb 
# Start time: 10:55:52 on Mar 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.prog3_tb(fast)
# Loading work.top_level(fast)
# Loading work.PC(fast)
# Loading work.PC_Controller(fast)
# Loading work.instr_ROM(fast)
# Loading work.decoderModule(fast)
# Loading work.immediate_ctrl(fast)
# Loading work.reg_file(fast)
# Loading work.mux_2x1(fast)
# Loading work.mux_2x1(fast__1)
# Loading work.Register_Mapper(fast)
# Loading work.alu(fast)
# Loading work.dat_mem(fast)
# Loading work.half_byte_parser(fast)
# Loading work.Control(fast)
add wave -position insertpoint  \
sim:/prog3_tb/DUT/instructions/core
run -all
#  
# start program 3
#  
# number of patterns w/o byte crossing    =   0   0
# number of bytes w/ at least one pattern =   0   0
# number of patterns w/ byte crossing     =   0   0
# ** Note: $stop    : C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv(59)
#    Time: 25345 ns  Iteration: 0  Instance: /prog3_tb
# Break in Module prog3_tb at C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv line 59
quit -sim
# End time: 11:42:34 on Mar 19,2023, Elapsed time: 0:46:42
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:52:21 on Mar 19,2023
# vlog -reportprogress 300 -work work C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv 
# -- Compiling module prog3_tb
# 
# Top level modules:
# 	prog3_tb
# End time: 11:52:21 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.prog3_tb
# vsim work.prog3_tb 
# Start time: 11:52:23 on Mar 19,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv(27): (vopt-7061) Variable 'core[32]' driven in an always_ff block, may not be driven by any other process. See C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv(17).
# ** Error (suppressible): C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv(31): (vopt-7061) Variable 'core' driven in an always_ff block, may not be driven by any other process. See C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv(17).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 11:52:24 on Mar 19,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
vsim -voptargs=+acc work.prog3_tb
# vsim -voptargs="+acc" work.prog3_tb 
# Start time: 11:52:27 on Mar 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.prog3_tb(fast)
# Loading work.top_level(fast)
# Loading work.PC(fast)
# Loading work.PC_Controller(fast)
# Loading work.instr_ROM(fast)
# Loading work.decoderModule(fast)
# Loading work.immediate_ctrl(fast)
# Loading work.reg_file(fast)
# Loading work.mux_2x1(fast)
# Loading work.mux_2x1(fast__1)
# Loading work.Register_Mapper(fast)
# Loading work.alu(fast)
# Loading work.dat_mem(fast)
# Loading work.half_byte_parser(fast)
# Loading work.Control(fast)
run -all
#  
# start program 3
#  
# number of patterns w/o byte crossing    = 128 128
# number of bytes w/ at least one pattern =  32  32
# number of patterns w/ byte crossing     = 252 252
# ** Note: $stop    : C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv(59)
#    Time: 39305 ns  Iteration: 0  Instance: /prog3_tb
# Break in Module prog3_tb at C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv line 59
quit -sim
# End time: 11:53:12 on Mar 19,2023, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
vlog -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:53:14 on Mar 19,2023
# vlog -reportprogress 300 -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv 
# -- Compiling module prog3_tb
# 
# Top level modules:
# 	prog3_tb
# End time: 11:53:15 on Mar 19,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.prog3_tb
# vsim -voptargs="+acc" work.prog3_tb 
# Start time: 11:53:18 on Mar 19,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.prog3_tb(fast)
# Loading work.top_level(fast)
# Loading work.PC(fast)
# Loading work.PC_Controller(fast)
# Loading work.instr_ROM(fast)
# Loading work.decoderModule(fast)
# Loading work.immediate_ctrl(fast)
# Loading work.reg_file(fast)
# Loading work.mux_2x1(fast)
# Loading work.mux_2x1(fast__1)
# Loading work.Register_Mapper(fast)
# Loading work.alu(fast)
# Loading work.dat_mem(fast)
# Loading work.half_byte_parser(fast)
# Loading work.Control(fast)
run -all
#  
# start program 3
#  
# number of patterns w/o byte crossing    =   0   0
# number of bytes w/ at least one pattern =   0   0
# number of patterns w/ byte crossing     =   0   0
# ** Note: $stop    : C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv(59)
#    Time: 25345 ns  Iteration: 0  Instance: /prog3_tb
# Break in Module prog3_tb at C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog3_tb.sv line 59
# End time: 11:53:46 on Mar 19,2023, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
