digraph "CFG for '_Z25gpu_colorRampHeatMapUnsatP15HIP_vector_typeIhLj3EEPKfiiff' function" {
	label="CFG for '_Z25gpu_colorRampHeatMapUnsatP15HIP_vector_typeIhLj3EEPKfiiff' function";

	Node0x525f830 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d24b4070",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !4, !invariant.load !5\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %23 = add i32 %21, %22\l  %24 = icmp slt i32 %15, %2\l  %25 = icmp slt i32 %23, %3\l  %26 = select i1 %24, i1 %25, i1 false\l  br i1 %26, label %27, label %135\l|{<s0>T|<s1>F}}"];
	Node0x525f830:s0 -> Node0x5263260;
	Node0x525f830:s1 -> Node0x52632f0;
	Node0x5263260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%27:\l27:                                               \l  %28 = mul nsw i32 %23, %2\l  %29 = add nsw i32 %28, %15\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %30\l  %32 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %34 = fcmp uno float %33, 0.000000e+00\l  br i1 %34, label %132, label %35\l|{<s0>T|<s1>F}}"];
	Node0x5263260:s0 -> Node0x52644f0;
	Node0x5263260:s1 -> Node0x5264580;
	Node0x5264580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%35:\l35:                                               \l  %36 = fsub contract float %33, %4\l  %37 = fsub contract float %5, %4\l  %38 = fdiv contract float %36, %37\l  %39 = tail call float @llvm.minnum.f32(float %38, float 1.000000e+00)\l  %40 = tail call float @llvm.maxnum.f32(float %39, float 0.000000e+00)\l  %41 = fcmp contract oeq float %40, 1.000000e+00\l  br i1 %41, label %87, label %42\l|{<s0>T|<s1>F}}"];
	Node0x5264580:s0 -> Node0x5264d50;
	Node0x5264580:s1 -> Node0x5264de0;
	Node0x5264de0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%42:\l42:                                               \l  %43 = tail call float @llvm.fabs.f32(float %40)\l  %44 = fcmp ogt float %43, 2.500000e-01\l  br i1 %44, label %45, label %78\l|{<s0>T|<s1>F}}"];
	Node0x5264de0:s0 -> Node0x52651d0;
	Node0x5264de0:s1 -> Node0x5265260;
	Node0x52651d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%45:\l45:                                               \l  %46 = tail call i32 @llvm.amdgcn.frexp.exp.i32.f32(float %43)\l  %47 = tail call float @llvm.amdgcn.frexp.mant.f32(float %43)\l  %48 = tail call float @llvm.amdgcn.ldexp.f32(float %47, i32 12)\l  %49 = add i32 %46, 1\l  %50 = icmp sgt i32 %49, 12\l  br i1 %50, label %51, label %62\l|{<s0>T|<s1>F}}"];
	Node0x52651d0:s0 -> Node0x5265b90;
	Node0x52651d0:s1 -> Node0x5265c20;
	Node0x5265b90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%51:\l51:                                               \l  %52 = phi float [ %59, %51 ], [ %48, %45 ]\l  %53 = phi i32 [ %60, %51 ], [ %49, %45 ]\l  %54 = tail call float @llvm.rint.f32(float %52)\l  %55 = fsub float %52, %54\l  %56 = fcmp olt float %55, 0.000000e+00\l  %57 = select i1 %56, float 1.000000e+00, float -0.000000e+00\l  %58 = fadd float %55, %57\l  %59 = tail call float @llvm.amdgcn.ldexp.f32(float %58, i32 12)\l  %60 = add nsw i32 %53, -12\l  %61 = icmp ugt i32 %53, 24\l  br i1 %61, label %51, label %62\l|{<s0>T|<s1>F}}"];
	Node0x5265b90:s0 -> Node0x5265b90;
	Node0x5265b90:s1 -> Node0x5265c20;
	Node0x5265c20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%62:\l62:                                               \l  %63 = phi i32 [ %49, %45 ], [ %60, %51 ]\l  %64 = phi float [ %48, %45 ], [ %59, %51 ]\l  %65 = add nsw i32 %63, -11\l  %66 = tail call float @llvm.amdgcn.ldexp.f32(float %64, i32 %65)\l  %67 = tail call float @llvm.rint.f32(float %66)\l  %68 = fsub float %66, %67\l  %69 = fcmp olt float %68, 0.000000e+00\l  %70 = select i1 %69, float 1.000000e+00, float -0.000000e+00\l  %71 = fadd float %68, %70\l  %72 = tail call float @llvm.amdgcn.ldexp.f32(float %71, i32 -2)\l  %73 = bitcast float %40 to i32\l  %74 = and i32 %73, -2147483648\l  %75 = bitcast float %72 to i32\l  %76 = xor i32 %74, %75\l  %77 = bitcast i32 %76 to float\l  br label %82\l}"];
	Node0x5265c20 -> Node0x52673c0;
	Node0x5265260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%78:\l78:                                               \l  %79 = fcmp oeq float %43, 2.500000e-01\l  %80 = tail call float @llvm.copysign.f32(float 0.000000e+00, float %40)\l  %81 = select i1 %79, float %80, float %40\l  br label %82\l}"];
	Node0x5265260 -> Node0x52673c0;
	Node0x52673c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%82:\l82:                                               \l  %83 = phi float [ %77, %62 ], [ %81, %78 ]\l  %84 = tail call i1 @llvm.amdgcn.class.f32(float %40, i32 504)\l  %85 = fmul contract float %83, 4.000000e+00\l  %86 = select i1 %84, float %85, float 0x7FF8000000000000\l  br label %87\l}"];
	Node0x52673c0 -> Node0x5264d50;
	Node0x5264d50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%87:\l87:                                               \l  %88 = phi float [ %86, %82 ], [ 1.000000e+00, %35 ]\l  %89 = fcmp contract olt float %40, 2.500000e-01\l  br i1 %89, label %98, label %90\l|{<s0>T|<s1>F}}"];
	Node0x5264d50:s0 -> Node0x5267e00;
	Node0x5264d50:s1 -> Node0x5267e50;
	Node0x5267e50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%90:\l90:                                               \l  %91 = fcmp contract olt float %40, 5.000000e-01\l  br i1 %91, label %98, label %92\l|{<s0>T|<s1>F}}"];
	Node0x5267e50:s0 -> Node0x5267e00;
	Node0x5267e50:s1 -> Node0x5268020;
	Node0x5268020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%92:\l92:                                               \l  %93 = fcmp contract olt float %40, 7.500000e-01\l  %94 = select i1 %93, i32 4162758, i32 3556288\l  %95 = select i1 %93, i32 9038065, i32 4162758\l  %96 = select i1 %93, float 2.320000e+02, float 1.320000e+02\l  %97 = select i1 %93, float 1.320000e+02, float 6.700000e+01\l  br label %98\l}"];
	Node0x5268020 -> Node0x5267e00;
	Node0x5267e00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%98:\l98:                                               \l  %99 = phi i32 [ 9158432, %87 ], [ 9038065, %90 ], [ %94, %92 ]\l  %100 = phi float [ 1.910000e+02, %87 ], [ 2.320000e+02, %90 ], [ %97, %92 ]\l  %101 = phi i32 [ 9658904, %87 ], [ 9158432, %90 ], [ %95, %92 ]\l  %102 = phi float [ 9.800000e+01, %87 ], [ 1.910000e+02, %90 ], [ %96, %92 ]\l  %103 = lshr i32 %99, 16\l  %104 = lshr i32 %101, 16\l  %105 = fsub contract float 1.000000e+00, %88\l  %106 = and i32 %101, 255\l  %107 = sitofp i32 %106 to float\l  %108 = fmul contract float %105, %107\l  %109 = and i32 %99, 247\l  %110 = sitofp i32 %109 to float\l  %111 = fmul contract float %88, %110\l  %112 = fadd contract float %111, %108\l  %113 = fptoui float %112 to i8\l  %114 = fmul contract float %105, %102\l  %115 = fmul contract float %88, %100\l  %116 = fadd contract float %115, %114\l  %117 = fptoui float %116 to i8\l  %118 = sitofp i32 %104 to float\l  %119 = fmul contract float %105, %118\l  %120 = sitofp i32 %103 to float\l  %121 = fmul contract float %88, %120\l  %122 = fadd contract float %121, %119\l  %123 = fptoui float %122 to i8\l  %124 = zext i8 %123 to i32\l  %125 = shl nuw nsw i32 %124, 16\l  %126 = zext i8 %117 to i32\l  %127 = shl nuw nsw i32 %126, 8\l  %128 = or i32 %125, %127\l  %129 = zext i8 %113 to i32\l  %130 = or i32 %128, %129\l  %131 = trunc i32 %130 to i24\l  br label %132\l}"];
	Node0x5267e00 -> Node0x52644f0;
	Node0x52644f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%132:\l132:                                              \l  %133 = phi i24 [ %131, %98 ], [ -1, %27 ]\l  %134 = bitcast %struct.HIP_vector_type addrspace(1)* %31 to i24 addrspace(1)*\l  store i24 %133, i24 addrspace(1)* %134, align 1\l  br label %135\l}"];
	Node0x52644f0 -> Node0x52632f0;
	Node0x52632f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d24b4070",label="{%135:\l135:                                              \l  ret void\l}"];
}
