interface ResetGenIf();
	wire [`RESETGEN_WIDTH-1:0] refClk;
	logic [`RESETGEN_WIDTH-1:0] oReset;
endinterface
