Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: openmips_min_sopc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "openmips_min_sopc.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "openmips_min_sopc"
Output Format                      : NGC
Target Device                      : xc6slx100-3-fgg676

---- Source Options
Top Module Name                    : openmips_min_sopc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\uart_async.v" into library work
Parsing module <uart_async_transmitter>.
Parsing module <uart_async_receiver>.
Parsing module <ASSERTION_ERROR>.
Parsing module <BaudTickGen>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\ram_driver.v" into library work
Parsing module <ram_driver>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\flash_driver.v" into library work
Parsing module <flash_driver>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\wishbone_bus.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <wishbone_bus>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\tlb.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <tlb>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\regfile.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <regfile>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\flash.v" into library work
Parsing module <flash>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\digseg_driver.v" into library work
Parsing module <digseg_driver>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\pc_reg.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <pc_reg>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\mmu.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <mmu>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\mem_wb.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <mem_wb>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\mem.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <mem>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\inst_rom.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <inst_rom>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\if_id.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <if_id>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\id_ex.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <id_ex>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\id.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <id>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\hilo_reg.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <hilo_reg>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\ex_mem.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <ex_mem>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\ex.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <ex>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\ctrl.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <ctrl>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\cp0_reg.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <cp0_reg>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <openmips>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\bus.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <bus>.
Analyzing Verilog file "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips_min_sopc.v" into library work
Parsing verilog file "defines.v" included at line 1.
Parsing module <openmips_min_sopc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <openmips_min_sopc>.

Elaborating module <openmips>.

Elaborating module <pc_reg>.

Elaborating module <if_id>.

Elaborating module <id>.

Elaborating module <regfile>.

Elaborating module <id_ex>.

Elaborating module <ex>.

Elaborating module <ex_mem>.

Elaborating module <mem>.

Elaborating module <mem_wb>.

Elaborating module <hilo_reg>.

Elaborating module <ctrl>.

Elaborating module <cp0_reg>.
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips.v" Line 593: Assignment to cp0_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips.v" Line 595: Assignment to cp0_compare ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips.v" Line 599: Assignment to cp0_ebase ignored, since the identifier is never used

Elaborating module <mmu>.

Elaborating module <tlb>.

Elaborating module <wishbone_bus>.

Elaborating module <bus>.

Elaborating module <ram>.

Elaborating module <ram_driver>.

Elaborating module <inst_rom>.

Elaborating module <flash>.

Elaborating module <flash_driver>.

Elaborating module <uart>.

Elaborating module <uart_async_transmitter(ClkFrequency=50000000,Baud=115200)>.

Elaborating module <BaudTickGen(ClkFrequency=50000000,Baud=115200)>.

Elaborating module <uart_async_receiver(ClkFrequency=50000000,Baud=115200)>.

Elaborating module <BaudTickGen(ClkFrequency=50000000,Baud=115200,Oversampling=8)>.

Elaborating module <digseg_driver>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <openmips_min_sopc>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips_min_sopc.v".
INFO:Xst:3210 - "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips_min_sopc.v" line 77: Output port <rom_inst> of the instance <bus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips_min_sopc.v" line 77: Output port <flash_busy> of the instance <bus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips_min_sopc.v" line 77: Output port <uart_TxD_busy> of the instance <bus0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips_min_sopc.v" line 77: Output port <uart_RxD_data_ready> of the instance <bus0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <openmips_min_sopc> synthesized.

Synthesizing Unit <openmips>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips.v".
INFO:Xst:3210 - "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips.v" line 573: Output port <count_o> of the instance <cp0_reg0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips.v" line 573: Output port <compare_o> of the instance <cp0_reg0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "\\psf\home\Documents\Project\fpga\OpenMIPS\openmips.v" line 573: Output port <ebase_o> of the instance <cp0_reg0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <openmips> synthesized.

Synthesizing Unit <pc_reg>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\pc_reg.v".
WARNING:Xst:647 - Input <stall<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <pc>.
    Found 1-bit register for signal <ce>.
    Found 32-bit adder for signal <pc[31]_GND_3_o_add_7_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <pc_reg> synthesized.

Synthesizing Unit <if_id>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\if_id.v".
WARNING:Xst:647 - Input <stall<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <id_inst>.
    Found 32-bit register for signal <id_pc>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <if_id> synthesized.

Synthesizing Unit <id>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\id.v".
    Found 32-bit adder for signal <pc_plus_8> created at line 88.
    Found 32-bit adder for signal <pc_plus_4> created at line 89.
    Found 32-bit adder for signal <pc_plus_4[31]_imm_sll2_signedext[31]_add_80_OUT> created at line 521.
    Found 32-bit comparator equal for signal <reg1_o[31]_reg2_o[31]_equal_80_o> created at line 520
    Found 5-bit comparator equal for signal <ex_wd_i[4]_reg1_addr_o[4]_equal_264_o> created at line 862
    Found 5-bit comparator equal for signal <mem_wd_i[4]_reg1_addr_o[4]_equal_267_o> created at line 864
    Found 5-bit comparator equal for signal <ex_wd_i[4]_reg2_addr_o[4]_equal_282_o> created at line 891
    Found 5-bit comparator equal for signal <mem_wd_i[4]_reg2_addr_o[4]_equal_285_o> created at line 893
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred 142 Multiplexer(s).
Unit <id> synthesized.

Synthesizing Unit <regfile>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\regfile.v".
    Found 32x32-bit dual-port RAM <Mram_regs> for signal <regs>.
    Found 5-bit comparator equal for signal <raddr1[4]_waddr[4]_equal_8_o> created at line 41
    Found 5-bit comparator equal for signal <raddr2[4]_waddr[4]_equal_19_o> created at line 59
    Summary:
	inferred   2 RAM(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <regfile> synthesized.

Synthesizing Unit <id_ex>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\id_ex.v".
WARNING:Xst:647 - Input <stall<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <ex_alusel>.
    Found 32-bit register for signal <ex_reg1>.
    Found 32-bit register for signal <ex_reg2>.
    Found 5-bit register for signal <ex_wd>.
    Found 1-bit register for signal <ex_wreg>.
    Found 32-bit register for signal <ex_link_address>.
    Found 1-bit register for signal <ex_is_in_delayslot>.
    Found 1-bit register for signal <is_in_delayslot_o>.
    Found 32-bit register for signal <ex_inst>.
    Found 32-bit register for signal <ex_excepttype>.
    Found 32-bit register for signal <ex_current_inst_address>.
    Found 8-bit register for signal <ex_aluop>.
    Summary:
	inferred 211 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <id_ex> synthesized.

Synthesizing Unit <ex>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\ex.v".
WARNING:Xst:647 - Input <inst_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <stallreq> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit subtractor for signal <PWR_8_o_GND_8_o_sub_22_OUT> created at line 153.
    Found 32-bit adder for signal <mem_addr_o> created at line 101.
    Found 32-bit adder for signal <reg2_i[31]_GND_8_o_add_35_OUT> created at line 167.
    Found 32-bit adder for signal <result_sum> created at line 174.
    Found 32-bit adder for signal <reg1_i[31]_GND_8_o_add_149_OUT> created at line 332.
    Found 64-bit adder for signal <hilo_temp[63]_GND_8_o_add_163_OUT> created at line 351.
    Found 32-bit shifter logical left for signal <reg2_i[31]_reg1_i[4]_shift_left_19_OUT> created at line 147
    Found 32-bit shifter logical right for signal <reg2_i[31]_reg1_i[4]_shift_right_20_OUT> created at line 150
    Found 32-bit shifter logical left for signal <reg2_i[31]_PWR_8_o_shift_left_22_OUT> created at line 153
    Found 32x32-bit multiplier for signal <hilo_temp> created at line 339.
    Found 32-bit 8-to-1 multiplexer for signal <wdata_o> created at line 370.
    Found 32-bit 4-to-1 multiplexer for signal <_n0401> created at line 121.
WARNING:Xst:737 - Found 1-bit latch for signal <cp0_reg_read_addr_o<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cp0_reg_read_addr_o<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cp0_reg_read_addr_o<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cp0_reg_read_addr_o<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cp0_reg_read_addr_o<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <reg1_i[31]_reg2_i[31]_LessThan_40_o> created at line 192
    Found 5-bit comparator equal for signal <mem_cp0_reg_write_addr[4]_inst_i[15]_equal_53_o> created at line 242
    Found 5-bit comparator equal for signal <wb_cp0_reg_write_addr[4]_inst_i[15]_equal_55_o> created at line 244
    Summary:
	inferred   1 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred   5 Latch(s).
	inferred   3 Comparator(s).
	inferred 103 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ex> synthesized.

Synthesizing Unit <ex_mem>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\ex_mem.v".
WARNING:Xst:647 - Input <stall<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <stall<5:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <mem_wreg>.
    Found 32-bit register for signal <mem_wdata>.
    Found 32-bit register for signal <mem_hi>.
    Found 32-bit register for signal <mem_lo>.
    Found 1-bit register for signal <mem_whilo>.
    Found 8-bit register for signal <mem_aluop>.
    Found 32-bit register for signal <mem_mem_addr>.
    Found 32-bit register for signal <mem_reg2>.
    Found 1-bit register for signal <mem_cp0_reg_we>.
    Found 5-bit register for signal <mem_cp0_reg_write_addr>.
    Found 32-bit register for signal <mem_cp0_reg_data>.
    Found 32-bit register for signal <mem_excepttype>.
    Found 1-bit register for signal <mem_is_in_delayslot>.
    Found 32-bit register for signal <mem_current_inst_address>.
    Found 5-bit register for signal <mem_wd>.
    Summary:
	inferred 278 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <ex_mem> synthesized.

Synthesizing Unit <mem>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\mem.v".
WARNING:Xst:647 - Input <excepttype_i<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <excepttype_i<23:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cp0_bad_v_addr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <mem_addr_i[1]_mem_data_i[7]_wide_mux_5_OUT> created at line 163.
    Found 32-bit 4-to-1 multiplexer for signal <mem_addr_i[1]_GND_17_o_wide_mux_7_OUT> created at line 189.
    Found 32-bit 4-to-1 multiplexer for signal <mem_addr_i[1]_mem_data_i[7]_wide_mux_24_OUT> created at line 277.
    Found 32-bit 4-to-1 multiplexer for signal <mem_addr_i[1]_mem_data_i[31]_wide_mux_25_OUT> created at line 300.
    Found 32-bit 4-to-1 multiplexer for signal <mem_addr_i[1]_zero32[23]_wide_mux_38_OUT> created at line 386.
    Found 32-bit 4-to-1 multiplexer for signal <mem_addr_i[1]_reg2_i[31]_wide_mux_40_OUT> created at line 412.
    Found 1-bit 4-to-1 multiplexer for signal <_n0567> created at line 158.
    Summary:
	inferred 242 Multiplexer(s).
Unit <mem> synthesized.

Synthesizing Unit <mem_wb>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\mem_wb.v".
WARNING:Xst:647 - Input <stall<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <wb_wreg>.
    Found 32-bit register for signal <wb_wdata>.
    Found 32-bit register for signal <wb_hi>.
    Found 32-bit register for signal <wb_lo>.
    Found 1-bit register for signal <wb_whilo>.
    Found 1-bit register for signal <wb_cp0_reg_we>.
    Found 5-bit register for signal <wb_cp0_reg_write_addr>.
    Found 32-bit register for signal <wb_cp0_reg_data>.
    Found 5-bit register for signal <wb_wd>.
    Summary:
	inferred 141 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <mem_wb> synthesized.

Synthesizing Unit <hilo_reg>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\hilo_reg.v".
    Found 32-bit register for signal <lo_o>.
    Found 32-bit register for signal <hi_o>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <hilo_reg> synthesized.

Synthesizing Unit <ctrl>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\ctrl.v".
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <new_pc<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  38 Multiplexer(s).
Unit <ctrl> synthesized.

Synthesizing Unit <cp0_reg>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\cp0_reg.v".
    Found 1-bit register for signal <index_o<30>>.
    Found 1-bit register for signal <index_o<29>>.
    Found 1-bit register for signal <index_o<28>>.
    Found 1-bit register for signal <index_o<27>>.
    Found 1-bit register for signal <index_o<26>>.
    Found 1-bit register for signal <index_o<25>>.
    Found 1-bit register for signal <index_o<24>>.
    Found 1-bit register for signal <index_o<23>>.
    Found 1-bit register for signal <index_o<22>>.
    Found 1-bit register for signal <index_o<21>>.
    Found 1-bit register for signal <index_o<20>>.
    Found 1-bit register for signal <index_o<19>>.
    Found 1-bit register for signal <index_o<18>>.
    Found 1-bit register for signal <index_o<17>>.
    Found 1-bit register for signal <index_o<16>>.
    Found 1-bit register for signal <index_o<15>>.
    Found 1-bit register for signal <index_o<14>>.
    Found 1-bit register for signal <index_o<13>>.
    Found 1-bit register for signal <index_o<12>>.
    Found 1-bit register for signal <index_o<11>>.
    Found 1-bit register for signal <index_o<10>>.
    Found 1-bit register for signal <index_o<9>>.
    Found 1-bit register for signal <index_o<8>>.
    Found 1-bit register for signal <index_o<7>>.
    Found 1-bit register for signal <index_o<6>>.
    Found 1-bit register for signal <index_o<5>>.
    Found 1-bit register for signal <index_o<4>>.
    Found 1-bit register for signal <index_o<3>>.
    Found 1-bit register for signal <index_o<2>>.
    Found 1-bit register for signal <index_o<1>>.
    Found 1-bit register for signal <index_o<0>>.
    Found 1-bit register for signal <entry_lo_0_o<31>>.
    Found 1-bit register for signal <entry_lo_0_o<30>>.
    Found 1-bit register for signal <entry_lo_0_o<29>>.
    Found 1-bit register for signal <entry_lo_0_o<28>>.
    Found 1-bit register for signal <entry_lo_0_o<27>>.
    Found 1-bit register for signal <entry_lo_0_o<26>>.
    Found 1-bit register for signal <entry_lo_0_o<25>>.
    Found 1-bit register for signal <entry_lo_0_o<24>>.
    Found 1-bit register for signal <entry_lo_0_o<23>>.
    Found 1-bit register for signal <entry_lo_0_o<22>>.
    Found 1-bit register for signal <entry_lo_0_o<21>>.
    Found 1-bit register for signal <entry_lo_0_o<20>>.
    Found 1-bit register for signal <entry_lo_0_o<19>>.
    Found 1-bit register for signal <entry_lo_0_o<18>>.
    Found 1-bit register for signal <entry_lo_0_o<17>>.
    Found 1-bit register for signal <entry_lo_0_o<16>>.
    Found 1-bit register for signal <entry_lo_0_o<15>>.
    Found 1-bit register for signal <entry_lo_0_o<14>>.
    Found 1-bit register for signal <entry_lo_0_o<13>>.
    Found 1-bit register for signal <entry_lo_0_o<12>>.
    Found 1-bit register for signal <entry_lo_0_o<11>>.
    Found 1-bit register for signal <entry_lo_0_o<10>>.
    Found 1-bit register for signal <entry_lo_0_o<9>>.
    Found 1-bit register for signal <entry_lo_0_o<8>>.
    Found 1-bit register for signal <entry_lo_0_o<7>>.
    Found 1-bit register for signal <entry_lo_0_o<6>>.
    Found 1-bit register for signal <entry_lo_0_o<5>>.
    Found 1-bit register for signal <entry_lo_0_o<4>>.
    Found 1-bit register for signal <entry_lo_0_o<3>>.
    Found 1-bit register for signal <entry_lo_0_o<2>>.
    Found 1-bit register for signal <entry_lo_0_o<1>>.
    Found 1-bit register for signal <entry_lo_0_o<0>>.
    Found 1-bit register for signal <entry_lo_1_o<31>>.
    Found 1-bit register for signal <entry_lo_1_o<30>>.
    Found 1-bit register for signal <entry_lo_1_o<29>>.
    Found 1-bit register for signal <entry_lo_1_o<28>>.
    Found 1-bit register for signal <entry_lo_1_o<27>>.
    Found 1-bit register for signal <entry_lo_1_o<26>>.
    Found 1-bit register for signal <entry_lo_1_o<25>>.
    Found 1-bit register for signal <entry_lo_1_o<24>>.
    Found 1-bit register for signal <entry_lo_1_o<23>>.
    Found 1-bit register for signal <entry_lo_1_o<22>>.
    Found 1-bit register for signal <entry_lo_1_o<21>>.
    Found 1-bit register for signal <entry_lo_1_o<20>>.
    Found 1-bit register for signal <entry_lo_1_o<19>>.
    Found 1-bit register for signal <entry_lo_1_o<18>>.
    Found 1-bit register for signal <entry_lo_1_o<17>>.
    Found 1-bit register for signal <entry_lo_1_o<16>>.
    Found 1-bit register for signal <entry_lo_1_o<15>>.
    Found 1-bit register for signal <entry_lo_1_o<14>>.
    Found 1-bit register for signal <entry_lo_1_o<13>>.
    Found 1-bit register for signal <entry_lo_1_o<12>>.
    Found 1-bit register for signal <entry_lo_1_o<11>>.
    Found 1-bit register for signal <entry_lo_1_o<10>>.
    Found 1-bit register for signal <entry_lo_1_o<9>>.
    Found 1-bit register for signal <entry_lo_1_o<8>>.
    Found 1-bit register for signal <entry_lo_1_o<7>>.
    Found 1-bit register for signal <entry_lo_1_o<6>>.
    Found 1-bit register for signal <entry_lo_1_o<5>>.
    Found 1-bit register for signal <entry_lo_1_o<4>>.
    Found 1-bit register for signal <entry_lo_1_o<3>>.
    Found 1-bit register for signal <entry_lo_1_o<2>>.
    Found 1-bit register for signal <entry_lo_1_o<1>>.
    Found 1-bit register for signal <entry_lo_1_o<0>>.
    Found 32-bit register for signal <bad_v_addr_o>.
    Found 32-bit register for signal <count_o>.
    Found 1-bit register for signal <entry_hi_o<31>>.
    Found 1-bit register for signal <entry_hi_o<30>>.
    Found 1-bit register for signal <entry_hi_o<29>>.
    Found 1-bit register for signal <entry_hi_o<28>>.
    Found 1-bit register for signal <entry_hi_o<27>>.
    Found 1-bit register for signal <entry_hi_o<26>>.
    Found 1-bit register for signal <entry_hi_o<25>>.
    Found 1-bit register for signal <entry_hi_o<24>>.
    Found 1-bit register for signal <entry_hi_o<23>>.
    Found 1-bit register for signal <entry_hi_o<22>>.
    Found 1-bit register for signal <entry_hi_o<21>>.
    Found 1-bit register for signal <entry_hi_o<20>>.
    Found 1-bit register for signal <entry_hi_o<19>>.
    Found 1-bit register for signal <entry_hi_o<18>>.
    Found 1-bit register for signal <entry_hi_o<17>>.
    Found 1-bit register for signal <entry_hi_o<16>>.
    Found 1-bit register for signal <entry_hi_o<15>>.
    Found 1-bit register for signal <entry_hi_o<14>>.
    Found 1-bit register for signal <entry_hi_o<13>>.
    Found 1-bit register for signal <entry_hi_o<12>>.
    Found 1-bit register for signal <entry_hi_o<11>>.
    Found 1-bit register for signal <entry_hi_o<10>>.
    Found 1-bit register for signal <entry_hi_o<9>>.
    Found 1-bit register for signal <entry_hi_o<8>>.
    Found 1-bit register for signal <entry_hi_o<7>>.
    Found 1-bit register for signal <entry_hi_o<6>>.
    Found 1-bit register for signal <entry_hi_o<5>>.
    Found 1-bit register for signal <entry_hi_o<4>>.
    Found 1-bit register for signal <entry_hi_o<3>>.
    Found 1-bit register for signal <entry_hi_o<2>>.
    Found 1-bit register for signal <entry_hi_o<1>>.
    Found 1-bit register for signal <entry_hi_o<0>>.
    Found 32-bit register for signal <compare_o>.
    Found 32-bit register for signal <status_o>.
    Found 1-bit register for signal <cause_o<31>>.
    Found 1-bit register for signal <cause_o<30>>.
    Found 1-bit register for signal <cause_o<29>>.
    Found 1-bit register for signal <cause_o<28>>.
    Found 1-bit register for signal <cause_o<27>>.
    Found 1-bit register for signal <cause_o<26>>.
    Found 1-bit register for signal <cause_o<25>>.
    Found 1-bit register for signal <cause_o<24>>.
    Found 1-bit register for signal <cause_o<23>>.
    Found 1-bit register for signal <cause_o<22>>.
    Found 1-bit register for signal <cause_o<21>>.
    Found 1-bit register for signal <cause_o<20>>.
    Found 1-bit register for signal <cause_o<19>>.
    Found 1-bit register for signal <cause_o<18>>.
    Found 1-bit register for signal <cause_o<17>>.
    Found 1-bit register for signal <cause_o<16>>.
    Found 1-bit register for signal <cause_o<15>>.
    Found 1-bit register for signal <cause_o<14>>.
    Found 1-bit register for signal <cause_o<13>>.
    Found 1-bit register for signal <cause_o<12>>.
    Found 1-bit register for signal <cause_o<11>>.
    Found 1-bit register for signal <cause_o<10>>.
    Found 1-bit register for signal <cause_o<9>>.
    Found 1-bit register for signal <cause_o<8>>.
    Found 1-bit register for signal <cause_o<7>>.
    Found 1-bit register for signal <cause_o<6>>.
    Found 1-bit register for signal <cause_o<5>>.
    Found 1-bit register for signal <cause_o<4>>.
    Found 1-bit register for signal <cause_o<3>>.
    Found 1-bit register for signal <cause_o<2>>.
    Found 1-bit register for signal <cause_o<1>>.
    Found 1-bit register for signal <cause_o<0>>.
    Found 32-bit register for signal <epc_o>.
    Found 1-bit register for signal <ebase_o<31>>.
    Found 1-bit register for signal <ebase_o<30>>.
    Found 1-bit register for signal <ebase_o<29>>.
    Found 1-bit register for signal <ebase_o<28>>.
    Found 1-bit register for signal <ebase_o<27>>.
    Found 1-bit register for signal <ebase_o<26>>.
    Found 1-bit register for signal <ebase_o<25>>.
    Found 1-bit register for signal <ebase_o<24>>.
    Found 1-bit register for signal <ebase_o<23>>.
    Found 1-bit register for signal <ebase_o<22>>.
    Found 1-bit register for signal <ebase_o<21>>.
    Found 1-bit register for signal <ebase_o<20>>.
    Found 1-bit register for signal <ebase_o<19>>.
    Found 1-bit register for signal <ebase_o<18>>.
    Found 1-bit register for signal <ebase_o<17>>.
    Found 1-bit register for signal <ebase_o<16>>.
    Found 1-bit register for signal <ebase_o<15>>.
    Found 1-bit register for signal <ebase_o<14>>.
    Found 1-bit register for signal <ebase_o<13>>.
    Found 1-bit register for signal <ebase_o<12>>.
    Found 1-bit register for signal <ebase_o<11>>.
    Found 1-bit register for signal <ebase_o<10>>.
    Found 1-bit register for signal <ebase_o<9>>.
    Found 1-bit register for signal <ebase_o<8>>.
    Found 1-bit register for signal <ebase_o<7>>.
    Found 1-bit register for signal <ebase_o<6>>.
    Found 1-bit register for signal <ebase_o<5>>.
    Found 1-bit register for signal <ebase_o<4>>.
    Found 1-bit register for signal <ebase_o<3>>.
    Found 1-bit register for signal <ebase_o<2>>.
    Found 1-bit register for signal <ebase_o<1>>.
    Found 1-bit register for signal <ebase_o<0>>.
    Found 1-bit register for signal <timer_int_o>.
    Found 1-bit register for signal <index_o<31>>.
    Found 32-bit subtractor for signal <current_inst_addr_i[31]_GND_53_o_sub_149_OUT> created at line 155.
    Found 32-bit adder for signal <count_o[31]_GND_53_o_add_2_OUT> created at line 74.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <data_o<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator equal for signal <count_o[31]_compare_o[31]_equal_5_o> created at line 78
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 353 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
Unit <cp0_reg> synthesized.

Synthesizing Unit <mmu>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\mmu.v".
WARNING:Xst:647 - Input <if_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_sel_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mmu_data_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <if_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <mmu_data_o>.
    Found 32-bit register for signal <mmu_addr_o>.
    Found 1-bit register for signal <mmu_we_o>.
    Found 16-bit register for signal <mmu_select_o>.
    Found 1-bit register for signal <stall_req_if>.
    Found 1-bit register for signal <stall_req_mem>.
    Found 1-bit register for signal <tlb_ce>.
    Found 1-bit register for signal <tlb_write_o>.
    Found 32-bit register for signal <tlb_addr_o>.
    Found 3-bit register for signal <mmu_state>.
    Found 8x3-bit Read Only RAM for signal <_n0379>
WARNING:Xst:737 - Found 1-bit latch for signal <memw_ack>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <memr_ack>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_state_next<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_state_next<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_state_next<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_wdata<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_data_o<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_data_o<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <if_ack>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred 120 D-type flip-flop(s).
	inferred 102 Latch(s).
	inferred  56 Multiplexer(s).
Unit <mmu> synthesized.

Synthesizing Unit <tlb>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\tlb.v".
WARNING:Xst:647 - Input <tlb_data<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_data<22:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_data<63:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tlb_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 19-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][62]_wide_mux_34_OUT> created at line 106.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][23]_Mux_38_o> created at line 110.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][1]_Mux_42_o> created at line 115.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<19>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<18>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<17>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<16>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<15>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<14>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<13>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<12>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<11>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<10>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<9>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<8>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<7>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<6>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<5>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<4>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<3>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<2>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<1>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][43]_wide_mux_37_OUT<0>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<19>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<18>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<17>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<16>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<15>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<14>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<13>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<12>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<11>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<10>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<9>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<8>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<7>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<6>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<5>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<4>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<3>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<2>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<1>> created at line 113.
    Found 1-bit 16-to-1 multiplexer for signal <tlb_find[3]_tlb_reg[15][21]_wide_mux_41_OUT<0>> created at line 113.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<6><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<7><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<8><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<9><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<10><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<11><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<12><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<13><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<14><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><62>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><61>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><60>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><59>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><58>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_reg<15><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_find<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_find<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_find<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tlb_find<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 19-bit comparator equal for signal <tlb_reg[0][62]_mmu_addr[31]_equal_3_o> created at line 57
    Found 19-bit comparator equal for signal <tlb_reg[1][62]_mmu_addr[31]_equal_5_o> created at line 60
    Found 19-bit comparator equal for signal <tlb_reg[2][62]_mmu_addr[31]_equal_7_o> created at line 63
    Found 19-bit comparator equal for signal <tlb_reg[3][62]_mmu_addr[31]_equal_9_o> created at line 66
    Found 19-bit comparator equal for signal <tlb_reg[4][62]_mmu_addr[31]_equal_11_o> created at line 69
    Found 19-bit comparator equal for signal <tlb_reg[5][62]_mmu_addr[31]_equal_13_o> created at line 72
    Found 19-bit comparator equal for signal <tlb_reg[6][62]_mmu_addr[31]_equal_15_o> created at line 75
    Found 19-bit comparator equal for signal <tlb_reg[7][62]_mmu_addr[31]_equal_17_o> created at line 78
    Found 19-bit comparator equal for signal <tlb_reg[8][62]_mmu_addr[31]_equal_19_o> created at line 81
    Found 19-bit comparator equal for signal <tlb_reg[9][62]_mmu_addr[31]_equal_21_o> created at line 84
    Found 19-bit comparator equal for signal <tlb_reg[10][62]_mmu_addr[31]_equal_23_o> created at line 87
    Found 19-bit comparator equal for signal <tlb_reg[11][62]_mmu_addr[31]_equal_25_o> created at line 90
    Found 19-bit comparator equal for signal <tlb_reg[12][62]_mmu_addr[31]_equal_27_o> created at line 93
    Found 19-bit comparator equal for signal <tlb_reg[13][62]_mmu_addr[31]_equal_29_o> created at line 96
    Found 19-bit comparator equal for signal <tlb_reg[14][62]_mmu_addr[31]_equal_31_o> created at line 99
    Found 19-bit comparator equal for signal <tlb_reg[15][62]_mmu_addr[31]_equal_33_o> created at line 102
    Found 19-bit comparator equal for signal <tlb_find[3]_mmu_addr[31]_equal_36_o> created at line 106
    Found 32-bit comparator lessequal for signal <n1096> created at line 138
    Found 32-bit comparator lessequal for signal <n1098> created at line 140
    Found 32-bit comparator lessequal for signal <n1100> created at line 140
    Found 32-bit comparator lessequal for signal <n1103> created at line 142
    Found 32-bit comparator lessequal for signal <n1105> created at line 142
    Found 32-bit comparator lessequal for signal <n1108> created at line 144
    Found 32-bit comparator lessequal for signal <n1110> created at line 144
    Summary:
	inferred 980 Latch(s).
	inferred  24 Comparator(s).
	inferred 115 Multiplexer(s).
Unit <tlb> synthesized.

Synthesizing Unit <wishbone_bus>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\wishbone_bus.v".
    Found 32-bit register for signal <wishbone_addr_o>.
    Found 32-bit register for signal <wishbone_data_o>.
    Found 1-bit register for signal <wishbone_we_o>.
    Found 16-bit register for signal <wishbone_select_o>.
    Found 1-bit register for signal <wishbone_stb_o>.
    Found 1-bit register for signal <wishbone_cyc_o>.
    Found 32-bit register for signal <rd_buf>.
    Found 2-bit register for signal <wishbone_state>.
    Found finite state machine <FSM_0> for signal <wishbone_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_GND_1219_o_Mux_52_o> created at line 106.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<31>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<30>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<29>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<28>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<27>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<26>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<25>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<24>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<23>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<22>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<21>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<20>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<19>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<18>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<17>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<16>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<15>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<14>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<13>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<12>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<11>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<10>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<9>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<8>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<7>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<6>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<5>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<4>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<3>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<2>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<1>> created at line 98.
    Found 1-bit 3-to-1 multiplexer for signal <wishbone_state[1]_rd_buf[31]_wide_mux_53_OUT<0>> created at line 98.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mmu_data_o<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred 115 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred 103 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <wishbone_bus> synthesized.

Synthesizing Unit <bus>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\bus.v".
WARNING:Xst:647 - Input <wishbone_addr_i<31:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wishbone_stb_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wishbone_cyc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <rom_inst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <ram_input_data>.
    Found 1-bit register for signal <ram_chip_enable>.
    Found 1-bit register for signal <ram_read_enable>.
    Found 1-bit register for signal <ram_write_enable>.
    Found 1-bit register for signal <rom_chip_enable>.
    Found 1-bit register for signal <flash_read_enable>.
    Found 22-bit register for signal <flash_input_addr>.
    Found 16-bit register for signal <flash_input_data>.
    Found 8-bit register for signal <uart_input_data>.
    Found 1-bit register for signal <uart_TxD_start>.
    Found 1-bit register for signal <uart_enable>.
    Found 4-bit register for signal <digseg_input_data1>.
    Found 4-bit register for signal <digseg_input_data0>.
    Found 32-bit register for signal <wishbone_data_o>.
    Found 1-bit register for signal <wishbone_ack_o>.
    Found 21-bit register for signal <ram_input_addr>.
    Found 12-bit register for signal <rom_input_addr>.
    WARNING:Xst:2404 -  FFs/Latches <flash_erase_enable<0:0>> (without init value) have a constant value of 0 in block <bus>.
    WARNING:Xst:2404 -  FFs/Latches <flash_write_enable<0:0>> (without init value) have a constant value of 0 in block <bus>.
    WARNING:Xst:2404 -  FFs/Latches <rom_input_addr<31:12>> (without init value) have a constant value of 0 in block <bus>.
    Summary:
	inferred 159 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <bus> synthesized.

Synthesizing Unit <ram>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\ram.v".
    Summary:
	no macro.
Unit <ram> synthesized.

Synthesizing Unit <ram_driver>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\ram_driver.v".
    Found 1-bit register for signal <baseram_ce>.
    Found 1-bit register for signal <baseram_we>.
    Found 1-bit register for signal <baseram_oe>.
    Found 1-bit register for signal <base_ack>.
    Found 32-bit register for signal <base_data_out>.
    Found 20-bit register for signal <baseram_addr>.
    Found 32-bit register for signal <base_data_latch>.
    Found 3-bit register for signal <extra_state>.
    Found 1-bit register for signal <extram_ce>.
    Found 1-bit register for signal <extram_oe>.
    Found 1-bit register for signal <extram_we>.
    Found 1-bit register for signal <extra_ack>.
    Found 32-bit register for signal <extra_data_out>.
    Found 20-bit register for signal <extram_addr>.
    Found 32-bit register for signal <extra_data_latch>.
    Found 3-bit register for signal <base_state>.
    Found 1-bit tristate buffer for signal <baseram_data<31>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<30>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<29>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<28>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<27>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<26>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<25>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<24>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<23>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<22>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<21>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<20>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<19>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<18>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<17>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<16>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<15>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<14>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<13>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<12>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<11>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<10>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<9>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<8>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<7>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<6>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<5>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<4>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<3>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<2>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<1>> created at line 30
    Found 1-bit tristate buffer for signal <baseram_data<0>> created at line 30
    Found 1-bit tristate buffer for signal <extram_data<31>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<30>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<29>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<28>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<27>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<26>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<25>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<24>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<23>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<22>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<21>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<20>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<19>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<18>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<17>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<16>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<15>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<14>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<13>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<12>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<11>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<10>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<9>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<8>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<7>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<6>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<5>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<4>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<3>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<2>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<1>> created at line 31
    Found 1-bit tristate buffer for signal <extram_data<0>> created at line 31
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <extra_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <base_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred 182 D-type flip-flop(s).
	inferred  66 Multiplexer(s).
	inferred  64 Tristate(s).
Unit <ram_driver> synthesized.

Synthesizing Unit <inst_rom>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\inst_rom.v".
WARNING:Xst:647 - Input <addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <inst_rom> synthesized.

Synthesizing Unit <flash>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\flash.v".
    Summary:
	no macro.
Unit <flash> synthesized.

Synthesizing Unit <flash_driver>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\flash_driver.v".
    Found 1-bit register for signal <flash_we>.
    Found 16-bit register for signal <data_to_write>.
    Found 1-bit register for signal <busy>.
    Found 3-bit register for signal <read_wait_cnt>.
    Found 1-bit register for signal <flash_oe>.
    Found 1-bit register for signal <ack>.
    Found 22-bit register for signal <addr_latch>.
    Found 16-bit register for signal <data_in_latch>.
    Found 4-bit register for signal <state>.
    Found 3-bit adder for signal <read_wait_cnt[2]_GND_1321_o_add_15_OUT> created at line 133.
    Found 1-bit tristate buffer for signal <flash_data<15>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<14>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<13>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<12>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<11>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<10>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<9>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<8>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<7>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<6>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<5>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<4>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<3>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<2>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<1>> created at line 29
    Found 1-bit tristate buffer for signal <flash_data<0>> created at line 29
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred  26 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <flash_driver> synthesized.

Synthesizing Unit <uart>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\uart.v".
INFO:Xst:3210 - "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\uart.v" line 30: Output port <RxD_waiting_data> of the instance <u1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <uart> synthesized.

Synthesizing Unit <uart_async_transmitter>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\uart_async.v".
        ClkFrequency = 50000000
        Baud = 115200
    Found 4-bit register for signal <TxD_state>.
    Found 1-bit register for signal <ack>.
    Found 8-bit register for signal <TxD_shift>.
    Found finite state machine <FSM_7> for signal <TxD_state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_async_transmitter> synthesized.

Synthesizing Unit <BaudTickGen_1>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\uart_async.v".
        ClkFrequency = 50000000
        Baud = 115200
        Oversampling = 1
    Found 18-bit register for signal <Acc>.
    Found 18-bit adder for signal <n0007> created at line 230.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <BaudTickGen_1> synthesized.

Synthesizing Unit <uart_async_receiver>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\uart_async.v".
        ClkFrequency = 50000000
        Baud = 115200
        Oversampling = 8
    Found 2-bit register for signal <Filter_cnt>.
    Found 1-bit register for signal <RxD_bit>.
    Found 3-bit register for signal <OversamplingCnt>.
    Found 4-bit register for signal <RxD_state>.
    Found 1-bit register for signal <ack>.
    Found 8-bit register for signal <RxD_data>.
    Found 2-bit register for signal <RxD_sync>.
    Found finite state machine <FSM_8> for signal <RxD_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 32                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit subtractor for signal <Filter_cnt[1]_GND_1341_o_sub_7_OUT> created at line 134.
    Found 2-bit adder for signal <Filter_cnt[1]_GND_1341_o_add_3_OUT> created at line 132.
    Found 3-bit adder for signal <OversamplingCnt[2]_GND_1341_o_add_19_OUT> created at line 150.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_async_receiver> synthesized.

Synthesizing Unit <BaudTickGen_2>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\uart_async.v".
        ClkFrequency = 50000000
        Baud = 115200
        Oversampling = 8
    Found 18-bit register for signal <Acc>.
    Found 18-bit adder for signal <GND_1342_o_BUS_0793_mux_2_OUT> created at line 230.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <BaudTickGen_2> synthesized.

Synthesizing Unit <digseg_driver>.
    Related source file is "\\psf\home\Documents\Project\fpga\OpenMIPS\Peripheral\digseg_driver.v".
    Found 16x7-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
Unit <digseg_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 2
 32x32-bit dual-port RAM                               : 2
 8x3-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 17
 18-bit adder                                          : 2
 2-bit addsub                                          : 1
 3-bit adder                                           : 2
 32-bit adder                                          : 9
 32-bit subtractor                                     : 1
 6-bit subtractor                                      : 1
 64-bit adder                                          : 1
# Registers                                            : 309
 1-bit register                                        : 235
 12-bit register                                       : 1
 16-bit register                                       : 5
 18-bit register                                       : 2
 2-bit register                                        : 2
 20-bit register                                       : 2
 21-bit register                                       : 1
 22-bit register                                       : 2
 3-bit register                                        : 6
 32-bit register                                       : 40
 4-bit register                                        : 3
 5-bit register                                        : 5
 8-bit register                                        : 5
# Latches                                              : 1183
 1-bit latch                                           : 1183
# Comparators                                          : 35
 19-bit comparator equal                               : 17
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 7
 5-bit comparator equal                                : 8
# Multiplexers                                         : 957
 1-bit 16-to-1 multiplexer                             : 42
 1-bit 2-to-1 multiplexer                              : 571
 1-bit 3-to-1 multiplexer                              : 33
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 13
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 16-to-1 multiplexer                            : 1
 22-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 21
 32-bit 2-to-1 multiplexer                             : 203
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 18
 5-bit 2-to-1 multiplexer                              : 25
 6-bit 2-to-1 multiplexer                              : 5
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 10
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 1
# Tristates                                            : 80
 1-bit tristate buffer                                 : 80
# FSMs                                                 : 3
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <ram_input_addr_19> in Unit <bus0> is equivalent to the following FF/Latch, which will be removed : <ram_input_addr_20> 
WARNING:Xst:1710 - FF/Latch <entry_lo_1_o_28> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_lo_1_o_27> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_hi_o_12> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_lo_1_o_26> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_hi_o_11> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_hi_o_10> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_hi_o_9> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_hi_o_8> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_30> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_29> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_28> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_27> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_26> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_25> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_24> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_19> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_31> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ebase_o_10> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ebase_o_11> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ebase_o_30> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_0> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_1> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_7> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_11> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_12> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_13> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_14> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_15> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_16> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_17> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_18> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_20> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cause_o_21> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_14> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_15> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_16> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_17> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_18> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_19> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_20> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_21> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_22> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_23> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_24> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_25> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_26> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_27> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_28> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_29> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_30> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_lo_1_o_29> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_lo_1_o_30> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_lo_1_o_31> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_lo_0_o_26> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_lo_0_o_27> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_lo_0_o_28> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_lo_0_o_29> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_lo_0_o_30> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <entry_lo_0_o_31> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_6> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_8> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_9> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_7> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_10> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_11> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_12> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <index_o_13> (without init value) has a constant value of 0 in block <cp0_reg0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wishbone_addr_o_22> of sequential type is unconnected in block <wishbone_bus0>.
WARNING:Xst:2677 - Node <wishbone_addr_o_23> of sequential type is unconnected in block <wishbone_bus0>.
WARNING:Xst:2677 - Node <wishbone_addr_o_24> of sequential type is unconnected in block <wishbone_bus0>.
WARNING:Xst:2677 - Node <wishbone_addr_o_25> of sequential type is unconnected in block <wishbone_bus0>.
WARNING:Xst:2677 - Node <wishbone_addr_o_26> of sequential type is unconnected in block <wishbone_bus0>.
WARNING:Xst:2677 - Node <wishbone_addr_o_27> of sequential type is unconnected in block <wishbone_bus0>.
WARNING:Xst:2677 - Node <wishbone_addr_o_28> of sequential type is unconnected in block <wishbone_bus0>.
WARNING:Xst:2677 - Node <wishbone_addr_o_29> of sequential type is unconnected in block <wishbone_bus0>.
WARNING:Xst:2677 - Node <wishbone_addr_o_30> of sequential type is unconnected in block <wishbone_bus0>.
WARNING:Xst:2677 - Node <wishbone_addr_o_31> of sequential type is unconnected in block <wishbone_bus0>.
WARNING:Xst:2677 - Node <ex_inst_16> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_17> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_18> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_19> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_20> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_21> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_22> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_23> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_24> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_25> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_26> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_27> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_28> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_29> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_30> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <ex_inst_31> of sequential type is unconnected in block <id_ex0>.
WARNING:Xst:2677 - Node <mem_excepttype_0> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_1> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_2> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_3> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_4> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_5> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_6> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_7> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_9> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_13> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_14> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_15> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_16> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_17> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_18> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_19> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_20> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_21> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_22> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_23> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_24> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_25> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_26> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_27> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_28> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_29> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_30> of sequential type is unconnected in block <ex_mem0>.
WARNING:Xst:2677 - Node <mem_excepttype_31> of sequential type is unconnected in block <ex_mem0>.

Synthesizing (advanced) Unit <digseg_driver>.
INFO:Xst:3231 - The small RAM <Mram_seg> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <digseg_driver> synthesized (advanced).

Synthesizing (advanced) Unit <flash_driver>.
The following registers are absorbed into counter <read_wait_cnt>: 1 register on signal <read_wait_cnt>.
Unit <flash_driver> synthesized (advanced).

Synthesizing (advanced) Unit <mmu>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0379> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <mmu_state>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mmu> synthesized (advanced).

Synthesizing (advanced) Unit <regfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_waddr[4]_AND_110_o_0> | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <wdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <raddr1>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regs1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_waddr[4]_AND_110_o_1> | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <wdata>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <raddr2>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <regfile> synthesized (advanced).

Synthesizing (advanced) Unit <uart_async_receiver>.
The following registers are absorbed into counter <OversamplingCnt>: 1 register on signal <OversamplingCnt>.
The following registers are absorbed into counter <Filter_cnt>: 1 register on signal <Filter_cnt>.
Unit <uart_async_receiver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 2
 32x32-bit dual-port distributed RAM                   : 2
 8x3-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 14
 18-bit adder                                          : 2
 32-bit adder                                          : 9
 32-bit subtractor                                     : 1
 6-bit subtractor                                      : 1
 64-bit adder                                          : 1
# Counters                                             : 3
 2-bit updown counter                                  : 1
 3-bit up counter                                      : 2
# Registers                                            : 1839
 Flip-Flops                                            : 1839
# Comparators                                          : 35
 19-bit comparator equal                               : 17
 32-bit comparator equal                               : 2
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 7
 5-bit comparator equal                                : 8
# Multiplexers                                         : 972
 1-bit 16-to-1 multiplexer                             : 61
 1-bit 2-to-1 multiplexer                              : 570
 1-bit 3-to-1 multiplexer                              : 33
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 13
 18-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 19
 32-bit 2-to-1 multiplexer                             : 203
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 18
 5-bit 2-to-1 multiplexer                              : 25
 6-bit 2-to-1 multiplexer                              : 5
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 10
# Logic shifters                                       : 3
 32-bit shifter logical left                           : 2
 32-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <entry_lo_1_o_31> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_lo_1_o_30> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_lo_1_o_29> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_lo_1_o_28> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_lo_1_o_27> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_hi_o_12> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_lo_1_o_26> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_hi_o_11> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_hi_o_10> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_hi_o_9> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_hi_o_8> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_30> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_29> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_28> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_27> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_26> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_25> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_24> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_19> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_21> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_20> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_18> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_17> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_16> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_7> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_1> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cause_o_0> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ebase_o_30> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ebase_o_11> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ebase_o_10> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_31> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_30> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_29> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_28> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_27> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_26> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_25> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_24> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_23> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_22> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_21> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_20> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_19> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_18> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_17> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_16> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_15> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_14> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_13> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_12> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_11> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_10> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_7> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_9> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_8> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_o_6> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_lo_0_o_31> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_lo_0_o_30> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_lo_0_o_29> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_lo_0_o_28> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_lo_0_o_27> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <entry_lo_0_o_26> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ram_input_addr_19> in Unit <bus> is equivalent to the following FF/Latch, which will be removed : <ram_input_addr_20> 
INFO:Xst:2261 - The FF/Latch <cause_o_15> in Unit <cp0_reg> is equivalent to the following 4 FFs/Latches, which will be removed : <cause_o_14> <cause_o_13> <cause_o_12> <cause_o_11> 
WARNING:Xst:1710 - FF/Latch <cause_o_15> (without init value) has a constant value of 0 in block <cp0_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rom_input_addr_0> of sequential type is unconnected in block <bus>.
WARNING:Xst:2677 - Node <rom_input_addr_1> of sequential type is unconnected in block <bus>.
WARNING:Xst:2677 - Node <rom_input_addr_2> of sequential type is unconnected in block <bus>.
WARNING:Xst:2677 - Node <rom_input_addr_3> of sequential type is unconnected in block <bus>.
WARNING:Xst:2677 - Node <rom_input_addr_4> of sequential type is unconnected in block <bus>.
WARNING:Xst:2677 - Node <rom_input_addr_5> of sequential type is unconnected in block <bus>.
WARNING:Xst:2677 - Node <rom_input_addr_6> of sequential type is unconnected in block <bus>.
WARNING:Xst:2677 - Node <rom_input_addr_7> of sequential type is unconnected in block <bus>.
WARNING:Xst:2677 - Node <rom_input_addr_8> of sequential type is unconnected in block <bus>.
WARNING:Xst:2677 - Node <rom_input_addr_9> of sequential type is unconnected in block <bus>.
WARNING:Xst:2677 - Node <rom_input_addr_10> of sequential type is unconnected in block <bus>.
WARNING:Xst:2677 - Node <rom_input_addr_11> of sequential type is unconnected in block <bus>.
WARNING:Xst:1710 - FF/Latch <data_in_latch_0> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_1> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_2> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_3> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_4> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_5> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_6> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_7> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_8> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_9> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_10> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_11> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_12> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_13> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_14> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_in_latch_15> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <openmips0/wishbone_bus0/FSM_0> on signal <wishbone_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <bus0/uart0/u0/FSM_7> on signal <TxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0100  | 0100
 0011  | 0011
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <bus0/uart0/u1/FSM_8> on signal <RxD_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
 1110  | 1110
 1111  | 1111
 0010  | 0010
-------------------
WARNING:Xst:1710 - FF/Latch <data_to_write_8> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_9> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_10> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_11> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_12> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_13> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_14> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_to_write_15> (without init value) has a constant value of 0 in block <flash_driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Acc_0> of sequential type is unconnected in block <BaudTickGen_1>.
WARNING:Xst:2677 - Node <Acc_0> of sequential type is unconnected in block <BaudTickGen_2>.
WARNING:Xst:2677 - Node <Acc_1> of sequential type is unconnected in block <BaudTickGen_2>.
WARNING:Xst:2677 - Node <Acc_2> of sequential type is unconnected in block <BaudTickGen_2>.
WARNING:Xst:2677 - Node <Acc_3> of sequential type is unconnected in block <BaudTickGen_2>.
INFO:Xst:2261 - The FF/Latch <wishbone_stb_o> in Unit <wishbone_bus> is equivalent to the following FF/Latch, which will be removed : <wishbone_cyc_o> 
INFO:Xst:2261 - The FF/Latch <mmu_we_o> in Unit <mmu> is equivalent to the following FF/Latch, which will be removed : <tlb_write_o> 
INFO:Xst:2261 - The FF/Latch <data_to_write_0> in Unit <flash_driver> is equivalent to the following 3 FFs/Latches, which will be removed : <data_to_write_1> <data_to_write_2> <data_to_write_3> 
INFO:Xst:2261 - The FF/Latch <data_to_write_4> in Unit <flash_driver> is equivalent to the following FF/Latch, which will be removed : <data_to_write_6> 
WARNING:Xst:2677 - Node <bus0/flash_input_data_15> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_14> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_13> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_12> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_11> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_10> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_9> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_8> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_7> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_6> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_5> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_4> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_1> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash_input_data_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/flash0/u0/busy> of sequential type is unconnected in block <openmips_min_sopc>.

Optimizing unit <openmips> ...

Optimizing unit <hilo_reg> ...

Optimizing unit <BaudTickGen_2> ...

Optimizing unit <openmips_min_sopc> ...

Optimizing unit <cp0_reg> ...

Optimizing unit <wishbone_bus> ...

Optimizing unit <pc_reg> ...

Optimizing unit <if_id> ...

Optimizing unit <regfile> ...

Optimizing unit <id_ex> ...

Optimizing unit <ex_mem> ...

Optimizing unit <mem_wb> ...

Optimizing unit <mmu> ...

Optimizing unit <id> ...

Optimizing unit <ex> ...

Optimizing unit <mem> ...

Optimizing unit <ctrl> ...

Optimizing unit <tlb> ...

Optimizing unit <uart_async_transmitter> ...

Optimizing unit <BaudTickGen_1> ...

Optimizing unit <uart_async_receiver> ...
WARNING:Xst:1710 - FF/Latch <openmips0/mmu0/mmu_select_o_3> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/mmu0/mmu_select_o_8> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/mmu0/mmu_select_o_9> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/mmu0/mmu_select_o_10> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/mmu0/mmu_select_o_11> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/mmu0/mmu_select_o_12> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/mmu0/mmu_select_o_13> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/mmu0/mmu_select_o_14> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/mmu0/mmu_select_o_15> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/wishbone_bus0/wishbone_select_o_3> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/wishbone_bus0/wishbone_select_o_8> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/wishbone_bus0/wishbone_select_o_9> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/wishbone_bus0/wishbone_select_o_10> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/wishbone_bus0/wishbone_select_o_11> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/wishbone_bus0/wishbone_select_o_12> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/wishbone_bus0/wishbone_select_o_13> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/wishbone_bus0/wishbone_select_o_14> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/wishbone_bus0/wishbone_select_o_15> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/cp0_reg0/cause_o_6> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_31> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_30> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_29> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_28> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_27> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_26> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_25> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_24> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_23> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_22> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_21> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_20> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_19> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_18> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_17> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_16> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_15> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_14> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_13> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_12> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_11> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_10> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_9> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_8> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_7> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_6> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_5> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_4> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_1> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/wishbone_data_o_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_31> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_30> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_29> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_28> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_27> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_26> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_25> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_24> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_23> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_22> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_21> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_20> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_19> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_18> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_17> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_16> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_15> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_14> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_13> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_12> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_11> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_10> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_9> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_8> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_7> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_6> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_5> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_4> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_1> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/extra_data_out_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_31> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_30> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_29> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_28> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_27> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_26> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_25> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_24> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_23> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_22> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_21> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_20> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_19> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_18> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_17> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_16> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_15> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_14> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_13> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_12> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_11> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_10> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_9> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_8> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_7> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_6> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_5> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_4> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_1> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/ram0/ram_driver_inst/base_data_out_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_1> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_4> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_5> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_7> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_8> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_6> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_9> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_10> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_11> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_12> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_13> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_14> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_16> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_17> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_15> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_18> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_19> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_20> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_21> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_22> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_23> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_25> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_26> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_24> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_27> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_28> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_29> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_30> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/mmu_data_o_31> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/wishbone_addr_o_31> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/wishbone_addr_o_30> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/wishbone_addr_o_29> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/wishbone_addr_o_28> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/wishbone_addr_o_27> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/wishbone_addr_o_26> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/wishbone_addr_o_25> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/wishbone_addr_o_24> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/wishbone_addr_o_23> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/wishbone_addr_o_22> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/wishbone_stb_o> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_31> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_30> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_29> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_28> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_27> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_26> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_25> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_24> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_23> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_22> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_21> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_20> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_19> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_18> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_17> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_16> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_15> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_14> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_13> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_12> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_11> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_10> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_9> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_8> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_7> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_6> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_5> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_4> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_1> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/wishbone_bus0/rd_buf_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_31> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_30> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_29> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_28> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_27> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_26> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_25> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_24> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_23> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_22> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_21> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_20> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_19> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_18> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_17> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_16> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_15> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_14> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_13> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_9> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_7> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_6> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_5> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_4> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_1> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_excepttype_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_31> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_30> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_29> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_28> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_27> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_26> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_25> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_24> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_23> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_22> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_21> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_20> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_19> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_18> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_17> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_inst_16> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_31> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_30> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_29> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_28> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_27> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_26> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_25> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_24> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_23> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_22> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_21> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_20> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_19> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_18> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_17> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_16> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_15> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_14> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_13> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_9> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_7> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_6> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_5> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_4> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_1> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/ex_mem0/mem_excepttype_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/mmu0/mmu_addr_o_31> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/mmu0/mmu_addr_o_30> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/mmu0/mmu_addr_o_29> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/mmu0/mmu_addr_o_28> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/mmu0/mmu_addr_o_27> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/mmu0/mmu_addr_o_26> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/mmu0/mmu_addr_o_25> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/mmu0/mmu_addr_o_24> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/mmu0/mmu_addr_o_23> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/mmu0/mmu_addr_o_22> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/mmu0/tlb_ce> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/uart0/u1/RxD_data_7> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/uart0/u1/RxD_data_6> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/uart0/u1/RxD_data_5> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/uart0/u1/RxD_data_4> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/uart0/u1/RxD_data_3> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/uart0/u1/RxD_data_2> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/uart0/u1/RxD_data_1> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <bus0/uart0/u1/RxD_data_0> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:1710 - FF/Latch <bus0/ram0/ram_driver_inst/baseram_addr_19> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block openmips_min_sopc, actual ratio is 9.
FlipFlop openmips0/id_ex0/ex_aluop_0 has been replicated 1 time(s)
FlipFlop openmips0/id_ex0/ex_aluop_1 has been replicated 2 time(s)
FlipFlop openmips0/id_ex0/ex_aluop_3 has been replicated 1 time(s)
FlipFlop openmips0/id_ex0/ex_aluop_4 has been replicated 1 time(s)
FlipFlop openmips0/id_ex0/ex_aluop_7 has been replicated 2 time(s)
FlipFlop openmips0/id_ex0/ex_reg1_0 has been replicated 1 time(s)
FlipFlop openmips0/id_ex0/ex_reg1_1 has been replicated 1 time(s)
FlipFlop openmips0/id_ex0/ex_reg1_2 has been replicated 1 time(s)
FlipFlop openmips0/id_ex0/ex_reg1_3 has been replicated 1 time(s)
FlipFlop openmips0/id_ex0/ex_reg1_31 has been replicated 1 time(s)
FlipFlop openmips0/id_ex0/ex_reg1_4 has been replicated 1 time(s)
FlipFlop openmips0/id_ex0/ex_reg2_31 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1489
 Flip-Flops                                            : 1489

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : openmips_min_sopc.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5189
#      GND                         : 1
#      INV                         : 176
#      LUT1                        : 140
#      LUT2                        : 277
#      LUT3                        : 313
#      LUT4                        : 533
#      LUT5                        : 622
#      LUT6                        : 1942
#      MUXCY                       : 554
#      MUXF7                       : 167
#      MUXF8                       : 61
#      VCC                         : 1
#      XORCY                       : 402
# FlipFlops/Latches                : 2640
#      FD                          : 53
#      FDE                         : 152
#      FDR                         : 201
#      FDRE                        : 1074
#      FDS                         : 4
#      FDSE                        : 5
#      LD                          : 4
#      LD_1                        : 5
#      LDC                         : 64
#      LDCE                        : 976
#      LDE_1                       : 96
#      LDP                         : 6
# RAMS                             : 14
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 5
#      BUFG                        : 4
#      BUFGP                       : 1
# IO Buffers                       : 174
#      IBUF                        : 2
#      IOBUF                       : 1
#      OBUF                        : 92
#      OBUFT                       : 79
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx100fgg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2640  out of  126576     2%  
 Number of Slice LUTs:                 4051  out of  63288     6%  
    Number used as Logic:              4003  out of  63288     6%  
    Number used as Memory:               48  out of  15616     0%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5400
   Number with an unused Flip Flop:    2760  out of   5400    51%  
   Number with an unused LUT:          1349  out of   5400    24%  
   Number of fully used LUT-FF pairs:  1291  out of   5400    23%  
   Number of unique control sets:        64

IO Utilization: 
 Number of IOs:                         175
 Number of bonded IOBs:                 175  out of    480    36%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of DSP48A1s:                      4  out of    180     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------+
Clock Signal                                                                                                               | Clock buffer(FF name)                   | Load  |
---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------+
clk                                                                                                                        | BUFGP                                   | 1503  |
openmips0/cp0_reg0/_n0834(openmips0/cp0_reg0/out1:O)                                                                       | BUFG(*)(openmips0/cp0_reg0/data_o_0)    | 32    |
rst                                                                                                                        | IBUF+BUFG                               | 101   |
openmips0/mmu0/mmu_state[2]_PWR_53_o_Mux_61_o(openmips0/mmu0/Mmux_mmu_state[2]_PWR_53_o_Mux_61_o11:O)                      | NONE(*)(openmips0/mmu0/mmu_state_next_1)| 3     |
openmips0/mmu0/Mram__n0379(openmips0/mmu0/Mram__n03791:O)                                                                  | NONE(*)(openmips0/mmu0/memr_ack)        | 1     |
openmips0/mmu0/Mram__n03791(openmips0/mmu0/Mram__n0379111:O)                                                               | NONE(*)(openmips0/mmu0/memw_ack)        | 1     |
openmips0/mmu0/Mram__n03792(openmips0/mmu0/Mram__n037921:O)                                                                | NONE(*)(openmips0/mmu0/if_ack)          | 1     |
openmips0/ctrl0/excepttype_i[31]_stallreq_from_mem_OR_704_o(openmips0/ctrl0/excepttype_i[31]_stallreq_from_mem_OR_704_o1:O)| BUFG(*)(openmips0/ctrl0/new_pc_31)      | 32    |
openmips0/tlb0/rst_mmu_addr[31]_AND_2605_o(openmips0/tlb0/rst_mmu_addr[31]_AND_2605_o:O)                                   | NONE(*)(openmips0/tlb0/tlb_find_0)      | 4     |
openmips0/tlb_we(openmips0/mem0/Mmux_tlb_we_o11:O)                                                                         | BUFG(*)(openmips0/tlb0/tlb_reg<15>_1)   | 976   |
---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.643ns (Maximum Frequency: 44.163MHz)
   Minimum input arrival time before clock: 19.502ns
   Maximum output required time after clock: 5.337ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 22.643ns (frequency: 44.163MHz)
  Total number of paths / destination ports: 132679321122 / 3472
-------------------------------------------------------------------------
Delay:               22.643ns (Levels of Logic = 25)
  Source:            openmips0/id_ex0/ex_aluop_2 (FF)
  Destination:       openmips0/pc_reg0/pc_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: openmips0/id_ex0/ex_aluop_2 to openmips0/pc_reg0/pc_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.447   1.137  openmips0/id_ex0/ex_aluop_2 (openmips0/id_ex0/ex_aluop_2)
     LUT4:I1->O            8   0.205   0.803  openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_587_o331 (openmips0/ex0/aluop_i[7]_aluop_i[7]_OR_587_o33)
     LUT6:I5->O           16   0.205   1.005  openmips0/ex0/aluop_i[7]_reg1_i[31]_AND_176_o1 (openmips0/ex0/aluop_i[7]_reg1_i[31]_AND_176_o)
     LUT3:I2->O            2   0.205   0.616  openmips0/ex0/Mmux_opdata1_mult110 (openmips0/ex0/opdata1_mult<0>)
     DSP48A1:A0->P47      18   4.560   1.049  openmips0/ex0/Mmult_hilo_temp (openmips0/ex0/Mmult_hilo_temp_P47_to_Mmult_hilo_temp1)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  openmips0/ex0/Mmult_hilo_temp1 (openmips0/ex0/Mmult_hilo_temp1_PCOUT_to_Mmult_hilo_temp2_PCIN_47)
     DSP48A1:PCIN47->P2    8   2.264   0.802  openmips0/ex0/Mmult_hilo_temp2 (openmips0/ex0/hilo_temp<19>)
     INV:I->O              1   0.206   0.000  openmips0/ex0/n0374<19>1_INV_0 (openmips0/ex0/n0374<19>)
     MUXCY:S->O            1   0.172   0.000  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<19> (openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<20> (openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<21> (openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<22> (openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<23> (openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<24> (openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<25> (openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<26> (openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<27> (openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<28> (openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<29> (openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_cy<29>)
     XORCY:CI->O           4   0.180   0.684  openmips0/ex0/Madd_hilo_temp[63]_GND_8_o_add_163_OUT_xor<30> (openmips0/ex0/hilo_temp[63]_GND_8_o_add_163_OUT<30>)
     LUT6:I5->O            6   0.205   0.849  openmips0/id0/Mmux_GND_5_o_imm[31]_mux_269_OUT1661 (openmips0/id_reg1_o<30>)
     LUT5:I3->O            1   0.203   0.808  openmips0/id0/n01117_SW1 (N548)
     LUT6:I3->O            2   0.205   0.617  openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW2 (N475)
     LUT6:I5->O           16   0.205   1.005  openmips0/id0/Mmux_branch_target_address_o10111 (openmips0/id0/Mmux_branch_target_address_o1011)
     LUT4:I3->O            2   0.205   0.617  openmips0/id0/Mmux_branch_target_address_o1111 (openmips0/id0/Mmux_branch_target_address_o111)
     LUT6:I5->O            1   0.205   0.000  openmips0/pc_reg0/Mmux_pc[31]_new_pc[31]_mux_10_OUT1 (openmips0/pc_reg0/pc[31]_new_pc[31]_mux_10_OUT<0>)
     FDRE:D                    0.102          openmips0/pc_reg0/pc_0
    ----------------------------------------
    Total                     22.643ns (12.653ns logic, 9.990ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rst'
  Clock period: 1.364ns (frequency: 733.272MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.364ns (Levels of Logic = 0)
  Source:            openmips0/mmu0/mem_data_o_22 (LATCH)
  Destination:       openmips0/mmu0/mem_wdata_22 (LATCH)
  Source Clock:      rst rising
  Destination Clock: rst rising

  Data Path: openmips0/mmu0/mem_data_o_22 to openmips0/mmu0/mem_wdata_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            9   0.498   0.829  openmips0/mmu0/mem_data_o_22 (openmips0/mmu0/mem_data_o_22)
     LDE_1:D                   0.037          openmips0/mmu0/mem_wdata_22
    ----------------------------------------
    Total                      1.364ns (0.535ns logic, 0.829ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 811409 / 2451
-------------------------------------------------------------------------
Offset:              19.502ns (Levels of Logic = 17)
  Source:            rst (PAD)
  Destination:       openmips0/pc_reg0/pc_1 (FF)
  Destination Clock: clk rising

  Data Path: rst to openmips0/pc_reg0/pc_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2626   1.222   2.598  rst_IBUF (rst_IBUF)
     LUT2:I1->O            1   0.205   0.924  openmips0/mem0/Mmux_cp0_reg_write_addr_o11 (openmips0/mem_cp0_reg_write_addr_o<0>)
     LUT6:I1->O            1   0.203   0.924  openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_157_o_SW0 (N194)
     LUT6:I1->O           32   0.203   1.636  openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_157_o (openmips0/ex0/mem_cp0_reg_we_mem_cp0_reg_write_addr[4]_AND_157_o)
     LUT6:I1->O            1   0.203   0.827  openmips0/ex0/Mmux_wdata_o123 (openmips0/ex0/Mmux_wdata_o122)
     LUT6:I2->O            1   0.203   0.808  openmips0/ex0/Mmux_wdata_o1210 (openmips0/ex0/Mmux_wdata_o129)
     LUT6:I3->O            1   0.205   0.684  openmips0/ex0/Mmux_wdata_o1241 (openmips0/ex0/Mmux_wdata_o1240)
     LUT6:I4->O            4   0.203   0.684  openmips0/ex0/Mmux_wdata_o1242 (openmips0/ex_wdata_o<1>)
     LUT6:I5->O            3   0.205   0.651  openmips0/id0/pre_inst_is_load_reg1_read_o_AND_99_o114 (openmips0/id0/pre_inst_is_load_reg1_read_o_AND_99_o_mmx_out1)
     LUT2:I1->O            2   0.205   0.617  openmips0/id0/Mmux_GND_5_o_imm[31]_mux_269_OUT1541 (openmips0/id_reg1_o<1>)
     LUT6:I5->O            1   0.205   0.580  openmips0/id0/n01112_SW0 (N683)
     LUT6:I5->O            1   0.205   0.808  openmips0/id0/n01113 (openmips0/id0/n01113)
     LUT5:I2->O            4   0.205   0.931  openmips0/id0/n01115 (openmips0/id0/n01115)
     LUT6:I2->O            2   0.203   0.617  openmips0/id0/Mmux_next_inst_in_delayslot_o112_SW2 (N475)
     LUT6:I5->O           16   0.205   1.005  openmips0/id0/Mmux_branch_target_address_o10111 (openmips0/id0/Mmux_branch_target_address_o1011)
     LUT4:I3->O            2   0.205   0.617  openmips0/id0/Mmux_branch_target_address_o1111 (openmips0/id0/Mmux_branch_target_address_o111)
     LUT6:I5->O            1   0.205   0.000  openmips0/pc_reg0/Mmux_pc[31]_new_pc[31]_mux_10_OUT1 (openmips0/pc_reg0/pc[31]_new_pc[31]_mux_10_OUT<0>)
     FDRE:D                    0.102          openmips0/pc_reg0/pc_0
    ----------------------------------------
    Total                     19.502ns (4.592ns logic, 14.910ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'openmips0/cp0_reg0/_n0834'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.249ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       openmips0/cp0_reg0/data_o_0 (LATCH)
  Destination Clock: openmips0/cp0_reg0/_n0834 falling

  Data Path: rst to openmips0/cp0_reg0/data_o_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2626   1.222   2.597  rst_IBUF (rst_IBUF)
     LDC:CLR                   0.430          openmips0/cp0_reg0/data_o_31
    ----------------------------------------
    Total                      4.249ns (1.652ns logic, 2.597ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst'
  Total number of paths / destination ports: 1088 / 96
-------------------------------------------------------------------------
Offset:              12.046ns (Levels of Logic = 8)
  Source:            rst (PAD)
  Destination:       openmips0/mmu0/mem_wdata_0 (LATCH)
  Destination Clock: rst rising

  Data Path: rst to openmips0/mmu0/mem_wdata_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2626   1.222   2.826  rst_IBUF (rst_IBUF)
     LUT4:I1->O            1   0.205   0.924  openmips0/mem0/Mmux_excepttype_is_adel1_SW0 (N202)
     LUT6:I1->O            4   0.203   1.048  openmips0/mem0/Mmux_excepttype_is_adel1 (openmips0/mem0/excepttype_is_adel)
     LUT6:I0->O            1   0.203   0.684  openmips0/mem0/Mmux_excepttype_is_ades11_SW0 (N208)
     LUT6:I4->O           21   0.203   1.458  openmips0/mem0/Mmux_excepttype_is_ades11 (openmips0/mem_excepttype_o<0>)
     LUT5:I0->O            3   0.203   0.651  openmips0/mem0/mem_we_o3 (openmips0/ram_we_o)
     LUT5:I4->O            4   0.205   0.684  openmips0/mmu0/mmu_state[2]_mem_ce_i_Mux_64_o11 (openmips0/mmu0/mmu_state[2]_mem_ce_i_Mux_64_o_bdd0)
     LUT6:I5->O            8   0.205   0.802  openmips0/mmu0/mmu_state[2]_mem_ce_i_Mux_64_o1 (openmips0/mmu0/mmu_state[2]_mem_ce_i_Mux_64_o)
     LDE_1:GE                  0.322          openmips0/mmu0/mem_wdata_31
    ----------------------------------------
    Total                     12.046ns (2.971ns logic, 9.075ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'openmips0/mmu0/mmu_state[2]_PWR_53_o_Mux_61_o'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.249ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       openmips0/mmu0/mmu_state_next_1 (LATCH)
  Destination Clock: openmips0/mmu0/mmu_state[2]_PWR_53_o_Mux_61_o falling

  Data Path: rst to openmips0/mmu0/mmu_state_next_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2626   1.222   2.597  rst_IBUF (rst_IBUF)
     LDP:PRE                   0.430          openmips0/mmu0/mmu_state_next_2
    ----------------------------------------
    Total                      4.249ns (1.652ns logic, 2.597ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'openmips0/mmu0/Mram__n0379'
  Total number of paths / destination ports: 34 / 2
-------------------------------------------------------------------------
Offset:              11.426ns (Levels of Logic = 8)
  Source:            rst (PAD)
  Destination:       openmips0/mmu0/memr_ack (LATCH)
  Destination Clock: openmips0/mmu0/Mram__n0379 falling

  Data Path: rst to openmips0/mmu0/memr_ack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2626   1.222   2.826  rst_IBUF (rst_IBUF)
     LUT4:I1->O            1   0.205   0.924  openmips0/mem0/Mmux_excepttype_is_adel1_SW0 (N202)
     LUT6:I1->O            4   0.203   1.048  openmips0/mem0/Mmux_excepttype_is_adel1 (openmips0/mem0/excepttype_is_adel)
     LUT6:I0->O            1   0.203   0.684  openmips0/mem0/Mmux_excepttype_is_ades11_SW0 (N208)
     LUT6:I4->O           21   0.203   1.458  openmips0/mem0/Mmux_excepttype_is_ades11 (openmips0/mem_excepttype_o<0>)
     LUT5:I0->O            3   0.203   0.995  openmips0/mem0/mem_we_o3 (openmips0/ram_we_o)
     LUT5:I0->O            1   0.203   0.808  openmips0/mmu0/Mmux_mmu_state[2]_PWR_49_o_Mux_50_o1_SW1 (N945)
     LUT6:I3->O            1   0.205   0.000  openmips0/mmu0/Mmux_mmu_state[2]_PWR_49_o_Mux_50_o1 (openmips0/mmu0/mmu_state[2]_PWR_49_o_Mux_50_o)
     LDP:D                     0.037          openmips0/mmu0/memr_ack
    ----------------------------------------
    Total                     11.426ns (2.684ns logic, 8.742ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'openmips0/mmu0/Mram__n03791'
  Total number of paths / destination ports: 31 / 2
-------------------------------------------------------------------------
Offset:              10.299ns (Levels of Logic = 7)
  Source:            rst (PAD)
  Destination:       openmips0/mmu0/memw_ack (LATCH)
  Destination Clock: openmips0/mmu0/Mram__n03791 falling

  Data Path: rst to openmips0/mmu0/memw_ack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2626   1.222   2.826  rst_IBUF (rst_IBUF)
     LUT4:I1->O            1   0.205   0.924  openmips0/mem0/Mmux_excepttype_is_adel1_SW0 (N202)
     LUT6:I1->O            4   0.203   1.048  openmips0/mem0/Mmux_excepttype_is_adel1 (openmips0/mem0/excepttype_is_adel)
     LUT6:I0->O            1   0.203   0.684  openmips0/mem0/Mmux_excepttype_is_ades11_SW0 (N208)
     LUT6:I4->O           21   0.203   1.458  openmips0/mem0/Mmux_excepttype_is_ades11 (openmips0/mem_excepttype_o<0>)
     LUT5:I0->O            3   0.203   0.879  openmips0/mem0/mem_we_o3 (openmips0/ram_we_o)
     LUT5:I2->O            1   0.205   0.000  openmips0/mmu0/Mmux_mmu_state[2]_PWR_49_o_Mux_49_o11 (openmips0/mmu0/mmu_state[2]_PWR_49_o_Mux_49_o)
     LDP:D                     0.037          openmips0/mmu0/memw_ack
    ----------------------------------------
    Total                     10.299ns (2.481ns logic, 7.818ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'openmips0/mmu0/Mram__n03792'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.290ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       openmips0/mmu0/if_ack (LATCH)
  Destination Clock: openmips0/mmu0/Mram__n03792 falling

  Data Path: rst to openmips0/mmu0/if_ack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2626   1.222   2.826  rst_IBUF (rst_IBUF)
     LUT4:I1->O            1   0.205   0.000  openmips0/mmu0/Mmux_mmu_state[2]_if_ce_i_Mux_47_o11 (openmips0/mmu0/mmu_state[2]_if_ce_i_Mux_47_o)
     LDP:D                     0.037          openmips0/mmu0/if_ack
    ----------------------------------------
    Total                      4.290ns (1.464ns logic, 2.826ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'openmips0/ctrl0/excepttype_i[31]_stallreq_from_mem_OR_704_o'
  Total number of paths / destination ports: 1800 / 64
-------------------------------------------------------------------------
Offset:              11.739ns (Levels of Logic = 7)
  Source:            rst (PAD)
  Destination:       openmips0/ctrl0/new_pc_31 (LATCH)
  Destination Clock: openmips0/ctrl0/excepttype_i[31]_stallreq_from_mem_OR_704_o falling

  Data Path: rst to openmips0/ctrl0/new_pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2626   1.222   2.826  rst_IBUF (rst_IBUF)
     LUT4:I1->O            1   0.205   0.924  openmips0/mem0/Mmux_excepttype_is_adel1_SW0 (N202)
     LUT6:I1->O            4   0.203   1.048  openmips0/mem0/Mmux_excepttype_is_adel1 (openmips0/mem0/excepttype_is_adel)
     LUT6:I0->O            1   0.203   0.684  openmips0/mem0/Mmux_excepttype_is_ades11_SW0 (N208)
     LUT6:I4->O           21   0.203   1.361  openmips0/mem0/Mmux_excepttype_is_ades11 (openmips0/mem_excepttype_o<0>)
     LUT4:I0->O          330   0.203   2.418  openmips0/ctrl0/n0001<31>1 (openmips0/ctrl0/n0001)
     LUT6:I1->O            1   0.203   0.000  openmips0/ctrl0/Mmux_GND_20_o_excepttype_i[31]_mux_28_OUT<0>11 (openmips0/ctrl0/GND_20_o_excepttype_i[31]_mux_28_OUT<0>)
     LDC:D                     0.037          openmips0/ctrl0/new_pc_0
    ----------------------------------------
    Total                     11.739ns (2.479ns logic, 9.260ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'openmips0/tlb_we'
  Total number of paths / destination ports: 5856 / 2928
-------------------------------------------------------------------------
Offset:              7.666ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       openmips0/tlb0/tlb_reg<15>_1 (LATCH)
  Destination Clock: openmips0/tlb_we falling

  Data Path: rst to openmips0/tlb0/tlb_reg<15>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          2626   1.222   2.845  rst_IBUF (rst_IBUF)
     LUT5:I1->O           16   0.203   1.252  openmips0/mem0/Mmux_tlb_index_o41 (openmips0/tlb_index<3>)
     LUT4:I0->O           61   0.203   1.620  openmips0/tlb0/tlb_index[3]_Decoder_50_OUT<13><3>1 (openmips0/tlb0/tlb_index[3]_Decoder_50_OUT<13>)
     LDCE:GE                   0.322          openmips0/tlb0/tlb_reg<13>_62
    ----------------------------------------
    Total                      7.666ns (1.950ns logic, 5.716ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 326 / 164
-------------------------------------------------------------------------
Offset:              5.337ns (Levels of Logic = 2)
  Source:            bus0/uart0/u0/TxD_state_FSM_FFd1 (FF)
  Destination:       com_TxD (PAD)
  Source Clock:      clk rising

  Data Path: bus0/uart0/u0/TxD_state_FSM_FFd1 to com_TxD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              25   0.447   1.537  bus0/uart0/u0/TxD_state_FSM_FFd1 (bus0/uart0/u0/TxD_state_FSM_FFd1)
     LUT5:I0->O            1   0.203   0.579  bus0/uart0/u0/TxD1 (com_TxD_OBUF)
     OBUF:I->O                 2.571          com_TxD_OBUF (com_TxD)
    ----------------------------------------
    Total                      5.337ns (3.221ns logic, 2.116ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------------------------------------------------+---------+---------+---------+---------+
                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------------------+---------+---------+---------+---------+
clk                                                        |   22.643|         |         |         |
openmips0/cp0_reg0/_n0834                                  |         |   12.769|         |         |
openmips0/ctrl0/excepttype_i[31]_stallreq_from_mem_OR_704_o|         |    1.747|         |         |
openmips0/mmu0/mmu_state[2]_PWR_53_o_Mux_61_o              |         |    1.179|         |         |
openmips0/tlb0/rst_mmu_addr[31]_AND_2605_o                 |         |   16.199|         |         |
openmips0/tlb_we                                           |         |   14.634|         |         |
rst                                                        |   13.789|         |         |         |
-----------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock openmips0/cp0_reg0/_n0834
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.110|         |
rst            |         |         |    5.492|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock openmips0/ctrl0/excepttype_i[31]_stallreq_from_mem_OR_704_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
clk                                       |         |         |   11.286|         |
openmips0/tlb0/rst_mmu_addr[31]_AND_2605_o|         |         |   13.664|         |
openmips0/tlb_we                          |         |         |   12.099|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock openmips0/mmu0/Mram__n0379
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
clk                                       |         |         |   10.750|         |
openmips0/tlb0/rst_mmu_addr[31]_AND_2605_o|         |         |   13.128|         |
openmips0/tlb_we                          |         |         |   11.563|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock openmips0/mmu0/Mram__n03791
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
clk                                       |         |         |    9.623|         |
openmips0/tlb0/rst_mmu_addr[31]_AND_2605_o|         |         |   12.001|         |
openmips0/tlb_we                          |         |         |   10.436|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock openmips0/mmu0/Mram__n03792
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.846|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock openmips0/mmu0/mmu_state[2]_PWR_53_o_Mux_61_o
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |         |         |    2.846|         |
openmips0/mmu0/Mram__n0379 |         |         |    1.320|         |
openmips0/mmu0/Mram__n03791|         |         |    1.320|         |
openmips0/mmu0/Mram__n03792|         |         |    1.548|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock openmips0/tlb0/rst_mmu_addr[31]_AND_2605_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |         |         |    5.984|         |
openmips0/tlb_we|         |         |    5.476|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock openmips0/tlb_we
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    8.505|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
clk                                       |   11.370|         |         |         |
openmips0/tlb0/rst_mmu_addr[31]_AND_2605_o|         |   13.748|         |         |
openmips0/tlb_we                          |         |   12.183|         |         |
rst                                       |    1.364|         |         |         |
------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 47.00 secs
Total CPU time to Xst completion: 47.88 secs
 
--> 

Total memory usage is 341800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1740 (   0 filtered)
Number of infos    :   20 (   0 filtered)

