Logfile for Reveal Analyzer
Version: Diamond 3.12.0.240.2
Platform: Windows8 64bit
Filename: D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
First created: ÖÜËÄ 5ÔÂ 22 18:03:21 2025
[18:03:43] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:03:43] Connecting cableserver to run Reveal debugger....
[18:03:50] @Connect
[18:03:50] @SetSharableApplications,2,Reveal,Mico
[18:04:00] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:04:00] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:04:00] @Disconnect
[18:04:02] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:04:02] Connecting cableserver to run Reveal debugger....
[18:04:02] @Connect
[18:04:02] @SetSharableApplications,2,Reveal,Mico
[18:04:02] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:04:02] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:04:02] @Disconnect
[18:04:04] @ReleaseCablePort
[18:04:04] @Disconnect
[18:04:04] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:04:08] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:04:08] Connecting cableserver to run Reveal debugger....
[18:04:15] @Connect
[18:04:15] @SetSharableApplications,2,Reveal,Mico
[18:04:15] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:04:15] @LockCable
[18:04:15] @GetServerStatus
[18:04:15] @Read
[18:04:15] @SetTargetDevice,0
[18:04:15] Connecting core0....
[18:04:15] @ShiftIR,8,0,ER1
[18:04:15] @ShiftDR,21,0,data (select core0)
[18:04:15] @ShiftIR,8,0,ER2
[18:04:15] Configuring core0....
[18:04:15] @JumpState,RUN_TEST_IDLE
[18:04:15] @JumpState,RUN_TEST_IDLE
[18:04:15] @JumpState,RUN_TEST_IDLE
[18:04:15] @ShiftIR,8,0,NOP
[18:04:15] @JumpState,RUN_TEST_IDLE
[18:04:15] @ShiftIR,8,0,ER2
[18:04:15] @Set Odd Parity readback
[18:04:15] @Set Odd Parity
[18:04:15] @Set LA Start/Stop readback
[18:04:15] @Set LA Start/Stop 
[18:04:15] #Reveal IP Version = 1_6_042617
[18:04:15] @Get Pattern
[18:04:15] #pattern readout = a5a5
[18:04:15] pattern readout passed!
[18:04:15] @Get Tracy Signature
[18:04:15] @Get Tracy Signature
[18:04:15] #signature from core0 = 627907712
[18:04:15] signature from core0 passed!
[18:04:15] @Set Opcode Value
[18:04:15] @Set Comp Value
[18:04:15] @Set Mask Value
[18:04:15] @Set Opcode Value
[18:04:15] @Set Comp Value
[18:04:15] @Set Mask Value
[18:04:15] @Set Opcode Value
[18:04:15] @Set Comp Value
[18:04:15] @Set Mask Value
[18:04:15] @Set Then Num
[18:04:15] @Set NEXT THEN
[18:04:15] @Set Cnt Cntg
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Set Event Count
[18:04:15] @Get BurstWrite CRC
[18:04:15] @Set Truth Tbl Addr Cnter Init
[18:04:15] @Set Truth Table Prog
[18:04:15] Configuring in burst mode....
[18:04:15] @Get BurstWrite CRC
[18:04:15] @Enable TE Trig
[18:04:15] @Enable Trig Output OR All readback
[18:04:15] @Enable Trig Output OR All
[18:04:15] @Enable Multiple Trig
[18:04:15] @Set Pre-Trig Sample
[18:04:15] @Set Post-Trig Sample
[18:04:15] finished configuration of core0
[18:04:15] Starting all active cores....
[18:04:15] @ShiftIR,8,0,ER1
[18:04:15] @ShiftDR,21,0,data (select active cores)
[18:04:15] @ShiftIR,8,0,ER2
[18:04:15] @Set LA Start cores
[18:04:15] @UnlockCable
[18:04:15] Running all active cores....
[18:04:15] @LockCable
[18:04:15] Polling trigger memory of core0....
[18:04:15] @ShiftIR,8,0,ER1
[18:04:15] @ShiftDR,21,0,data (select core0)
[18:04:15] @ShiftIR,8,0,ER2
[18:04:15] @Get Force Trigger bit
[18:04:15] #TM_CTL_0=5
[18:04:15] @Get Trig Detected Cnt
[18:04:15] #numDetectedTriggers = 1
[18:04:15] @Get Mem Block Full Cnt
[18:04:15] #memFullCnt = 1
[18:04:15] Downloading trigger memory of core0....
[18:04:15] @Is LA Armed
[18:04:15] @Set LA Start/Stop readback
[18:04:15] @Set LA Start/Stop 
[18:04:15] @Set LA Start/Stop readback
[18:04:15] @Set LA Start/Stop 
[18:04:15] @Get Trig Detected Cnt
[18:04:15] #numDetectedTriggers = 1
[18:04:15] @Get Mem Block Full Cnt
[18:04:15] #memFullCnt = 1
[18:04:15] @Get Last Addr Written
[18:04:15] #lastAddrWritten = 112
[18:04:15] @Get Multiple Trig Enbl
[18:04:15] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[18:04:15] @Get BurstRead CRC
[18:04:15] @Set Trace Mem Cnter Init
[18:04:15] Uploading in burst mode....
[18:04:16] @ShiftDR,84992,1,data (burst read)
[18:04:16] @GetTDO,data,84992
[18:04:16] @Get BurstRead CRC
[18:04:16] @Get BurstRead CRC
[18:04:16] @Get Pre-Trig Sample Num
[18:04:16] @Get Post-Trig Sample Num
[18:04:16] @Get Pre-Trig Samples Captured
[18:04:16] @Get Trig Ptr
[18:04:16] #trigPtr = 844
[18:04:16] #dataSize=11, numRead=1024, trace_out=1024
[18:04:16] #trig0={blockPosition:0,triggerPosition:726}
[18:04:16] finished download trigger memory of core0
[18:04:16] @UnlockCable
[18:04:16] @ReleaseCablePort
[18:04:16] @Disconnect
[18:04:16] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:16:30] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:16:30] Connecting cableserver to run Reveal debugger....
[18:16:37] @Connect
[18:16:37] @SetSharableApplications,2,Reveal,Mico
[18:16:47] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:16:47] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:16:47] @Disconnect
[18:16:49] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:16:49] Connecting cableserver to run Reveal debugger....
[18:16:49] @Connect
[18:16:49] @SetSharableApplications,2,Reveal,Mico
[18:16:49] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:16:49] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:16:49] @Disconnect
[18:16:51] @ReleaseCablePort
[18:16:51] @Disconnect
[18:16:51] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:17:05] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:17:05] Connecting cableserver to run Reveal debugger....
[18:17:13] @Connect
[18:17:13] @SetSharableApplications,2,Reveal,Mico
[18:17:23] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:17:23] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:17:23] @Disconnect
[18:17:25] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:17:25] Connecting cableserver to run Reveal debugger....
[18:17:25] @Connect
[18:17:25] @SetSharableApplications,2,Reveal,Mico
[18:17:25] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:17:25] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:17:25] @Disconnect
[18:17:27] @ReleaseCablePort
[18:17:27] @Disconnect
[18:17:27] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:17:31] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:17:31] Connecting cableserver to run Reveal debugger....
[18:17:39] @Connect
[18:17:39] @SetSharableApplications,2,Reveal,Mico
[18:17:39] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:17:39] @LockCable
[18:17:39] @GetServerStatus
[18:17:39] @Read
[18:17:39] @SetTargetDevice,0
[18:17:39] Connecting core0....
[18:17:39] @ShiftIR,8,0,ER1
[18:17:39] @ShiftDR,21,0,data (select core0)
[18:17:39] @ShiftIR,8,0,ER2
[18:17:39] Configuring core0....
[18:17:39] @JumpState,RUN_TEST_IDLE
[18:17:39] @JumpState,RUN_TEST_IDLE
[18:17:39] @JumpState,RUN_TEST_IDLE
[18:17:39] @ShiftIR,8,0,NOP
[18:17:39] @JumpState,RUN_TEST_IDLE
[18:17:39] @ShiftIR,8,0,ER2
[18:17:39] @Set Odd Parity readback
[18:17:39] @Set Odd Parity
[18:17:39] @Set LA Start/Stop readback
[18:17:39] @Set LA Start/Stop 
[18:17:39] #Reveal IP Version = 1_6_042617
[18:17:39] @Get Pattern
[18:17:39] #pattern readout = a5a5
[18:17:39] pattern readout passed!
[18:17:39] @Get Tracy Signature
[18:17:39] @Get Tracy Signature
[18:17:39] #signature from core0 = 627907712
[18:17:39] signature from core0 passed!
[18:17:39] @Set Opcode Value
[18:17:39] @Set Comp Value
[18:17:39] @Set Mask Value
[18:17:39] @Set Opcode Value
[18:17:39] @Set Comp Value
[18:17:39] @Set Mask Value
[18:17:39] @Set Opcode Value
[18:17:39] @Set Comp Value
[18:17:39] @Set Mask Value
[18:17:39] @Set Then Num
[18:17:39] @Set NEXT THEN
[18:17:39] @Set Cnt Cntg
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Set Event Count
[18:17:39] @Get BurstWrite CRC
[18:17:39] @Set Truth Tbl Addr Cnter Init
[18:17:39] @Set Truth Table Prog
[18:17:39] Configuring in burst mode....
[18:17:39] @Get BurstWrite CRC
[18:17:39] @Enable TE Trig
[18:17:39] @Enable Trig Output OR All readback
[18:17:39] @Enable Trig Output OR All
[18:17:39] @Enable Multiple Trig
[18:17:39] @Set Pre-Trig Sample
[18:17:39] @Set Post-Trig Sample
[18:17:39] finished configuration of core0
[18:17:39] Starting all active cores....
[18:17:39] @ShiftIR,8,0,ER1
[18:17:39] @ShiftDR,21,0,data (select active cores)
[18:17:39] @ShiftIR,8,0,ER2
[18:17:39] @Set LA Start cores
[18:17:39] @UnlockCable
[18:17:39] Running all active cores....
[18:17:39] @LockCable
[18:17:39] Polling trigger memory of core0....
[18:17:39] @ShiftIR,8,0,ER1
[18:17:39] @ShiftDR,21,0,data (select core0)
[18:17:39] @ShiftIR,8,0,ER2
[18:17:39] @Get Force Trigger bit
[18:17:39] #TM_CTL_0=3
[18:17:39] @Get Trig Detected Cnt
[18:17:39] #numDetectedTriggers = 0
[18:17:39] @Get Mem Block Full Cnt
[18:17:39] #memFullCnt = 1
[18:17:39] Downloading trigger memory of core0....
[18:17:39] @Is LA Armed
[18:17:39] @Set LA Start/Stop readback
[18:17:39] @Set LA Start/Stop 
[18:17:39] @Set LA Start/Stop readback
[18:17:39] @Set LA Start/Stop 
[18:17:39] @Get Trig Detected Cnt
[18:17:39] #numDetectedTriggers = 1
[18:17:39] @Get Mem Block Full Cnt
[18:17:39] #memFullCnt = 1
[18:17:39] @Get Last Addr Written
[18:17:39] #lastAddrWritten = 189
[18:17:39] @Get Multiple Trig Enbl
[18:17:39] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[18:17:39] @Get BurstRead CRC
[18:17:39] @Set Trace Mem Cnter Init
[18:17:39] Uploading in burst mode....
[18:17:39] @ShiftDR,84992,1,data (burst read)
[18:17:39] @GetTDO,data,84992
[18:17:39] @Get BurstRead CRC
[18:17:39] @Get BurstRead CRC
[18:17:39] @Get Pre-Trig Sample Num
[18:17:39] @Get Post-Trig Sample Num
[18:17:39] @Get Pre-Trig Samples Captured
[18:17:39] @Get Trig Ptr
[18:17:39] #trigPtr = 921
[18:17:39] #dataSize=11, numRead=1024, trace_out=1024
[18:17:39] #trig0={blockPosition:0,triggerPosition:726}
[18:17:39] finished download trigger memory of core0
[18:17:39] @UnlockCable
[18:17:39] @ReleaseCablePort
[18:17:39] @Disconnect
[18:17:39] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:19:30] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:19:30] Connecting cableserver to run Reveal debugger....
[18:19:30] @Connect
[18:19:30] @SetSharableApplications,2,Reveal,Mico
[18:19:40] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:19:40] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:19:40] @Disconnect
[18:19:42] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:19:42] Connecting cableserver to run Reveal debugger....
[18:19:49] @Connect
[18:19:49] @SetSharableApplications,2,Reveal,Mico
[18:19:59] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:19:59] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:19:59] @Disconnect
[18:20:01] @ReleaseCablePort
[18:20:01] @Disconnect
[18:20:01] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:20:12] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:20:12] Connecting cableserver to run Reveal debugger....
[18:20:19] @Connect
[18:20:19] @SetSharableApplications,2,Reveal,Mico
[18:20:29] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:20:29] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:20:29] @Disconnect
[18:20:31] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:20:31] Connecting cableserver to run Reveal debugger....
[18:20:31] @Connect
[18:20:31] @SetSharableApplications,2,Reveal,Mico
[18:20:31] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:20:31] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:20:31] @Disconnect
[18:20:33] @ReleaseCablePort
[18:20:33] @Disconnect
[18:20:33] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:20:38] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:20:38] Connecting cableserver to run Reveal debugger....
[18:20:45] @Connect
[18:20:45] @SetSharableApplications,2,Reveal,Mico
[18:20:45] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:20:45] @LockCable
[18:20:45] @GetServerStatus
[18:20:45] @Read
[18:20:45] @SetTargetDevice,0
[18:20:45] Connecting core0....
[18:20:45] @ShiftIR,8,0,ER1
[18:20:45] @ShiftDR,21,0,data (select core0)
[18:20:45] @ShiftIR,8,0,ER2
[18:20:45] Configuring core0....
[18:20:45] @JumpState,RUN_TEST_IDLE
[18:20:45] @JumpState,RUN_TEST_IDLE
[18:20:45] @JumpState,RUN_TEST_IDLE
[18:20:45] @ShiftIR,8,0,NOP
[18:20:45] @JumpState,RUN_TEST_IDLE
[18:20:45] @ShiftIR,8,0,ER2
[18:20:45] @Set Odd Parity readback
[18:20:45] @Set Odd Parity
[18:20:45] @Set LA Start/Stop readback
[18:20:45] @Set LA Start/Stop 
[18:20:45] #Reveal IP Version = 1_6_042617
[18:20:45] @Get Pattern
[18:20:45] #pattern readout = a5a5
[18:20:45] pattern readout passed!
[18:20:45] @Get Tracy Signature
[18:20:45] @Get Tracy Signature
[18:20:45] #signature from core0 = 627907712
[18:20:45] signature from core0 passed!
[18:20:45] @Set Opcode Value
[18:20:45] @Set Comp Value
[18:20:45] @Set Mask Value
[18:20:45] @Set Opcode Value
[18:20:45] @Set Comp Value
[18:20:45] @Set Mask Value
[18:20:45] @Set Opcode Value
[18:20:45] @Set Comp Value
[18:20:45] @Set Mask Value
[18:20:45] @Set Then Num
[18:20:45] @Set NEXT THEN
[18:20:45] @Set Cnt Cntg
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Set Event Count
[18:20:45] @Get BurstWrite CRC
[18:20:45] @Set Truth Tbl Addr Cnter Init
[18:20:45] @Set Truth Table Prog
[18:20:45] Configuring in burst mode....
[18:20:45] @Get BurstWrite CRC
[18:20:45] @Enable TE Trig
[18:20:45] @Enable Trig Output OR All readback
[18:20:45] @Enable Trig Output OR All
[18:20:45] @Enable Multiple Trig
[18:20:45] @Set Pre-Trig Sample
[18:20:45] @Set Post-Trig Sample
[18:20:45] finished configuration of core0
[18:20:45] Starting all active cores....
[18:20:45] @ShiftIR,8,0,ER1
[18:20:45] @ShiftDR,21,0,data (select active cores)
[18:20:45] @ShiftIR,8,0,ER2
[18:20:45] @Set LA Start cores
[18:20:45] @UnlockCable
[18:20:45] Running all active cores....
[18:20:45] @LockCable
[18:20:45] Polling trigger memory of core0....
[18:20:45] @ShiftIR,8,0,ER1
[18:20:45] @ShiftDR,21,0,data (select core0)
[18:20:45] @ShiftIR,8,0,ER2
[18:20:45] @Get Force Trigger bit
[18:20:45] #TM_CTL_0=3
[18:20:45] @Get Trig Detected Cnt
[18:20:45] #numDetectedTriggers = 0
[18:20:45] @Get Mem Block Full Cnt
[18:20:45] #memFullCnt = 0
[18:20:45] detected 0 triggers of core0
[18:20:45] captured 0 memory blocks of core0
[18:20:45] @UnlockCable
[18:20:46] Running all active cores....
[18:20:46] @LockCable
[18:20:46] Polling trigger memory of core0....
[18:20:46] @ShiftIR,8,0,ER1
[18:20:46] @ShiftDR,21,0,data (select core0)
[18:20:46] @ShiftIR,8,0,ER2
[18:20:46] @Get Force Trigger bit
[18:20:46] #TM_CTL_0=5
[18:20:46] @Get Trig Detected Cnt
[18:20:46] #numDetectedTriggers = 1
[18:20:46] @Get Mem Block Full Cnt
[18:20:46] #memFullCnt = 1
[18:20:46] Downloading trigger memory of core0....
[18:20:46] @Is LA Armed
[18:20:46] @Set LA Start/Stop readback
[18:20:46] @Set LA Start/Stop 
[18:20:46] @Set LA Start/Stop readback
[18:20:46] @Set LA Start/Stop 
[18:20:46] @Get Trig Detected Cnt
[18:20:46] #numDetectedTriggers = 1
[18:20:46] @Get Mem Block Full Cnt
[18:20:46] #memFullCnt = 1
[18:20:46] @Get Last Addr Written
[18:20:46] #lastAddrWritten = 327
[18:20:46] @Get Multiple Trig Enbl
[18:20:46] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[18:20:46] @Get BurstRead CRC
[18:20:46] @Set Trace Mem Cnter Init
[18:20:46] Uploading in burst mode....
[18:20:46] @ShiftDR,84992,1,data (burst read)
[18:20:46] @GetTDO,data,84992
[18:20:46] @Get BurstRead CRC
[18:20:46] @Get BurstRead CRC
[18:20:46] @Get Pre-Trig Sample Num
[18:20:46] @Get Post-Trig Sample Num
[18:20:46] @Get Pre-Trig Samples Captured
[18:20:46] @Get Trig Ptr
[18:20:46] #trigPtr = 35
[18:20:46] #dataSize=11, numRead=1024, trace_out=1024
[18:20:46] #trig0={blockPosition:0,triggerPosition:726}
[18:20:46] finished download trigger memory of core0
[18:20:46] @UnlockCable
[18:20:46] @ReleaseCablePort
[18:20:46] @Disconnect
[18:20:46] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:21:14] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:21:14] Connecting cableserver to run Reveal debugger....
[18:21:14] @Connect
[18:21:14] @SetSharableApplications,2,Reveal,Mico
[18:21:24] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:21:24] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:21:24] @Disconnect
[18:21:26] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:21:26] Connecting cableserver to run Reveal debugger....
[18:21:26] @Connect
[18:21:26] @SetSharableApplications,2,Reveal,Mico
[18:21:26] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:21:26] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:21:26] @Disconnect
[18:21:28] @ReleaseCablePort
[18:21:28] @Disconnect
[18:21:28] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:21:41] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:21:41] Connecting cableserver to run Reveal debugger....
[18:21:48] @Connect
[18:21:48] @SetSharableApplications,2,Reveal,Mico
[18:21:58] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:21:58] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:21:58] @Disconnect
[18:22:00] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:22:00] Connecting cableserver to run Reveal debugger....
[18:22:00] @Connect
[18:22:00] @SetSharableApplications,2,Reveal,Mico
[18:22:00] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:22:00] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:22:00] @Disconnect
[18:22:02] @ReleaseCablePort
[18:22:02] @Disconnect
[18:22:02] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:22:08] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:22:08] Connecting cableserver to run Reveal debugger....
[18:22:16] @Connect
[18:22:16] @SetSharableApplications,2,Reveal,Mico
[18:22:26] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:22:26] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:22:26] @Disconnect
[18:22:28] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:22:28] Connecting cableserver to run Reveal debugger....
[18:22:28] @Connect
[18:22:28] @SetSharableApplications,2,Reveal,Mico
[18:22:28] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:22:28] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:22:28] @Disconnect
[18:22:30] @ReleaseCablePort
[18:22:30] @Disconnect
[18:22:30] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:22:40] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:22:40] Connecting cableserver to run Reveal debugger....
[18:22:48] @Connect
[18:22:48] @SetSharableApplications,2,Reveal,Mico
[18:22:48] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:22:48] @LockCable
[18:22:48] @GetServerStatus
[18:22:48] @Read
[18:22:48] @SetTargetDevice,0
[18:22:48] Connecting core0....
[18:22:48] @ShiftIR,8,0,ER1
[18:22:48] @ShiftDR,21,0,data (select core0)
[18:22:48] @ShiftIR,8,0,ER2
[18:22:48] Configuring core0....
[18:22:48] @JumpState,RUN_TEST_IDLE
[18:22:48] @JumpState,RUN_TEST_IDLE
[18:22:48] @JumpState,RUN_TEST_IDLE
[18:22:48] @ShiftIR,8,0,NOP
[18:22:48] @JumpState,RUN_TEST_IDLE
[18:22:48] @ShiftIR,8,0,ER2
[18:22:48] @Set Odd Parity readback
[18:22:48] @Set Odd Parity
[18:22:48] @Set LA Start/Stop readback
[18:22:48] @Set LA Start/Stop 
[18:22:48] #Reveal IP Version = 1_6_042617
[18:22:48] @Get Pattern
[18:22:48] #pattern readout = a5a5
[18:22:48] pattern readout passed!
[18:22:48] @Get Tracy Signature
[18:22:48] @Get Tracy Signature
[18:22:48] #signature from core0 = 627907712
[18:22:48] signature from core0 passed!
[18:22:48] @Set Opcode Value
[18:22:48] @Set Comp Value
[18:22:48] @Set Mask Value
[18:22:48] @Set Opcode Value
[18:22:48] @Set Comp Value
[18:22:48] @Set Mask Value
[18:22:48] @Set Opcode Value
[18:22:48] @Set Comp Value
[18:22:48] @Set Mask Value
[18:22:48] @Set Then Num
[18:22:48] @Set NEXT THEN
[18:22:48] @Set Cnt Cntg
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Set Event Count
[18:22:48] @Get BurstWrite CRC
[18:22:48] @Set Truth Tbl Addr Cnter Init
[18:22:48] @Set Truth Table Prog
[18:22:48] Configuring in burst mode....
[18:22:48] @Get BurstWrite CRC
[18:22:48] @Enable TE Trig
[18:22:48] @Enable Trig Output OR All readback
[18:22:48] @Enable Trig Output OR All
[18:22:48] @Enable Multiple Trig
[18:22:48] @Set Pre-Trig Sample
[18:22:48] @Set Post-Trig Sample
[18:22:48] finished configuration of core0
[18:22:48] Starting all active cores....
[18:22:48] @ShiftIR,8,0,ER1
[18:22:48] @ShiftDR,21,0,data (select active cores)
[18:22:48] @ShiftIR,8,0,ER2
[18:22:48] @Set LA Start cores
[18:22:48] @UnlockCable
[18:22:48] Running all active cores....
[18:22:48] @LockCable
[18:22:48] Polling trigger memory of core0....
[18:22:48] @ShiftIR,8,0,ER1
[18:22:48] @ShiftDR,21,0,data (select core0)
[18:22:48] @ShiftIR,8,0,ER2
[18:22:48] @Get Force Trigger bit
[18:22:48] #TM_CTL_0=3
[18:22:48] @Get Trig Detected Cnt
[18:22:48] #numDetectedTriggers = 0
[18:22:48] @Get Mem Block Full Cnt
[18:22:48] #memFullCnt = 0
[18:22:48] detected 0 triggers of core0
[18:22:48] captured 0 memory blocks of core0
[18:22:48] @UnlockCable
[18:22:49] Running all active cores....
[18:22:49] @LockCable
[18:22:49] Polling trigger memory of core0....
[18:22:49] @ShiftIR,8,0,ER1
[18:22:49] @ShiftDR,21,0,data (select core0)
[18:22:49] @ShiftIR,8,0,ER2
[18:22:49] @Get Force Trigger bit
[18:22:49] #TM_CTL_0=5
[18:22:49] @Get Trig Detected Cnt
[18:22:49] #numDetectedTriggers = 1
[18:22:49] @Get Mem Block Full Cnt
[18:22:49] #memFullCnt = 1
[18:22:49] Downloading trigger memory of core0....
[18:22:49] @Is LA Armed
[18:22:49] @Set LA Start/Stop readback
[18:22:49] @Set LA Start/Stop 
[18:22:49] @Set LA Start/Stop readback
[18:22:49] @Set LA Start/Stop 
[18:22:49] @Get Trig Detected Cnt
[18:22:49] #numDetectedTriggers = 1
[18:22:49] @Get Mem Block Full Cnt
[18:22:49] #memFullCnt = 1
[18:22:49] @Get Last Addr Written
[18:22:49] #lastAddrWritten = 877
[18:22:49] @Get Multiple Trig Enbl
[18:22:49] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[18:22:49] @Get BurstRead CRC
[18:22:49] @Set Trace Mem Cnter Init
[18:22:49] Uploading in burst mode....
[18:22:49] @ShiftDR,84992,1,data (burst read)
[18:22:49] @GetTDO,data,84992
[18:22:49] @Get BurstRead CRC
[18:22:49] @Get BurstRead CRC
[18:22:49] @Get Pre-Trig Sample Num
[18:22:49] @Get Post-Trig Sample Num
[18:22:49] @Get Pre-Trig Samples Captured
[18:22:49] @Get Trig Ptr
[18:22:49] #trigPtr = 585
[18:22:49] #dataSize=11, numRead=1024, trace_out=1024
[18:22:49] #trig0={blockPosition:0,triggerPosition:726}
[18:22:49] finished download trigger memory of core0
[18:22:49] @UnlockCable
[18:22:49] @ReleaseCablePort
[18:22:49] @Disconnect
[18:22:49] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:25:19] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:25:19] Connecting cableserver to run Reveal debugger....
[18:25:26] @Connect
[18:25:26] @SetSharableApplications,2,Reveal,Mico
[18:25:26] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:25:26] @LockCable
[18:25:26] @GetServerStatus
[18:25:26] @Read
[18:25:26] @SetTargetDevice,0
[18:25:26] Connecting core0....
[18:25:26] @ShiftIR,8,0,ER1
[18:25:26] @ShiftDR,21,0,data (select core0)
[18:25:26] @ShiftIR,8,0,ER2
[18:25:26] Configuring core0....
[18:25:26] @JumpState,RUN_TEST_IDLE
[18:25:26] @JumpState,RUN_TEST_IDLE
[18:25:26] @JumpState,RUN_TEST_IDLE
[18:25:26] @ShiftIR,8,0,NOP
[18:25:26] @JumpState,RUN_TEST_IDLE
[18:25:26] @ShiftIR,8,0,ER2
[18:25:26] @Set Odd Parity readback
[18:25:26] @Set Odd Parity
[18:25:26] @Set LA Start/Stop readback
[18:25:26] @Set LA Start/Stop 
[18:25:26] #Reveal IP Version = 1_6_042617
[18:25:26] @Get Pattern
[18:25:26] #pattern readout = a5a5
[18:25:26] pattern readout passed!
[18:25:26] @Get Tracy Signature
[18:25:26] @Get Tracy Signature
[18:25:26] #signature from core0 = 627907712
[18:25:26] signature from core0 passed!
[18:25:26] @Set Opcode Value
[18:25:26] @Set Comp Value
[18:25:26] @Set Mask Value
[18:25:26] @Set Opcode Value
[18:25:26] @Set Comp Value
[18:25:26] @Set Mask Value
[18:25:26] @Set Opcode Value
[18:25:26] @Set Comp Value
[18:25:26] @Set Mask Value
[18:25:26] @Set Then Num
[18:25:26] @Set NEXT THEN
[18:25:26] @Set Cnt Cntg
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Set Event Count
[18:25:26] @Get BurstWrite CRC
[18:25:26] @Set Truth Tbl Addr Cnter Init
[18:25:26] @Set Truth Table Prog
[18:25:26] Configuring in burst mode....
[18:25:26] @Get BurstWrite CRC
[18:25:26] @Enable TE Trig
[18:25:26] @Enable Trig Output OR All readback
[18:25:26] @Enable Trig Output OR All
[18:25:26] @Enable Multiple Trig
[18:25:26] @Set Pre-Trig Sample
[18:25:26] @Set Post-Trig Sample
[18:25:26] finished configuration of core0
[18:25:26] Starting all active cores....
[18:25:26] @ShiftIR,8,0,ER1
[18:25:26] @ShiftDR,21,0,data (select active cores)
[18:25:26] @ShiftIR,8,0,ER2
[18:25:26] @Set LA Start cores
[18:25:26] @UnlockCable
[18:25:26] Running all active cores....
[18:25:26] @LockCable
[18:25:26] Polling trigger memory of core0....
[18:25:26] @ShiftIR,8,0,ER1
[18:25:26] @ShiftDR,21,0,data (select core0)
[18:25:26] @ShiftIR,8,0,ER2
[18:25:26] @Get Force Trigger bit
[18:25:26] #TM_CTL_0=3
[18:25:26] @Get Trig Detected Cnt
[18:25:26] #numDetectedTriggers = 0
[18:25:26] @Get Mem Block Full Cnt
[18:25:26] #memFullCnt = 0
[18:25:26] detected 0 triggers of core0
[18:25:26] captured 0 memory blocks of core0
[18:25:26] @UnlockCable
[18:25:27] Running all active cores....
[18:25:27] @LockCable
[18:25:27] Polling trigger memory of core0....
[18:25:27] @ShiftIR,8,0,ER1
[18:25:27] @ShiftDR,21,0,data (select core0)
[18:25:27] @ShiftIR,8,0,ER2
[18:25:27] @Get Force Trigger bit
[18:25:27] #TM_CTL_0=5
[18:25:27] @Get Trig Detected Cnt
[18:25:27] #numDetectedTriggers = 1
[18:25:27] @Get Mem Block Full Cnt
[18:25:27] #memFullCnt = 1
[18:25:27] Downloading trigger memory of core0....
[18:25:27] @Is LA Armed
[18:25:27] @Set LA Start/Stop readback
[18:25:27] @Set LA Start/Stop 
[18:25:27] @Set LA Start/Stop readback
[18:25:27] @Set LA Start/Stop 
[18:25:27] @Get Trig Detected Cnt
[18:25:27] #numDetectedTriggers = 1
[18:25:27] @Get Mem Block Full Cnt
[18:25:27] #memFullCnt = 1
[18:25:27] @Get Last Addr Written
[18:25:27] #lastAddrWritten = 96
[18:25:27] @Get Multiple Trig Enbl
[18:25:27] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[18:25:27] @Get BurstRead CRC
[18:25:27] @Set Trace Mem Cnter Init
[18:25:27] Uploading in burst mode....
[18:25:27] @ShiftDR,84992,1,data (burst read)
[18:25:27] @GetTDO,data,84992
[18:25:27] @Get BurstRead CRC
[18:25:27] @Get BurstRead CRC
[18:25:27] @Get Pre-Trig Sample Num
[18:25:27] @Get Post-Trig Sample Num
[18:25:27] @Get Pre-Trig Samples Captured
[18:25:27] @Get Trig Ptr
[18:25:27] #trigPtr = 828
[18:25:27] #dataSize=11, numRead=1024, trace_out=1024
[18:25:27] #trig0={blockPosition:0,triggerPosition:726}
[18:25:27] finished download trigger memory of core0
[18:25:27] @UnlockCable
[18:25:27] @ReleaseCablePort
[18:25:27] @Disconnect
[18:25:27] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:27:47] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:27:47] Connecting cableserver to run Reveal debugger....
[18:27:54] @Connect
[18:27:54] @SetSharableApplications,2,Reveal,Mico
[18:28:04] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:28:04] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:28:04] @Disconnect
[18:28:06] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:28:06] Connecting cableserver to run Reveal debugger....
[18:28:06] @Connect
[18:28:06] @SetSharableApplications,2,Reveal,Mico
[18:28:06] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:28:06] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:28:06] @Disconnect
[18:28:08] @ReleaseCablePort
[18:28:08] @Disconnect
[18:28:08] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:28:26] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:28:26] Connecting cableserver to run Reveal debugger....
[18:28:33] @Connect
[18:28:33] @SetSharableApplications,2,Reveal,Mico
[18:28:33] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:28:33] @LockCable
[18:28:33] @GetServerStatus
[18:28:33] @Read
[18:28:33] @SetTargetDevice,0
[18:28:33] Connecting core0....
[18:28:33] @ShiftIR,8,0,ER1
[18:28:33] @ShiftDR,21,0,data (select core0)
[18:28:33] @ShiftIR,8,0,ER2
[18:28:33] Configuring core0....
[18:28:33] @JumpState,RUN_TEST_IDLE
[18:28:33] @JumpState,RUN_TEST_IDLE
[18:28:33] @JumpState,RUN_TEST_IDLE
[18:28:33] @ShiftIR,8,0,NOP
[18:28:33] @JumpState,RUN_TEST_IDLE
[18:28:33] @ShiftIR,8,0,ER2
[18:28:33] @Set Odd Parity readback
[18:28:33] @Set Odd Parity
[18:28:33] @Set LA Start/Stop readback
[18:28:33] @Set LA Start/Stop 
[18:28:33] #Reveal IP Version = 1_6_042617
[18:28:33] @Get Pattern
[18:28:33] #pattern readout = a5a5
[18:28:33] pattern readout passed!
[18:28:33] @Get Tracy Signature
[18:28:33] @Get Tracy Signature
[18:28:33] #signature from core0 = 627907712
[18:28:33] signature from core0 passed!
[18:28:33] @Set Opcode Value
[18:28:33] @Set Comp Value
[18:28:33] @Set Mask Value
[18:28:33] @Set Opcode Value
[18:28:33] @Set Comp Value
[18:28:33] @Set Mask Value
[18:28:33] @Set Opcode Value
[18:28:33] @Set Comp Value
[18:28:33] @Set Mask Value
[18:28:33] @Set Then Num
[18:28:33] @Set NEXT THEN
[18:28:33] @Set Cnt Cntg
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:33] @Set Event Count
[18:28:34] @Set Event Count
[18:28:34] @Get BurstWrite CRC
[18:28:34] @Set Truth Tbl Addr Cnter Init
[18:28:34] @Set Truth Table Prog
[18:28:34] Configuring in burst mode....
[18:28:34] @Get BurstWrite CRC
[18:28:34] @Enable TE Trig
[18:28:34] @Enable Trig Output OR All readback
[18:28:34] @Enable Trig Output OR All
[18:28:34] @Enable Multiple Trig
[18:28:34] @Set Pre-Trig Sample
[18:28:34] @Set Post-Trig Sample
[18:28:34] finished configuration of core0
[18:28:34] Starting all active cores....
[18:28:34] @ShiftIR,8,0,ER1
[18:28:34] @ShiftDR,21,0,data (select active cores)
[18:28:34] @ShiftIR,8,0,ER2
[18:28:34] @Set LA Start cores
[18:28:34] @UnlockCable
[18:28:34] Running all active cores....
[18:28:34] @LockCable
[18:28:34] Polling trigger memory of core0....
[18:28:34] @ShiftIR,8,0,ER1
[18:28:34] @ShiftDR,21,0,data (select core0)
[18:28:34] @ShiftIR,8,0,ER2
[18:28:34] @Get Force Trigger bit
[18:28:34] #TM_CTL_0=3
[18:28:34] @Get Trig Detected Cnt
[18:28:34] #numDetectedTriggers = 0
[18:28:34] @Get Mem Block Full Cnt
[18:28:34] #memFullCnt = 0
[18:28:34] detected 0 triggers of core0
[18:28:34] captured 0 memory blocks of core0
[18:28:34] @UnlockCable
[18:28:35] Running all active cores....
[18:28:35] @LockCable
[18:28:35] Polling trigger memory of core0....
[18:28:35] @ShiftIR,8,0,ER1
[18:28:35] @ShiftDR,21,0,data (select core0)
[18:28:35] @ShiftIR,8,0,ER2
[18:28:35] @Get Force Trigger bit
[18:28:35] #TM_CTL_0=5
[18:28:35] @Get Trig Detected Cnt
[18:28:35] #numDetectedTriggers = 1
[18:28:35] @Get Mem Block Full Cnt
[18:28:35] #memFullCnt = 1
[18:28:35] Downloading trigger memory of core0....
[18:28:35] @Is LA Armed
[18:28:35] @Set LA Start/Stop readback
[18:28:35] @Set LA Start/Stop 
[18:28:35] @Set LA Start/Stop readback
[18:28:35] @Set LA Start/Stop 
[18:28:35] @Get Trig Detected Cnt
[18:28:35] #numDetectedTriggers = 1
[18:28:35] @Get Mem Block Full Cnt
[18:28:35] #memFullCnt = 1
[18:28:35] @Get Last Addr Written
[18:28:35] #lastAddrWritten = 932
[18:28:35] @Get Multiple Trig Enbl
[18:28:35] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[18:28:35] @Get BurstRead CRC
[18:28:35] @Set Trace Mem Cnter Init
[18:28:35] Uploading in burst mode....
[18:28:35] @ShiftDR,84992,1,data (burst read)
[18:28:35] @GetTDO,data,84992
[18:28:35] @Get BurstRead CRC
[18:28:35] @Get BurstRead CRC
[18:28:35] @Get Pre-Trig Sample Num
[18:28:35] @Get Post-Trig Sample Num
[18:28:35] @Get Pre-Trig Samples Captured
[18:28:35] @Get Trig Ptr
[18:28:35] #trigPtr = 640
[18:28:35] #dataSize=11, numRead=1024, trace_out=1024
[18:28:35] #trig0={blockPosition:0,triggerPosition:726}
[18:28:35] finished download trigger memory of core0
[18:28:35] @UnlockCable
[18:28:35] @ReleaseCablePort
[18:28:35] @Disconnect
[18:28:35] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:28:54] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:28:54] Connecting cableserver to run Reveal debugger....
[18:28:54] @Connect
[18:28:54] @SetSharableApplications,2,Reveal,Mico
[18:28:54] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:28:54] @LockCable
[18:28:54] @GetServerStatus
[18:28:54] @Read
[18:28:54] @SetTargetDevice,0
[18:28:54] Connecting core0....
[18:28:54] @ShiftIR,8,0,ER1
[18:28:54] @ShiftDR,21,0,data (select core0)
[18:28:54] @ShiftIR,8,0,ER2
[18:28:54] Configuring core0....
[18:28:54] @JumpState,RUN_TEST_IDLE
[18:28:54] @JumpState,RUN_TEST_IDLE
[18:28:54] @JumpState,RUN_TEST_IDLE
[18:28:54] @ShiftIR,8,0,NOP
[18:28:54] @JumpState,RUN_TEST_IDLE
[18:28:54] @ShiftIR,8,0,ER2
[18:28:54] @Set Odd Parity readback
[18:28:54] @Set Odd Parity
[18:28:54] @Set LA Start/Stop readback
[18:28:54] @Set LA Start/Stop 
[18:28:54] #Reveal IP Version = 1_6_042617
[18:28:54] @Get Pattern
[18:28:54] #pattern readout = a5a5
[18:28:54] pattern readout passed!
[18:28:54] @Get Tracy Signature
[18:28:54] @Get Tracy Signature
[18:28:54] #signature from core0 = 627907712
[18:28:54] signature from core0 passed!
[18:28:54] @Set Opcode Value
[18:28:54] @Set Comp Value
[18:28:54] @Set Mask Value
[18:28:54] @Set Opcode Value
[18:28:54] @Set Comp Value
[18:28:54] @Set Mask Value
[18:28:54] @Set Opcode Value
[18:28:54] @Set Comp Value
[18:28:54] @Set Mask Value
[18:28:54] @Set Then Num
[18:28:54] @Set NEXT THEN
[18:28:54] @Set Cnt Cntg
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Set Event Count
[18:28:54] @Get BurstWrite CRC
[18:28:54] @Set Truth Tbl Addr Cnter Init
[18:28:54] @Set Truth Table Prog
[18:28:54] Configuring in burst mode....
[18:28:54] @Get BurstWrite CRC
[18:28:54] @Enable TE Trig
[18:28:54] @Enable Trig Output OR All readback
[18:28:54] @Enable Trig Output OR All
[18:28:54] @Enable Multiple Trig
[18:28:54] @Set Pre-Trig Sample
[18:28:54] @Set Post-Trig Sample
[18:28:54] finished configuration of core0
[18:28:54] Starting all active cores....
[18:28:54] @ShiftIR,8,0,ER1
[18:28:54] @ShiftDR,21,0,data (select active cores)
[18:28:54] @ShiftIR,8,0,ER2
[18:28:54] @Set LA Start cores
[18:28:54] @UnlockCable
[18:28:54] Running all active cores....
[18:28:54] @LockCable
[18:28:54] Polling trigger memory of core0....
[18:28:54] @ShiftIR,8,0,ER1
[18:28:54] @ShiftDR,21,0,data (select core0)
[18:28:54] @ShiftIR,8,0,ER2
[18:28:54] @Get Force Trigger bit
[18:28:54] #TM_CTL_0=3
[18:28:54] @Get Trig Detected Cnt
[18:28:54] #numDetectedTriggers = 0
[18:28:54] @Get Mem Block Full Cnt
[18:28:54] #memFullCnt = 0
[18:28:54] detected 0 triggers of core0
[18:28:54] captured 0 memory blocks of core0
[18:28:54] @UnlockCable
[18:28:55] Running all active cores....
[18:28:55] @LockCable
[18:28:55] Polling trigger memory of core0....
[18:28:55] @ShiftIR,8,0,ER1
[18:28:55] @ShiftDR,21,0,data (select core0)
[18:28:55] @ShiftIR,8,0,ER2
[18:28:55] @Get Force Trigger bit
[18:28:55] #TM_CTL_0=5
[18:28:55] @Get Trig Detected Cnt
[18:28:55] #numDetectedTriggers = 1
[18:28:55] @Get Mem Block Full Cnt
[18:28:55] #memFullCnt = 1
[18:28:55] Downloading trigger memory of core0....
[18:28:55] @Is LA Armed
[18:28:55] @Set LA Start/Stop readback
[18:28:55] @Set LA Start/Stop 
[18:28:55] @Set LA Start/Stop readback
[18:28:55] @Set LA Start/Stop 
[18:28:55] @Get Trig Detected Cnt
[18:28:55] #numDetectedTriggers = 1
[18:28:55] @Get Mem Block Full Cnt
[18:28:55] #memFullCnt = 1
[18:28:55] @Get Last Addr Written
[18:28:55] #lastAddrWritten = 246
[18:28:55] @Get Multiple Trig Enbl
[18:28:55] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[18:28:55] @Get BurstRead CRC
[18:28:55] @Set Trace Mem Cnter Init
[18:28:55] Uploading in burst mode....
[18:28:56] @ShiftDR,84992,1,data (burst read)
[18:28:56] @GetTDO,data,84992
[18:28:56] @Get BurstRead CRC
[18:28:56] @Get BurstRead CRC
[18:28:56] @Get Pre-Trig Sample Num
[18:28:56] @Get Post-Trig Sample Num
[18:28:56] @Get Pre-Trig Samples Captured
[18:28:56] @Get Trig Ptr
[18:28:56] #trigPtr = 978
[18:28:56] #dataSize=11, numRead=1024, trace_out=1024
[18:28:56] #trig0={blockPosition:0,triggerPosition:726}
[18:28:56] finished download trigger memory of core0
[18:28:56] @UnlockCable
[18:28:56] @ReleaseCablePort
[18:28:56] @Disconnect
[18:28:56] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:29:01] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:29:01] Connecting cableserver to run Reveal debugger....
[18:29:01] @Connect
[18:29:01] @SetSharableApplications,2,Reveal,Mico
[18:29:01] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:29:01] @LockCable
[18:29:01] @GetServerStatus
[18:29:01] @Read
[18:29:01] @SetTargetDevice,0
[18:29:01] Connecting core0....
[18:29:01] @ShiftIR,8,0,ER1
[18:29:01] @ShiftDR,21,0,data (select core0)
[18:29:01] @ShiftIR,8,0,ER2
[18:29:01] Configuring core0....
[18:29:01] @JumpState,RUN_TEST_IDLE
[18:29:01] @JumpState,RUN_TEST_IDLE
[18:29:01] @JumpState,RUN_TEST_IDLE
[18:29:01] @ShiftIR,8,0,NOP
[18:29:01] @JumpState,RUN_TEST_IDLE
[18:29:01] @ShiftIR,8,0,ER2
[18:29:01] @Set Odd Parity readback
[18:29:01] @Set Odd Parity
[18:29:01] @Set LA Start/Stop readback
[18:29:01] @Set LA Start/Stop 
[18:29:01] #Reveal IP Version = 1_6_042617
[18:29:01] @Get Pattern
[18:29:01] #pattern readout = a5a5
[18:29:01] pattern readout passed!
[18:29:01] @Get Tracy Signature
[18:29:01] @Get Tracy Signature
[18:29:01] #signature from core0 = 627907712
[18:29:01] signature from core0 passed!
[18:29:01] @Set Opcode Value
[18:29:01] @Set Comp Value
[18:29:01] @Set Mask Value
[18:29:01] @Set Opcode Value
[18:29:01] @Set Comp Value
[18:29:01] @Set Mask Value
[18:29:01] @Set Opcode Value
[18:29:01] @Set Comp Value
[18:29:01] @Set Mask Value
[18:29:01] @Set Then Num
[18:29:01] @Set NEXT THEN
[18:29:01] @Set Cnt Cntg
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Set Event Count
[18:29:01] @Get BurstWrite CRC
[18:29:01] @Set Truth Tbl Addr Cnter Init
[18:29:01] @Set Truth Table Prog
[18:29:01] Configuring in burst mode....
[18:29:01] @Get BurstWrite CRC
[18:29:01] @Enable TE Trig
[18:29:01] @Enable Trig Output OR All readback
[18:29:01] @Enable Trig Output OR All
[18:29:01] @Enable Multiple Trig
[18:29:01] @Set Pre-Trig Sample
[18:29:01] @Set Post-Trig Sample
[18:29:01] finished configuration of core0
[18:29:01] Starting all active cores....
[18:29:01] @ShiftIR,8,0,ER1
[18:29:01] @ShiftDR,21,0,data (select active cores)
[18:29:01] @ShiftIR,8,0,ER2
[18:29:01] @Set LA Start cores
[18:29:01] @UnlockCable
[18:29:01] Running all active cores....
[18:29:01] @LockCable
[18:29:01] Polling trigger memory of core0....
[18:29:01] @ShiftIR,8,0,ER1
[18:29:01] @ShiftDR,21,0,data (select core0)
[18:29:01] @ShiftIR,8,0,ER2
[18:29:01] @Get Force Trigger bit
[18:29:01] #TM_CTL_0=3
[18:29:01] @Get Trig Detected Cnt
[18:29:01] #numDetectedTriggers = 0
[18:29:01] @Get Mem Block Full Cnt
[18:29:01] #memFullCnt = 0
[18:29:01] detected 0 triggers of core0
[18:29:01] captured 0 memory blocks of core0
[18:29:01] @UnlockCable
[18:29:02] Running all active cores....
[18:29:02] @LockCable
[18:29:02] Polling trigger memory of core0....
[18:29:02] @ShiftIR,8,0,ER1
[18:29:02] @ShiftDR,21,0,data (select core0)
[18:29:02] @ShiftIR,8,0,ER2
[18:29:02] @Get Force Trigger bit
[18:29:02] #TM_CTL_0=5
[18:29:02] @Get Trig Detected Cnt
[18:29:02] #numDetectedTriggers = 1
[18:29:02] @Get Mem Block Full Cnt
[18:29:02] #memFullCnt = 1
[18:29:02] Downloading trigger memory of core0....
[18:29:02] @Is LA Armed
[18:29:02] @Set LA Start/Stop readback
[18:29:02] @Set LA Start/Stop 
[18:29:02] @Set LA Start/Stop readback
[18:29:02] @Set LA Start/Stop 
[18:29:02] @Get Trig Detected Cnt
[18:29:02] #numDetectedTriggers = 1
[18:29:02] @Get Mem Block Full Cnt
[18:29:02] #memFullCnt = 1
[18:29:02] @Get Last Addr Written
[18:29:02] #lastAddrWritten = 133
[18:29:02] @Get Multiple Trig Enbl
[18:29:02] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[18:29:02] @Get BurstRead CRC
[18:29:02] @Set Trace Mem Cnter Init
[18:29:02] Uploading in burst mode....
[18:29:02] @ShiftDR,84992,1,data (burst read)
[18:29:02] @GetTDO,data,84992
[18:29:02] @Get BurstRead CRC
[18:29:02] @Get BurstRead CRC
[18:29:02] @Get Pre-Trig Sample Num
[18:29:02] @Get Post-Trig Sample Num
[18:29:02] @Get Pre-Trig Samples Captured
[18:29:02] @Get Trig Ptr
[18:29:02] #trigPtr = 865
[18:29:02] #dataSize=11, numRead=1024, trace_out=1024
[18:29:02] #trig0={blockPosition:0,triggerPosition:726}
[18:29:02] finished download trigger memory of core0
[18:29:02] @UnlockCable
[18:29:02] @ReleaseCablePort
[18:29:02] @Disconnect
[18:29:02] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:29:06] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:29:06] Connecting cableserver to run Reveal debugger....
[18:29:06] @Connect
[18:29:06] @SetSharableApplications,2,Reveal,Mico
[18:29:16] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:29:16] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:29:16] @Disconnect
[18:29:18] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:29:18] Connecting cableserver to run Reveal debugger....
[18:29:18] @Connect
[18:29:18] @SetSharableApplications,2,Reveal,Mico
[18:29:18] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:29:18] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[18:29:18] @Disconnect
[18:29:20] @ReleaseCablePort
[18:29:20] @Disconnect
[18:29:20] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:29:42] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:29:42] Connecting cableserver to run Reveal debugger....
[18:29:49] @Connect
[18:29:49] @SetSharableApplications,2,Reveal,Mico
[18:29:49] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:29:49] @LockCable
[18:29:49] @GetServerStatus
[18:29:49] @Read
[18:29:49] @SetTargetDevice,0
[18:29:49] Connecting core0....
[18:29:49] @ShiftIR,8,0,ER1
[18:29:49] @ShiftDR,21,0,data (select core0)
[18:29:49] @ShiftIR,8,0,ER2
[18:29:49] Configuring core0....
[18:29:49] @JumpState,RUN_TEST_IDLE
[18:29:49] @JumpState,RUN_TEST_IDLE
[18:29:49] @JumpState,RUN_TEST_IDLE
[18:29:49] @ShiftIR,8,0,NOP
[18:29:49] @JumpState,RUN_TEST_IDLE
[18:29:49] @ShiftIR,8,0,ER2
[18:29:49] @Set Odd Parity readback
[18:29:49] @Set Odd Parity
[18:29:49] @Set LA Start/Stop readback
[18:29:49] @Set LA Start/Stop 
[18:29:49] #Reveal IP Version = 1_6_042617
[18:29:49] @Get Pattern
[18:29:49] #pattern readout = a5a5
[18:29:49] pattern readout passed!
[18:29:49] @Get Tracy Signature
[18:29:49] @Get Tracy Signature
[18:29:49] #signature from core0 = 627907712
[18:29:49] signature from core0 passed!
[18:29:49] @Set Opcode Value
[18:29:49] @Set Comp Value
[18:29:49] @Set Mask Value
[18:29:49] @Set Opcode Value
[18:29:49] @Set Comp Value
[18:29:49] @Set Mask Value
[18:29:49] @Set Opcode Value
[18:29:49] @Set Comp Value
[18:29:49] @Set Mask Value
[18:29:49] @Set Then Num
[18:29:49] @Set NEXT THEN
[18:29:49] @Set Cnt Cntg
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Set Event Count
[18:29:49] @Get BurstWrite CRC
[18:29:49] @Set Truth Tbl Addr Cnter Init
[18:29:49] @Set Truth Table Prog
[18:29:49] Configuring in burst mode....
[18:29:49] @Get BurstWrite CRC
[18:29:49] @Enable TE Trig
[18:29:49] @Enable Trig Output OR All readback
[18:29:49] @Enable Trig Output OR All
[18:29:49] @Enable Multiple Trig
[18:29:49] @Set Pre-Trig Sample
[18:29:49] @Set Post-Trig Sample
[18:29:49] finished configuration of core0
[18:29:49] Starting all active cores....
[18:29:49] @ShiftIR,8,0,ER1
[18:29:49] @ShiftDR,21,0,data (select active cores)
[18:29:49] @ShiftIR,8,0,ER2
[18:29:49] @Set LA Start cores
[18:29:49] @UnlockCable
[18:29:49] Running all active cores....
[18:29:49] @LockCable
[18:29:49] Polling trigger memory of core0....
[18:29:49] @ShiftIR,8,0,ER1
[18:29:49] @ShiftDR,21,0,data (select core0)
[18:29:49] @ShiftIR,8,0,ER2
[18:29:49] @Get Force Trigger bit
[18:29:49] #TM_CTL_0=3
[18:29:49] @Get Trig Detected Cnt
[18:29:49] #numDetectedTriggers = 0
[18:29:49] @Get Mem Block Full Cnt
[18:29:49] #memFullCnt = 0
[18:29:49] detected 0 triggers of core0
[18:29:49] captured 0 memory blocks of core0
[18:29:49] @UnlockCable
[18:29:50] Running all active cores....
[18:29:50] @LockCable
[18:29:50] Polling trigger memory of core0....
[18:29:50] @ShiftIR,8,0,ER1
[18:29:50] @ShiftDR,21,0,data (select core0)
[18:29:50] @ShiftIR,8,0,ER2
[18:29:50] @Get Force Trigger bit
[18:29:50] #TM_CTL_0=3
[18:29:50] @Get Trig Detected Cnt
[18:29:50] #numDetectedTriggers = 1
[18:29:50] @Get Mem Block Full Cnt
[18:29:50] #memFullCnt = 1
[18:29:50] Downloading trigger memory of core0....
[18:29:50] @Is LA Armed
[18:29:50] @Set LA Start/Stop readback
[18:29:50] @Set LA Start/Stop 
[18:29:50] @Set LA Start/Stop readback
[18:29:50] @Set LA Start/Stop 
[18:29:50] @Get Trig Detected Cnt
[18:29:50] #numDetectedTriggers = 1
[18:29:50] @Get Mem Block Full Cnt
[18:29:50] #memFullCnt = 1
[18:29:50] @Get Last Addr Written
[18:29:50] #lastAddrWritten = 40
[18:29:50] @Get Multiple Trig Enbl
[18:29:50] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[18:29:50] @Get BurstRead CRC
[18:29:50] @Set Trace Mem Cnter Init
[18:29:50] Uploading in burst mode....
[18:29:50] @ShiftDR,84992,1,data (burst read)
[18:29:50] @GetTDO,data,84992
[18:29:50] @Get BurstRead CRC
[18:29:50] @Get BurstRead CRC
[18:29:50] @Get Pre-Trig Sample Num
[18:29:50] @Get Post-Trig Sample Num
[18:29:50] @Get Pre-Trig Samples Captured
[18:29:50] @Get Trig Ptr
[18:29:50] #trigPtr = 772
[18:29:50] #dataSize=11, numRead=1024, trace_out=1024
[18:29:50] #trig0={blockPosition:0,triggerPosition:726}
[18:29:50] finished download trigger memory of core0
[18:29:50] @UnlockCable
[18:29:50] @ReleaseCablePort
[18:29:50] @Disconnect
[18:29:50] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:47:12] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:47:12] Connecting cableserver to run Reveal debugger....
[18:47:19] @Connect
[18:47:19] @SetSharableApplications,2,Reveal,Mico
[18:47:19] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:47:19] @LockCable
[18:47:19] @GetServerStatus
[18:47:19] @Read
[18:47:19] @SetTargetDevice,0
[18:47:19] Connecting core0....
[18:47:19] @ShiftIR,8,0,ER1
[18:47:19] @ShiftDR,21,0,data (select core0)
[18:47:19] @ShiftIR,8,0,ER2
[18:47:19] Configuring core0....
[18:47:19] @JumpState,RUN_TEST_IDLE
[18:47:19] @JumpState,RUN_TEST_IDLE
[18:47:19] @JumpState,RUN_TEST_IDLE
[18:47:19] @ShiftIR,8,0,NOP
[18:47:19] @JumpState,RUN_TEST_IDLE
[18:47:19] @ShiftIR,8,0,ER2
[18:47:19] @Set Odd Parity readback
[18:47:19] @Set Odd Parity
[18:47:19] @Set LA Start/Stop readback
[18:47:19] @Set LA Start/Stop 
[18:47:19] #Reveal IP Version = 1_6_042617
[18:47:19] @Get Pattern
[18:47:19] #pattern readout = a5a5
[18:47:19] pattern readout passed!
[18:47:19] @Get Tracy Signature
[18:47:19] @Get Tracy Signature
[18:47:19] #signature from core0 = 627907712
[18:47:19] signature from core0 passed!
[18:47:19] @Set Opcode Value
[18:47:19] @Set Comp Value
[18:47:19] @Set Mask Value
[18:47:19] @Set Opcode Value
[18:47:19] @Set Comp Value
[18:47:19] @Set Mask Value
[18:47:19] @Set Opcode Value
[18:47:19] @Set Comp Value
[18:47:19] @Set Mask Value
[18:47:19] @Set Then Num
[18:47:19] @Set NEXT THEN
[18:47:19] @Set Cnt Cntg
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Set Event Count
[18:47:19] @Get BurstWrite CRC
[18:47:19] @Set Truth Tbl Addr Cnter Init
[18:47:19] @Set Truth Table Prog
[18:47:19] Configuring in burst mode....
[18:47:19] @Get BurstWrite CRC
[18:47:19] @Enable TE Trig
[18:47:19] @Enable Trig Output OR All readback
[18:47:19] @Enable Trig Output OR All
[18:47:19] @Enable Multiple Trig
[18:47:19] @Set Pre-Trig Sample
[18:47:19] @Set Post-Trig Sample
[18:47:19] finished configuration of core0
[18:47:19] Starting all active cores....
[18:47:19] @ShiftIR,8,0,ER1
[18:47:19] @ShiftDR,21,0,data (select active cores)
[18:47:19] @ShiftIR,8,0,ER2
[18:47:19] @Set LA Start cores
[18:47:19] @UnlockCable
[18:47:19] Running all active cores....
[18:47:19] @LockCable
[18:47:19] Polling trigger memory of core0....
[18:47:19] @ShiftIR,8,0,ER1
[18:47:19] @ShiftDR,21,0,data (select core0)
[18:47:19] @ShiftIR,8,0,ER2
[18:47:19] @Get Force Trigger bit
[18:47:19] #TM_CTL_0=3
[18:47:19] @Get Trig Detected Cnt
[18:47:19] #numDetectedTriggers = 0
[18:47:19] @Get Mem Block Full Cnt
[18:47:19] #memFullCnt = 0
[18:47:19] detected 0 triggers of core0
[18:47:19] captured 0 memory blocks of core0
[18:47:19] @UnlockCable
[18:47:20] Running all active cores....
[18:47:20] @LockCable
[18:47:20] Polling trigger memory of core0....
[18:47:20] @ShiftIR,8,0,ER1
[18:47:20] @ShiftDR,21,0,data (select core0)
[18:47:20] @ShiftIR,8,0,ER2
[18:47:20] @Get Force Trigger bit
[18:47:20] #TM_CTL_0=5
[18:47:20] @Get Trig Detected Cnt
[18:47:20] #numDetectedTriggers = 1
[18:47:20] @Get Mem Block Full Cnt
[18:47:20] #memFullCnt = 1
[18:47:20] Downloading trigger memory of core0....
[18:47:20] @Is LA Armed
[18:47:20] @Set LA Start/Stop readback
[18:47:20] @Set LA Start/Stop 
[18:47:20] @Set LA Start/Stop readback
[18:47:20] @Set LA Start/Stop 
[18:47:20] @Get Trig Detected Cnt
[18:47:20] #numDetectedTriggers = 1
[18:47:20] @Get Mem Block Full Cnt
[18:47:20] #memFullCnt = 1
[18:47:20] @Get Last Addr Written
[18:47:20] #lastAddrWritten = 145
[18:47:20] @Get Multiple Trig Enbl
[18:47:20] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[18:47:20] @Get BurstRead CRC
[18:47:20] @Set Trace Mem Cnter Init
[18:47:20] Uploading in burst mode....
[18:47:20] @ShiftDR,84992,1,data (burst read)
[18:47:20] @GetTDO,data,84992
[18:47:20] @Get BurstRead CRC
[18:47:20] @Get BurstRead CRC
[18:47:20] @Get Pre-Trig Sample Num
[18:47:20] @Get Post-Trig Sample Num
[18:47:20] @Get Pre-Trig Samples Captured
[18:47:20] @Get Trig Ptr
[18:47:20] #trigPtr = 877
[18:47:20] #dataSize=11, numRead=1024, trace_out=1024
[18:47:20] #trig0={blockPosition:0,triggerPosition:726}
[18:47:20] finished download trigger memory of core0
[18:47:20] @UnlockCable
[18:47:20] @ReleaseCablePort
[18:47:20] @Disconnect
[18:47:20] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:48:08] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:48:08] Connecting cableserver to run Reveal debugger....
[18:48:08] @Connect
[18:48:08] @SetSharableApplications,2,Reveal,Mico
[18:48:08] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[18:48:08] @LockCable
[18:48:08] @GetServerStatus
[18:48:08] @Read
[18:48:08] @SetTargetDevice,0
[18:48:08] Connecting core0....
[18:48:08] @ShiftIR,8,0,ER1
[18:48:08] @ShiftDR,21,0,data (select core0)
[18:48:08] @ShiftIR,8,0,ER2
[18:48:08] Configuring core0....
[18:48:08] @JumpState,RUN_TEST_IDLE
[18:48:08] @JumpState,RUN_TEST_IDLE
[18:48:08] @JumpState,RUN_TEST_IDLE
[18:48:08] @ShiftIR,8,0,NOP
[18:48:08] @JumpState,RUN_TEST_IDLE
[18:48:08] @ShiftIR,8,0,ER2
[18:48:08] @Set Odd Parity readback
[18:48:08] @Set Odd Parity
[18:48:08] @Set LA Start/Stop readback
[18:48:08] @Set LA Start/Stop 
[18:48:08] #Reveal IP Version = 1_6_042617
[18:48:08] @Get Pattern
[18:48:08] #pattern readout = a5a5
[18:48:08] pattern readout passed!
[18:48:08] @Get Tracy Signature
[18:48:08] @Get Tracy Signature
[18:48:08] #signature from core0 = 627907712
[18:48:08] signature from core0 passed!
[18:48:08] @Set Opcode Value
[18:48:08] @Set Comp Value
[18:48:08] @Set Mask Value
[18:48:08] @Set Opcode Value
[18:48:08] @Set Comp Value
[18:48:08] @Set Mask Value
[18:48:08] @Set Opcode Value
[18:48:08] @Set Comp Value
[18:48:08] @Set Mask Value
[18:48:08] @Set Then Num
[18:48:08] @Set NEXT THEN
[18:48:08] @Set Cnt Cntg
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Set Event Count
[18:48:08] @Get BurstWrite CRC
[18:48:08] @Set Truth Tbl Addr Cnter Init
[18:48:08] @Set Truth Table Prog
[18:48:08] Configuring in burst mode....
[18:48:08] @Get BurstWrite CRC
[18:48:08] @Enable TE Trig
[18:48:08] @Enable Trig Output OR All readback
[18:48:08] @Enable Trig Output OR All
[18:48:08] @Enable Multiple Trig
[18:48:08] @Set Pre-Trig Sample
[18:48:08] @Set Post-Trig Sample
[18:48:08] finished configuration of core0
[18:48:08] Starting all active cores....
[18:48:08] @ShiftIR,8,0,ER1
[18:48:08] @ShiftDR,21,0,data (select active cores)
[18:48:08] @ShiftIR,8,0,ER2
[18:48:08] @Set LA Start cores
[18:48:08] @UnlockCable
[18:48:08] Running all active cores....
[18:48:08] @LockCable
[18:48:08] Polling trigger memory of core0....
[18:48:08] @ShiftIR,8,0,ER1
[18:48:08] @ShiftDR,21,0,data (select core0)
[18:48:08] @ShiftIR,8,0,ER2
[18:48:08] @Get Force Trigger bit
[18:48:08] #TM_CTL_0=3
[18:48:08] @Get Trig Detected Cnt
[18:48:08] #numDetectedTriggers = 0
[18:48:08] @Get Mem Block Full Cnt
[18:48:08] #memFullCnt = 0
[18:48:08] detected 0 triggers of core0
[18:48:08] captured 0 memory blocks of core0
[18:48:08] @UnlockCable
[18:48:09] Running all active cores....
[18:48:09] @LockCable
[18:48:09] Polling trigger memory of core0....
[18:48:09] @ShiftIR,8,0,ER1
[18:48:09] @ShiftDR,21,0,data (select core0)
[18:48:09] @ShiftIR,8,0,ER2
[18:48:09] @Get Force Trigger bit
[18:48:09] #TM_CTL_0=3
[18:48:09] @Get Trig Detected Cnt
[18:48:09] #numDetectedTriggers = 0
[18:48:09] @Get Mem Block Full Cnt
[18:48:09] #memFullCnt = 0
[18:48:09] detected 0 triggers of core0
[18:48:09] captured 0 memory blocks of core0
[18:48:09] @UnlockCable
[18:48:10] Running all active cores....
[18:48:10] @LockCable
[18:48:10] Polling trigger memory of core0....
[18:48:10] @ShiftIR,8,0,ER1
[18:48:10] @ShiftDR,21,0,data (select core0)
[18:48:10] @ShiftIR,8,0,ER2
[18:48:10] @Get Force Trigger bit
[18:48:10] #TM_CTL_0=3
[18:48:10] @Get Trig Detected Cnt
[18:48:10] #numDetectedTriggers = 0
[18:48:10] @Get Mem Block Full Cnt
[18:48:10] #memFullCnt = 0
[18:48:10] detected 0 triggers of core0
[18:48:10] captured 0 memory blocks of core0
[18:48:10] @UnlockCable
[18:48:11] Running all active cores....
[18:48:11] @LockCable
[18:48:11] Polling trigger memory of core0....
[18:48:11] @ShiftIR,8,0,ER1
[18:48:11] @ShiftDR,21,0,data (select core0)
[18:48:11] @ShiftIR,8,0,ER2
[18:48:11] @Get Force Trigger bit
[18:48:11] #TM_CTL_0=3
[18:48:11] @Get Trig Detected Cnt
[18:48:11] #numDetectedTriggers = 0
[18:48:11] @Get Mem Block Full Cnt
[18:48:11] #memFullCnt = 0
[18:48:11] detected 0 triggers of core0
[18:48:11] captured 0 memory blocks of core0
[18:48:11] @UnlockCable
[18:48:12] Running all active cores....
[18:48:12] @LockCable
[18:48:12] Polling trigger memory of core0....
[18:48:12] @ShiftIR,8,0,ER1
[18:48:12] @ShiftDR,21,0,data (select core0)
[18:48:12] @ShiftIR,8,0,ER2
[18:48:12] @Get Force Trigger bit
[18:48:12] #TM_CTL_0=3
[18:48:12] @Get Trig Detected Cnt
[18:48:12] #numDetectedTriggers = 0
[18:48:12] @Get Mem Block Full Cnt
[18:48:12] #memFullCnt = 0
[18:48:12] detected 0 triggers of core0
[18:48:12] captured 0 memory blocks of core0
[18:48:12] @UnlockCable
[18:48:13] Running all active cores....
[18:48:13] @LockCable
[18:48:13] Polling trigger memory of core0....
[18:48:13] @ShiftIR,8,0,ER1
[18:48:13] @ShiftDR,21,0,data (select core0)
[18:48:13] @ShiftIR,8,0,ER2
[18:48:13] @Get Force Trigger bit
[18:48:13] #TM_CTL_0=3
[18:48:13] @Get Trig Detected Cnt
[18:48:13] #numDetectedTriggers = 0
[18:48:13] @Get Mem Block Full Cnt
[18:48:13] #memFullCnt = 0
[18:48:13] detected 0 triggers of core0
[18:48:13] captured 0 memory blocks of core0
[18:48:13] @UnlockCable
[18:48:14] Running all active cores....
[18:48:14] @LockCable
[18:48:14] Polling trigger memory of core0....
[18:48:14] @ShiftIR,8,0,ER1
[18:48:14] @ShiftDR,21,0,data (select core0)
[18:48:14] @ShiftIR,8,0,ER2
[18:48:14] @Get Force Trigger bit
[18:48:14] #TM_CTL_0=3
[18:48:14] @Get Trig Detected Cnt
[18:48:14] #numDetectedTriggers = 0
[18:48:14] @Get Mem Block Full Cnt
[18:48:14] #memFullCnt = 0
[18:48:14] detected 0 triggers of core0
[18:48:14] captured 0 memory blocks of core0
[18:48:14] @UnlockCable
[18:48:15] Running all active cores....
[18:48:15] @LockCable
[18:48:15] Polling trigger memory of core0....
[18:48:15] @ShiftIR,8,0,ER1
[18:48:15] @ShiftDR,21,0,data (select core0)
[18:48:15] @ShiftIR,8,0,ER2
[18:48:15] @Get Force Trigger bit
[18:48:15] #TM_CTL_0=3
[18:48:15] @Get Trig Detected Cnt
[18:48:15] #numDetectedTriggers = 0
[18:48:15] @Get Mem Block Full Cnt
[18:48:15] #memFullCnt = 0
[18:48:15] detected 0 triggers of core0
[18:48:15] captured 0 memory blocks of core0
[18:48:15] @UnlockCable
[18:48:16] Running all active cores....
[18:48:16] @LockCable
[18:48:16] Polling trigger memory of core0....
[18:48:16] @ShiftIR,8,0,ER1
[18:48:16] @ShiftDR,21,0,data (select core0)
[18:48:16] @ShiftIR,8,0,ER2
[18:48:16] @Get Force Trigger bit
[18:48:16] #TM_CTL_0=3
[18:48:16] @Get Trig Detected Cnt
[18:48:16] #numDetectedTriggers = 0
[18:48:16] @Get Mem Block Full Cnt
[18:48:16] #memFullCnt = 0
[18:48:16] detected 0 triggers of core0
[18:48:16] captured 0 memory blocks of core0
[18:48:16] @UnlockCable
[18:48:17] Running all active cores....
[18:48:17] @LockCable
[18:48:17] Polling trigger memory of core0....
[18:48:17] @ShiftIR,8,0,ER1
[18:48:17] @ShiftDR,21,0,data (select core0)
[18:48:17] @ShiftIR,8,0,ER2
[18:48:17] @Get Force Trigger bit
[18:48:17] #TM_CTL_0=3
[18:48:17] @Get Trig Detected Cnt
[18:48:17] #numDetectedTriggers = 0
[18:48:17] @Get Mem Block Full Cnt
[18:48:17] #memFullCnt = 0
[18:48:17] detected 0 triggers of core0
[18:48:17] captured 0 memory blocks of core0
[18:48:17] @UnlockCable
[18:48:18] Running all active cores....
[18:48:18] @LockCable
[18:48:18] Polling trigger memory of core0....
[18:48:18] @ShiftIR,8,0,ER1
[18:48:18] @ShiftDR,21,0,data (select core0)
[18:48:18] @ShiftIR,8,0,ER2
[18:48:18] @Get Force Trigger bit
[18:48:18] #TM_CTL_0=3
[18:48:18] @Get Trig Detected Cnt
[18:48:18] #numDetectedTriggers = 0
[18:48:18] @Get Mem Block Full Cnt
[18:48:18] #memFullCnt = 0
[18:48:18] detected 0 triggers of core0
[18:48:18] captured 0 memory blocks of core0
[18:48:18] @UnlockCable
[18:48:19] Running all active cores....
[18:48:19] @LockCable
[18:48:19] Polling trigger memory of core0....
[18:48:19] @ShiftIR,8,0,ER1
[18:48:19] @ShiftDR,21,0,data (select core0)
[18:48:19] @ShiftIR,8,0,ER2
[18:48:19] @Get Force Trigger bit
[18:48:19] #TM_CTL_0=3
[18:48:19] @Get Trig Detected Cnt
[18:48:19] #numDetectedTriggers = 0
[18:48:19] @Get Mem Block Full Cnt
[18:48:19] #memFullCnt = 0
[18:48:19] detected 0 triggers of core0
[18:48:19] captured 0 memory blocks of core0
[18:48:19] @UnlockCable
[18:48:20] Running all active cores....
[18:48:20] @LockCable
[18:48:20] Polling trigger memory of core0....
[18:48:20] @ShiftIR,8,0,ER1
[18:48:20] @ShiftDR,21,0,data (select core0)
[18:48:20] @ShiftIR,8,0,ER2
[18:48:20] @Get Force Trigger bit
[18:48:20] #TM_CTL_0=3
[18:48:20] @Get Trig Detected Cnt
[18:48:20] #numDetectedTriggers = 0
[18:48:20] @Get Mem Block Full Cnt
[18:48:20] #memFullCnt = 0
[18:48:20] detected 0 triggers of core0
[18:48:20] captured 0 memory blocks of core0
[18:48:20] @UnlockCable
[18:48:21] Running all active cores....
[18:48:21] @LockCable
[18:48:21] Polling trigger memory of core0....
[18:48:21] @ShiftIR,8,0,ER1
[18:48:21] @ShiftDR,21,0,data (select core0)
[18:48:21] @ShiftIR,8,0,ER2
[18:48:21] @Get Force Trigger bit
[18:48:21] #TM_CTL_0=5
[18:48:21] @Get Trig Detected Cnt
[18:48:21] #numDetectedTriggers = 1
[18:48:21] @Get Mem Block Full Cnt
[18:48:21] #memFullCnt = 1
[18:48:21] Downloading trigger memory of core0....
[18:48:21] @Is LA Armed
[18:48:21] @Set LA Start/Stop readback
[18:48:21] @Set LA Start/Stop 
[18:48:21] @Set LA Start/Stop readback
[18:48:21] @Set LA Start/Stop 
[18:48:21] @Get Trig Detected Cnt
[18:48:21] #numDetectedTriggers = 1
[18:48:21] @Get Mem Block Full Cnt
[18:48:21] #memFullCnt = 1
[18:48:21] @Get Last Addr Written
[18:48:21] #lastAddrWritten = 170
[18:48:21] @Get Multiple Trig Enbl
[18:48:21] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[18:48:21] @Get BurstRead CRC
[18:48:21] @Set Trace Mem Cnter Init
[18:48:21] Uploading in burst mode....
[18:48:21] @ShiftDR,84992,1,data (burst read)
[18:48:21] @GetTDO,data,84992
[18:48:21] @Get BurstRead CRC
[18:48:21] @Get BurstRead CRC
[18:48:21] @Get Pre-Trig Sample Num
[18:48:21] @Get Post-Trig Sample Num
[18:48:21] @Get Pre-Trig Samples Captured
[18:48:21] @Get Trig Ptr
[18:48:21] #trigPtr = 902
[18:48:21] #dataSize=11, numRead=1024, trace_out=1024
[18:48:21] #trig0={blockPosition:0,triggerPosition:726}
[18:48:21] finished download trigger memory of core0
[18:48:21] @UnlockCable
[18:48:21] @ReleaseCablePort
[18:48:21] @Disconnect
[18:48:21] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[18:59:58] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[18:59:58] Connecting cableserver to run Reveal debugger....
[19:00:05] @Connect
[19:00:05] @SetSharableApplications,2,Reveal,Mico
[19:00:15] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:00:15] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[19:00:15] @Disconnect
[19:00:17] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:00:17] Connecting cableserver to run Reveal debugger....
[19:00:17] @Connect
[19:00:17] @SetSharableApplications,2,Reveal,Mico
[19:00:17] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:00:17] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[19:00:17] @Disconnect
[19:00:19] @ReleaseCablePort
[19:00:19] @Disconnect
[19:00:19] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[19:00:24] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:00:24] Connecting cableserver to run Reveal debugger....
[19:00:31] @Connect
[19:00:31] @SetSharableApplications,2,Reveal,Mico
[19:00:31] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:00:31] @LockCable
[19:00:31] @GetServerStatus
[19:00:31] @Read
[19:00:31] @SetTargetDevice,0
[19:00:31] Connecting core0....
[19:00:31] @ShiftIR,8,0,ER1
[19:00:31] @ShiftDR,21,0,data (select core0)
[19:00:31] @ShiftIR,8,0,ER2
[19:00:31] Configuring core0....
[19:00:31] @JumpState,RUN_TEST_IDLE
[19:00:31] @JumpState,RUN_TEST_IDLE
[19:00:31] @JumpState,RUN_TEST_IDLE
[19:00:31] @ShiftIR,8,0,NOP
[19:00:31] @JumpState,RUN_TEST_IDLE
[19:00:31] @ShiftIR,8,0,ER2
[19:00:31] @Set Odd Parity readback
[19:00:31] @Set Odd Parity
[19:00:31] @Set LA Start/Stop readback
[19:00:31] @Set LA Start/Stop 
[19:00:31] #Reveal IP Version = 1_6_042617
[19:00:31] @Get Pattern
[19:00:31] #pattern readout = a5a5
[19:00:31] pattern readout passed!
[19:00:31] @Get Tracy Signature
[19:00:31] @Get Tracy Signature
[19:00:31] #signature from core0 = 627907712
[19:00:31] signature from core0 passed!
[19:00:31] @Set Opcode Value
[19:00:31] @Set Comp Value
[19:00:31] @Set Mask Value
[19:00:31] @Set Opcode Value
[19:00:31] @Set Comp Value
[19:00:31] @Set Mask Value
[19:00:31] @Set Opcode Value
[19:00:31] @Set Comp Value
[19:00:31] @Set Mask Value
[19:00:31] @Set Then Num
[19:00:31] @Set NEXT THEN
[19:00:31] @Set Cnt Cntg
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Set Event Count
[19:00:31] @Get BurstWrite CRC
[19:00:31] @Set Truth Tbl Addr Cnter Init
[19:00:31] @Set Truth Table Prog
[19:00:31] Configuring in burst mode....
[19:00:31] @Get BurstWrite CRC
[19:00:32] @Enable TE Trig
[19:00:32] @Enable Trig Output OR All readback
[19:00:32] @Enable Trig Output OR All
[19:00:32] @Enable Multiple Trig
[19:00:32] @Set Pre-Trig Sample
[19:00:32] @Set Post-Trig Sample
[19:00:32] finished configuration of core0
[19:00:32] Starting all active cores....
[19:00:32] @ShiftIR,8,0,ER1
[19:00:32] @ShiftDR,21,0,data (select active cores)
[19:00:32] @ShiftIR,8,0,ER2
[19:00:32] @Set LA Start cores
[19:00:32] @UnlockCable
[19:00:32] Running all active cores....
[19:00:32] @LockCable
[19:00:32] Polling trigger memory of core0....
[19:00:32] @ShiftIR,8,0,ER1
[19:00:32] @ShiftDR,21,0,data (select core0)
[19:00:32] @ShiftIR,8,0,ER2
[19:00:32] @Get Force Trigger bit
[19:00:32] #TM_CTL_0=3
[19:00:32] @Get Trig Detected Cnt
[19:00:32] #numDetectedTriggers = 0
[19:00:32] @Get Mem Block Full Cnt
[19:00:32] #memFullCnt = 0
[19:00:32] detected 0 triggers of core0
[19:00:32] captured 0 memory blocks of core0
[19:00:32] @UnlockCable
[19:00:33] Running all active cores....
[19:00:33] @LockCable
[19:00:33] Polling trigger memory of core0....
[19:00:33] @ShiftIR,8,0,ER1
[19:00:33] @ShiftDR,21,0,data (select core0)
[19:00:33] @ShiftIR,8,0,ER2
[19:00:33] @Get Force Trigger bit
[19:00:33] #TM_CTL_0=5
[19:00:33] @Get Trig Detected Cnt
[19:00:33] #numDetectedTriggers = 1
[19:00:33] @Get Mem Block Full Cnt
[19:00:33] #memFullCnt = 1
[19:00:33] Downloading trigger memory of core0....
[19:00:33] @Is LA Armed
[19:00:33] @Set LA Start/Stop readback
[19:00:33] @Set LA Start/Stop 
[19:00:33] @Set LA Start/Stop readback
[19:00:33] @Set LA Start/Stop 
[19:00:33] @Get Trig Detected Cnt
[19:00:33] #numDetectedTriggers = 1
[19:00:33] @Get Mem Block Full Cnt
[19:00:33] #memFullCnt = 1
[19:00:33] @Get Last Addr Written
[19:00:33] #lastAddrWritten = 736
[19:00:33] @Get Multiple Trig Enbl
[19:00:33] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[19:00:33] @Get BurstRead CRC
[19:00:33] @Set Trace Mem Cnter Init
[19:00:33] Uploading in burst mode....
[19:00:33] @ShiftDR,84992,1,data (burst read)
[19:00:33] @GetTDO,data,84992
[19:00:33] @Get BurstRead CRC
[19:00:33] @Get BurstRead CRC
[19:00:33] @Get Pre-Trig Sample Num
[19:00:33] @Get Post-Trig Sample Num
[19:00:33] @Get Pre-Trig Samples Captured
[19:00:33] @Get Trig Ptr
[19:00:33] #trigPtr = 444
[19:00:33] #dataSize=11, numRead=1024, trace_out=1024
[19:00:33] #trig0={blockPosition:0,triggerPosition:726}
[19:00:33] finished download trigger memory of core0
[19:00:33] @UnlockCable
[19:00:33] @ReleaseCablePort
[19:00:33] @Disconnect
[19:00:33] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[19:01:06] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:01:06] Connecting cableserver to run Reveal debugger....
[19:01:06] @Connect
[19:01:06] @SetSharableApplications,2,Reveal,Mico
[19:01:06] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:01:06] @LockCable
[19:01:06] @GetServerStatus
[19:01:06] @Read
[19:01:06] @SetTargetDevice,0
[19:01:06] Connecting core0....
[19:01:06] @ShiftIR,8,0,ER1
[19:01:06] @ShiftDR,21,0,data (select core0)
[19:01:06] @ShiftIR,8,0,ER2
[19:01:06] Configuring core0....
[19:01:06] @JumpState,RUN_TEST_IDLE
[19:01:06] @JumpState,RUN_TEST_IDLE
[19:01:06] @JumpState,RUN_TEST_IDLE
[19:01:06] @ShiftIR,8,0,NOP
[19:01:06] @JumpState,RUN_TEST_IDLE
[19:01:06] @ShiftIR,8,0,ER2
[19:01:06] @Set Odd Parity readback
[19:01:06] @Set Odd Parity
[19:01:06] @Set LA Start/Stop readback
[19:01:06] @Set LA Start/Stop 
[19:01:06] #Reveal IP Version = 1_6_042617
[19:01:06] @Get Pattern
[19:01:06] #pattern readout = a5a5
[19:01:06] pattern readout passed!
[19:01:06] @Get Tracy Signature
[19:01:06] @Get Tracy Signature
[19:01:06] #signature from core0 = 627907712
[19:01:06] signature from core0 passed!
[19:01:06] @Set Opcode Value
[19:01:06] @Set Comp Value
[19:01:06] @Set Mask Value
[19:01:06] @Set Opcode Value
[19:01:06] @Set Comp Value
[19:01:06] @Set Mask Value
[19:01:06] @Set Opcode Value
[19:01:06] @Set Comp Value
[19:01:06] @Set Mask Value
[19:01:06] @Set Then Num
[19:01:06] @Set NEXT THEN
[19:01:06] @Set Cnt Cntg
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Set Event Count
[19:01:06] @Get BurstWrite CRC
[19:01:06] @Set Truth Tbl Addr Cnter Init
[19:01:06] @Set Truth Table Prog
[19:01:06] Configuring in burst mode....
[19:01:06] @Get BurstWrite CRC
[19:01:06] @Enable TE Trig
[19:01:06] @Enable Trig Output OR All readback
[19:01:06] @Enable Trig Output OR All
[19:01:06] @Enable Multiple Trig
[19:01:06] @Set Pre-Trig Sample
[19:01:06] @Set Post-Trig Sample
[19:01:06] finished configuration of core0
[19:01:06] Starting all active cores....
[19:01:06] @ShiftIR,8,0,ER1
[19:01:06] @ShiftDR,21,0,data (select active cores)
[19:01:06] @ShiftIR,8,0,ER2
[19:01:06] @Set LA Start cores
[19:01:06] @UnlockCable
[19:01:06] Running all active cores....
[19:01:06] @LockCable
[19:01:06] Polling trigger memory of core0....
[19:01:06] @ShiftIR,8,0,ER1
[19:01:06] @ShiftDR,21,0,data (select core0)
[19:01:06] @ShiftIR,8,0,ER2
[19:01:06] @Get Force Trigger bit
[19:01:06] #TM_CTL_0=3
[19:01:06] @Get Trig Detected Cnt
[19:01:06] #numDetectedTriggers = 0
[19:01:06] @Get Mem Block Full Cnt
[19:01:06] #memFullCnt = 0
[19:01:06] detected 0 triggers of core0
[19:01:06] captured 0 memory blocks of core0
[19:01:06] @UnlockCable
[19:01:07] Running all active cores....
[19:01:07] @LockCable
[19:01:07] Polling trigger memory of core0....
[19:01:07] @ShiftIR,8,0,ER1
[19:01:07] @ShiftDR,21,0,data (select core0)
[19:01:07] @ShiftIR,8,0,ER2
[19:01:07] @Get Force Trigger bit
[19:01:07] #TM_CTL_0=3
[19:01:07] @Get Trig Detected Cnt
[19:01:07] #numDetectedTriggers = 0
[19:01:07] @Get Mem Block Full Cnt
[19:01:07] #memFullCnt = 0
[19:01:07] detected 0 triggers of core0
[19:01:07] captured 0 memory blocks of core0
[19:01:07] @UnlockCable
[19:01:08] Running all active cores....
[19:01:08] @LockCable
[19:01:08] Polling trigger memory of core0....
[19:01:08] @ShiftIR,8,0,ER1
[19:01:08] @ShiftDR,21,0,data (select core0)
[19:01:08] @ShiftIR,8,0,ER2
[19:01:08] @Get Force Trigger bit
[19:01:08] #TM_CTL_0=3
[19:01:08] @Get Trig Detected Cnt
[19:01:08] #numDetectedTriggers = 0
[19:01:08] @Get Mem Block Full Cnt
[19:01:08] #memFullCnt = 0
[19:01:08] detected 0 triggers of core0
[19:01:08] captured 0 memory blocks of core0
[19:01:08] @UnlockCable
[19:01:09] Running all active cores....
[19:01:09] @LockCable
[19:01:09] Polling trigger memory of core0....
[19:01:09] @ShiftIR,8,0,ER1
[19:01:09] @ShiftDR,21,0,data (select core0)
[19:01:09] @ShiftIR,8,0,ER2
[19:01:09] @Get Force Trigger bit
[19:01:09] #TM_CTL_0=3
[19:01:09] @Get Trig Detected Cnt
[19:01:09] #numDetectedTriggers = 0
[19:01:09] @Get Mem Block Full Cnt
[19:01:09] #memFullCnt = 0
[19:01:09] detected 0 triggers of core0
[19:01:09] captured 0 memory blocks of core0
[19:01:09] @UnlockCable
[19:01:10] Running all active cores....
[19:01:10] @LockCable
[19:01:10] Polling trigger memory of core0....
[19:01:10] @ShiftIR,8,0,ER1
[19:01:10] @ShiftDR,21,0,data (select core0)
[19:01:10] @ShiftIR,8,0,ER2
[19:01:10] @Get Force Trigger bit
[19:01:10] #TM_CTL_0=3
[19:01:10] @Get Trig Detected Cnt
[19:01:10] #numDetectedTriggers = 0
[19:01:10] @Get Mem Block Full Cnt
[19:01:10] #memFullCnt = 0
[19:01:10] detected 0 triggers of core0
[19:01:10] captured 0 memory blocks of core0
[19:01:10] @UnlockCable
[19:01:11] Running all active cores....
[19:01:11] @LockCable
[19:01:11] Polling trigger memory of core0....
[19:01:11] @ShiftIR,8,0,ER1
[19:01:11] @ShiftDR,21,0,data (select core0)
[19:01:11] @ShiftIR,8,0,ER2
[19:01:11] @Get Force Trigger bit
[19:01:11] #TM_CTL_0=3
[19:01:11] @Get Trig Detected Cnt
[19:01:11] #numDetectedTriggers = 0
[19:01:11] @Get Mem Block Full Cnt
[19:01:11] #memFullCnt = 0
[19:01:11] detected 0 triggers of core0
[19:01:11] captured 0 memory blocks of core0
[19:01:11] @UnlockCable
[19:01:12] Running all active cores....
[19:01:12] @LockCable
[19:01:12] Polling trigger memory of core0....
[19:01:12] @ShiftIR,8,0,ER1
[19:01:12] @ShiftDR,21,0,data (select core0)
[19:01:12] @ShiftIR,8,0,ER2
[19:01:12] @Get Force Trigger bit
[19:01:12] #TM_CTL_0=3
[19:01:12] @Get Trig Detected Cnt
[19:01:12] #numDetectedTriggers = 0
[19:01:12] @Get Mem Block Full Cnt
[19:01:12] #memFullCnt = 0
[19:01:12] detected 0 triggers of core0
[19:01:12] captured 0 memory blocks of core0
[19:01:12] @UnlockCable
[19:01:13] Running all active cores....
[19:01:13] @LockCable
[19:01:13] Polling trigger memory of core0....
[19:01:13] @ShiftIR,8,0,ER1
[19:01:13] @ShiftDR,21,0,data (select core0)
[19:01:13] @ShiftIR,8,0,ER2
[19:01:13] @Get Force Trigger bit
[19:01:13] #TM_CTL_0=3
[19:01:13] @Get Trig Detected Cnt
[19:01:13] #numDetectedTriggers = 0
[19:01:13] @Get Mem Block Full Cnt
[19:01:13] #memFullCnt = 0
[19:01:13] detected 0 triggers of core0
[19:01:13] captured 0 memory blocks of core0
[19:01:13] @UnlockCable
[19:01:14] Running all active cores....
[19:01:14] @LockCable
[19:01:14] Polling trigger memory of core0....
[19:01:14] @ShiftIR,8,0,ER1
[19:01:14] @ShiftDR,21,0,data (select core0)
[19:01:14] @ShiftIR,8,0,ER2
[19:01:14] @Get Force Trigger bit
[19:01:14] #TM_CTL_0=3
[19:01:14] @Get Trig Detected Cnt
[19:01:14] #numDetectedTriggers = 0
[19:01:14] @Get Mem Block Full Cnt
[19:01:14] #memFullCnt = 0
[19:01:14] detected 0 triggers of core0
[19:01:14] captured 0 memory blocks of core0
[19:01:14] @UnlockCable
[19:01:15] Running all active cores....
[19:01:15] @LockCable
[19:01:15] Polling trigger memory of core0....
[19:01:15] @ShiftIR,8,0,ER1
[19:01:15] @ShiftDR,21,0,data (select core0)
[19:01:15] @ShiftIR,8,0,ER2
[19:01:15] @Get Force Trigger bit
[19:01:15] #TM_CTL_0=3
[19:01:15] @Get Trig Detected Cnt
[19:01:15] #numDetectedTriggers = 0
[19:01:15] @Get Mem Block Full Cnt
[19:01:15] #memFullCnt = 0
[19:01:15] detected 0 triggers of core0
[19:01:15] captured 0 memory blocks of core0
[19:01:15] @UnlockCable
[19:01:16] Running all active cores....
[19:01:16] @LockCable
[19:01:16] Polling trigger memory of core0....
[19:01:16] @ShiftIR,8,0,ER1
[19:01:16] @ShiftDR,21,0,data (select core0)
[19:01:16] @ShiftIR,8,0,ER2
[19:01:16] @Get Force Trigger bit
[19:01:16] #TM_CTL_0=3
[19:01:16] @Get Trig Detected Cnt
[19:01:16] #numDetectedTriggers = 0
[19:01:16] @Get Mem Block Full Cnt
[19:01:16] #memFullCnt = 0
[19:01:16] detected 0 triggers of core0
[19:01:16] captured 0 memory blocks of core0
[19:01:16] @UnlockCable
[19:01:17] Running all active cores....
[19:01:17] @LockCable
[19:01:17] Polling trigger memory of core0....
[19:01:17] @ShiftIR,8,0,ER1
[19:01:17] @ShiftDR,21,0,data (select core0)
[19:01:17] @ShiftIR,8,0,ER2
[19:01:17] @Get Force Trigger bit
[19:01:17] #TM_CTL_0=3
[19:01:17] @Get Trig Detected Cnt
[19:01:17] #numDetectedTriggers = 0
[19:01:17] @Get Mem Block Full Cnt
[19:01:17] #memFullCnt = 0
[19:01:17] detected 0 triggers of core0
[19:01:17] captured 0 memory blocks of core0
[19:01:17] @UnlockCable
[19:01:18] Running all active cores....
[19:01:18] @LockCable
[19:01:18] Polling trigger memory of core0....
[19:01:18] @ShiftIR,8,0,ER1
[19:01:18] @ShiftDR,21,0,data (select core0)
[19:01:18] @ShiftIR,8,0,ER2
[19:01:18] @Get Force Trigger bit
[19:01:18] #TM_CTL_0=3
[19:01:18] @Get Trig Detected Cnt
[19:01:18] #numDetectedTriggers = 0
[19:01:18] @Get Mem Block Full Cnt
[19:01:18] #memFullCnt = 0
[19:01:18] detected 0 triggers of core0
[19:01:18] captured 0 memory blocks of core0
[19:01:18] @UnlockCable
[19:01:19] Running all active cores....
[19:01:19] @LockCable
[19:01:19] Polling trigger memory of core0....
[19:01:19] @ShiftIR,8,0,ER1
[19:01:19] @ShiftDR,21,0,data (select core0)
[19:01:19] @ShiftIR,8,0,ER2
[19:01:19] @Get Force Trigger bit
[19:01:19] #TM_CTL_0=3
[19:01:19] @Get Trig Detected Cnt
[19:01:19] #numDetectedTriggers = 0
[19:01:19] @Get Mem Block Full Cnt
[19:01:19] #memFullCnt = 0
[19:01:19] detected 0 triggers of core0
[19:01:19] captured 0 memory blocks of core0
[19:01:19] @UnlockCable
[19:01:20] Running all active cores....
[19:01:20] @LockCable
[19:01:20] Polling trigger memory of core0....
[19:01:20] @ShiftIR,8,0,ER1
[19:01:20] @ShiftDR,21,0,data (select core0)
[19:01:20] @ShiftIR,8,0,ER2
[19:01:20] @Get Force Trigger bit
[19:01:20] #TM_CTL_0=3
[19:01:20] @Get Trig Detected Cnt
[19:01:20] #numDetectedTriggers = 0
[19:01:20] @Get Mem Block Full Cnt
[19:01:20] #memFullCnt = 0
[19:01:20] detected 0 triggers of core0
[19:01:20] captured 0 memory blocks of core0
[19:01:20] @UnlockCable
[19:01:21] Running all active cores....
[19:01:21] @LockCable
[19:01:21] Polling trigger memory of core0....
[19:01:21] @ShiftIR,8,0,ER1
[19:01:21] @ShiftDR,21,0,data (select core0)
[19:01:21] @ShiftIR,8,0,ER2
[19:01:21] @Get Force Trigger bit
[19:01:21] #TM_CTL_0=3
[19:01:21] @Get Trig Detected Cnt
[19:01:21] #numDetectedTriggers = 0
[19:01:21] @Get Mem Block Full Cnt
[19:01:21] #memFullCnt = 0
[19:01:21] detected 0 triggers of core0
[19:01:21] captured 0 memory blocks of core0
[19:01:21] @UnlockCable
[19:01:22] Running all active cores....
[19:01:22] @LockCable
[19:01:22] Polling trigger memory of core0....
[19:01:22] @ShiftIR,8,0,ER1
[19:01:22] @ShiftDR,21,0,data (select core0)
[19:01:22] @ShiftIR,8,0,ER2
[19:01:22] @Get Force Trigger bit
[19:01:22] #TM_CTL_0=3
[19:01:22] @Get Trig Detected Cnt
[19:01:22] #numDetectedTriggers = 0
[19:01:22] @Get Mem Block Full Cnt
[19:01:22] #memFullCnt = 0
[19:01:22] detected 0 triggers of core0
[19:01:22] captured 0 memory blocks of core0
[19:01:22] @UnlockCable
[19:01:23] Running all active cores....
[19:01:23] @LockCable
[19:01:23] Polling trigger memory of core0....
[19:01:23] @ShiftIR,8,0,ER1
[19:01:23] @ShiftDR,21,0,data (select core0)
[19:01:23] @ShiftIR,8,0,ER2
[19:01:23] @Get Force Trigger bit
[19:01:23] #TM_CTL_0=3
[19:01:23] @Get Trig Detected Cnt
[19:01:23] #numDetectedTriggers = 0
[19:01:23] @Get Mem Block Full Cnt
[19:01:23] #memFullCnt = 0
[19:01:23] detected 0 triggers of core0
[19:01:23] captured 0 memory blocks of core0
[19:01:23] @UnlockCable
[19:01:24] Running all active cores....
[19:01:24] @LockCable
[19:01:24] Polling trigger memory of core0....
[19:01:24] @ShiftIR,8,0,ER1
[19:01:24] @ShiftDR,21,0,data (select core0)
[19:01:24] @ShiftIR,8,0,ER2
[19:01:24] @Get Force Trigger bit
[19:01:24] #TM_CTL_0=3
[19:01:24] @Get Trig Detected Cnt
[19:01:24] #numDetectedTriggers = 0
[19:01:24] @Get Mem Block Full Cnt
[19:01:24] #memFullCnt = 0
[19:01:24] detected 0 triggers of core0
[19:01:24] captured 0 memory blocks of core0
[19:01:24] @UnlockCable
[19:01:25] Running all active cores....
[19:01:25] @LockCable
[19:01:25] Polling trigger memory of core0....
[19:01:25] @ShiftIR,8,0,ER1
[19:01:25] @ShiftDR,21,0,data (select core0)
[19:01:25] @ShiftIR,8,0,ER2
[19:01:25] @Get Force Trigger bit
[19:01:25] #TM_CTL_0=3
[19:01:25] @Get Trig Detected Cnt
[19:01:25] #numDetectedTriggers = 0
[19:01:25] @Get Mem Block Full Cnt
[19:01:25] #memFullCnt = 0
[19:01:25] detected 0 triggers of core0
[19:01:25] captured 0 memory blocks of core0
[19:01:25] @UnlockCable
[19:01:26] Running all active cores....
[19:01:26] @LockCable
[19:01:27] Polling trigger memory of core0....
[19:01:27] @ShiftIR,8,0,ER1
[19:01:27] @ShiftDR,21,0,data (select core0)
[19:01:27] @ShiftIR,8,0,ER2
[19:01:27] @Get Force Trigger bit
[19:01:27] #TM_CTL_0=3
[19:01:27] @Get Trig Detected Cnt
[19:01:27] #numDetectedTriggers = 0
[19:01:27] @Get Mem Block Full Cnt
[19:01:27] #memFullCnt = 0
[19:01:27] detected 0 triggers of core0
[19:01:27] captured 0 memory blocks of core0
[19:01:27] @UnlockCable
[19:01:28] Running all active cores....
[19:01:28] @LockCable
[19:01:28] Polling trigger memory of core0....
[19:01:28] @ShiftIR,8,0,ER1
[19:01:28] @ShiftDR,21,0,data (select core0)
[19:01:28] @ShiftIR,8,0,ER2
[19:01:28] @Get Force Trigger bit
[19:01:28] #TM_CTL_0=3
[19:01:28] @Get Trig Detected Cnt
[19:01:28] #numDetectedTriggers = 0
[19:01:28] @Get Mem Block Full Cnt
[19:01:28] #memFullCnt = 0
[19:01:28] detected 0 triggers of core0
[19:01:28] captured 0 memory blocks of core0
[19:01:28] @UnlockCable
[19:01:29] Running all active cores....
[19:01:29] @LockCable
[19:01:29] Polling trigger memory of core0....
[19:01:29] @ShiftIR,8,0,ER1
[19:01:29] @ShiftDR,21,0,data (select core0)
[19:01:29] @ShiftIR,8,0,ER2
[19:01:29] @Get Force Trigger bit
[19:01:29] #TM_CTL_0=3
[19:01:29] @Get Trig Detected Cnt
[19:01:29] #numDetectedTriggers = 0
[19:01:29] @Get Mem Block Full Cnt
[19:01:29] #memFullCnt = 0
[19:01:29] detected 0 triggers of core0
[19:01:29] captured 0 memory blocks of core0
[19:01:29] @UnlockCable
[19:01:30] Running all active cores....
[19:01:30] @LockCable
[19:01:30] Polling trigger memory of core0....
[19:01:30] @ShiftIR,8,0,ER1
[19:01:30] @ShiftDR,21,0,data (select core0)
[19:01:30] @ShiftIR,8,0,ER2
[19:01:30] @Get Force Trigger bit
[19:01:30] #TM_CTL_0=3
[19:01:30] @Get Trig Detected Cnt
[19:01:30] #numDetectedTriggers = 0
[19:01:30] @Get Mem Block Full Cnt
[19:01:30] #memFullCnt = 0
[19:01:30] detected 0 triggers of core0
[19:01:30] captured 0 memory blocks of core0
[19:01:30] @UnlockCable
[19:01:31] Running all active cores....
[19:01:31] @LockCable
[19:01:31] Polling trigger memory of core0....
[19:01:31] @ShiftIR,8,0,ER1
[19:01:31] @ShiftDR,21,0,data (select core0)
[19:01:31] @ShiftIR,8,0,ER2
[19:01:31] @Get Force Trigger bit
[19:01:31] #TM_CTL_0=3
[19:01:31] @Get Trig Detected Cnt
[19:01:31] #numDetectedTriggers = 0
[19:01:31] @Get Mem Block Full Cnt
[19:01:31] #memFullCnt = 0
[19:01:31] detected 0 triggers of core0
[19:01:31] captured 0 memory blocks of core0
[19:01:31] @UnlockCable
[19:01:32] Running all active cores....
[19:01:32] @LockCable
[19:01:32] Polling trigger memory of core0....
[19:01:32] @ShiftIR,8,0,ER1
[19:01:32] @ShiftDR,21,0,data (select core0)
[19:01:32] @ShiftIR,8,0,ER2
[19:01:32] @Get Force Trigger bit
[19:01:32] #TM_CTL_0=3
[19:01:32] @Get Trig Detected Cnt
[19:01:32] #numDetectedTriggers = 0
[19:01:32] @Get Mem Block Full Cnt
[19:01:32] #memFullCnt = 0
[19:01:32] detected 0 triggers of core0
[19:01:32] captured 0 memory blocks of core0
[19:01:32] @UnlockCable
[19:01:33] Running all active cores....
[19:01:33] @LockCable
[19:01:33] Polling trigger memory of core0....
[19:01:33] @ShiftIR,8,0,ER1
[19:01:33] @ShiftDR,21,0,data (select core0)
[19:01:33] @ShiftIR,8,0,ER2
[19:01:33] @Get Force Trigger bit
[19:01:33] #TM_CTL_0=3
[19:01:33] @Get Trig Detected Cnt
[19:01:33] #numDetectedTriggers = 0
[19:01:33] @Get Mem Block Full Cnt
[19:01:33] #memFullCnt = 0
[19:01:33] detected 0 triggers of core0
[19:01:33] captured 0 memory blocks of core0
[19:01:33] @UnlockCable
[19:01:34] Running all active cores....
[19:01:34] @LockCable
[19:01:34] Polling trigger memory of core0....
[19:01:34] @ShiftIR,8,0,ER1
[19:01:34] @ShiftDR,21,0,data (select core0)
[19:01:34] @ShiftIR,8,0,ER2
[19:01:34] @Get Force Trigger bit
[19:01:34] #TM_CTL_0=3
[19:01:34] @Get Trig Detected Cnt
[19:01:34] #numDetectedTriggers = 0
[19:01:34] @Get Mem Block Full Cnt
[19:01:34] #memFullCnt = 0
[19:01:34] detected 0 triggers of core0
[19:01:34] captured 0 memory blocks of core0
[19:01:34] @UnlockCable
[19:01:35] Running all active cores....
[19:01:35] @LockCable
[19:01:35] Polling trigger memory of core0....
[19:01:35] @ShiftIR,8,0,ER1
[19:01:35] @ShiftDR,21,0,data (select core0)
[19:01:35] @ShiftIR,8,0,ER2
[19:01:35] @Get Force Trigger bit
[19:01:35] #TM_CTL_0=3
[19:01:35] @Get Trig Detected Cnt
[19:01:35] #numDetectedTriggers = 0
[19:01:35] @Get Mem Block Full Cnt
[19:01:35] #memFullCnt = 0
[19:01:35] detected 0 triggers of core0
[19:01:35] captured 0 memory blocks of core0
[19:01:35] @UnlockCable
[19:01:36] Running all active cores....
[19:01:36] @LockCable
[19:01:36] Polling trigger memory of core0....
[19:01:36] @ShiftIR,8,0,ER1
[19:01:36] @ShiftDR,21,0,data (select core0)
[19:01:36] @ShiftIR,8,0,ER2
[19:01:36] @Get Force Trigger bit
[19:01:36] #TM_CTL_0=3
[19:01:36] @Get Trig Detected Cnt
[19:01:36] #numDetectedTriggers = 0
[19:01:36] @Get Mem Block Full Cnt
[19:01:36] #memFullCnt = 0
[19:01:36] detected 0 triggers of core0
[19:01:36] captured 0 memory blocks of core0
[19:01:36] @UnlockCable
[19:01:37] Running all active cores....
[19:01:37] @LockCable
[19:01:37] Polling trigger memory of core0....
[19:01:37] @ShiftIR,8,0,ER1
[19:01:37] @ShiftDR,21,0,data (select core0)
[19:01:37] @ShiftIR,8,0,ER2
[19:01:37] @Get Force Trigger bit
[19:01:37] #TM_CTL_0=3
[19:01:37] @Get Trig Detected Cnt
[19:01:37] #numDetectedTriggers = 0
[19:01:37] @Get Mem Block Full Cnt
[19:01:37] #memFullCnt = 0
[19:01:37] detected 0 triggers of core0
[19:01:37] captured 0 memory blocks of core0
[19:01:37] @UnlockCable
[19:01:38] Running all active cores....
[19:01:38] @LockCable
[19:01:38] Polling trigger memory of core0....
[19:01:38] @ShiftIR,8,0,ER1
[19:01:38] @ShiftDR,21,0,data (select core0)
[19:01:38] @ShiftIR,8,0,ER2
[19:01:38] @Get Force Trigger bit
[19:01:38] #TM_CTL_0=3
[19:01:38] @Get Trig Detected Cnt
[19:01:38] #numDetectedTriggers = 0
[19:01:38] @Get Mem Block Full Cnt
[19:01:38] #memFullCnt = 0
[19:01:38] detected 0 triggers of core0
[19:01:38] captured 0 memory blocks of core0
[19:01:38] @UnlockCable
[19:01:39] Running all active cores....
[19:01:39] @LockCable
[19:01:39] Polling trigger memory of core0....
[19:01:39] @ShiftIR,8,0,ER1
[19:01:39] @ShiftDR,21,0,data (select core0)
[19:01:39] @ShiftIR,8,0,ER2
[19:01:39] @Get Force Trigger bit
[19:01:39] #TM_CTL_0=3
[19:01:39] @Get Trig Detected Cnt
[19:01:39] #numDetectedTriggers = 0
[19:01:39] @Get Mem Block Full Cnt
[19:01:39] #memFullCnt = 0
[19:01:39] detected 0 triggers of core0
[19:01:39] captured 0 memory blocks of core0
[19:01:39] @UnlockCable
[19:01:40] Running all active cores....
[19:01:40] @LockCable
[19:01:40] Polling trigger memory of core0....
[19:01:40] @ShiftIR,8,0,ER1
[19:01:40] @ShiftDR,21,0,data (select core0)
[19:01:40] @ShiftIR,8,0,ER2
[19:01:40] @Get Force Trigger bit
[19:01:40] #TM_CTL_0=3
[19:01:40] @Get Trig Detected Cnt
[19:01:40] #numDetectedTriggers = 0
[19:01:40] @Get Mem Block Full Cnt
[19:01:40] #memFullCnt = 0
[19:01:40] detected 0 triggers of core0
[19:01:40] captured 0 memory blocks of core0
[19:01:40] @UnlockCable
[19:01:41] Running all active cores....
[19:01:41] @LockCable
[19:01:41] Polling trigger memory of core0....
[19:01:41] @ShiftIR,8,0,ER1
[19:01:41] @ShiftDR,21,0,data (select core0)
[19:01:41] @ShiftIR,8,0,ER2
[19:01:41] @Get Force Trigger bit
[19:01:41] #TM_CTL_0=3
[19:01:41] @Get Trig Detected Cnt
[19:01:41] #numDetectedTriggers = 0
[19:01:41] @Get Mem Block Full Cnt
[19:01:41] #memFullCnt = 0
[19:01:41] detected 0 triggers of core0
[19:01:41] captured 0 memory blocks of core0
[19:01:41] @UnlockCable
[19:01:42] Running all active cores....
[19:01:42] @LockCable
[19:01:42] Polling trigger memory of core0....
[19:01:42] @ShiftIR,8,0,ER1
[19:01:42] @ShiftDR,21,0,data (select core0)
[19:01:42] @ShiftIR,8,0,ER2
[19:01:42] @Get Force Trigger bit
[19:01:42] #TM_CTL_0=3
[19:01:42] @Get Trig Detected Cnt
[19:01:42] #numDetectedTriggers = 0
[19:01:42] @Get Mem Block Full Cnt
[19:01:42] #memFullCnt = 0
[19:01:42] detected 0 triggers of core0
[19:01:42] captured 0 memory blocks of core0
[19:01:42] @UnlockCable
[19:01:43] Running all active cores....
[19:01:43] @LockCable
[19:01:43] Polling trigger memory of core0....
[19:01:43] @ShiftIR,8,0,ER1
[19:01:43] @ShiftDR,21,0,data (select core0)
[19:01:43] @ShiftIR,8,0,ER2
[19:01:43] @Get Force Trigger bit
[19:01:43] #TM_CTL_0=3
[19:01:43] @Get Trig Detected Cnt
[19:01:43] #numDetectedTriggers = 0
[19:01:43] @Get Mem Block Full Cnt
[19:01:43] #memFullCnt = 0
[19:01:43] detected 0 triggers of core0
[19:01:43] captured 0 memory blocks of core0
[19:01:43] @UnlockCable
[19:01:44] Running all active cores....
[19:01:44] @LockCable
[19:01:44] Polling trigger memory of core0....
[19:01:44] @ShiftIR,8,0,ER1
[19:01:44] @ShiftDR,21,0,data (select core0)
[19:01:44] @ShiftIR,8,0,ER2
[19:01:44] @Get Force Trigger bit
[19:01:44] #TM_CTL_0=3
[19:01:44] @Get Trig Detected Cnt
[19:01:44] #numDetectedTriggers = 0
[19:01:44] @Get Mem Block Full Cnt
[19:01:44] #memFullCnt = 0
[19:01:44] detected 0 triggers of core0
[19:01:44] captured 0 memory blocks of core0
[19:01:44] @UnlockCable
[19:01:45] Running all active cores....
[19:01:45] @LockCable
[19:01:45] Polling trigger memory of core0....
[19:01:45] @ShiftIR,8,0,ER1
[19:01:45] @ShiftDR,21,0,data (select core0)
[19:01:45] @ShiftIR,8,0,ER2
[19:01:45] @Get Force Trigger bit
[19:01:45] #TM_CTL_0=3
[19:01:45] @Get Trig Detected Cnt
[19:01:45] #numDetectedTriggers = 0
[19:01:45] @Get Mem Block Full Cnt
[19:01:45] #memFullCnt = 0
[19:01:45] detected 0 triggers of core0
[19:01:45] captured 0 memory blocks of core0
[19:01:45] @UnlockCable
[19:01:46] Running all active cores....
[19:01:46] @LockCable
[19:01:46] Polling trigger memory of core0....
[19:01:46] @ShiftIR,8,0,ER1
[19:01:46] @ShiftDR,21,0,data (select core0)
[19:01:46] @ShiftIR,8,0,ER2
[19:01:46] @Get Force Trigger bit
[19:01:46] #TM_CTL_0=3
[19:01:46] @Get Trig Detected Cnt
[19:01:46] #numDetectedTriggers = 0
[19:01:46] @Get Mem Block Full Cnt
[19:01:46] #memFullCnt = 0
[19:01:46] detected 0 triggers of core0
[19:01:46] captured 0 memory blocks of core0
[19:01:46] @UnlockCable
[19:01:47] Running all active cores....
[19:01:47] @LockCable
[19:01:47] Polling trigger memory of core0....
[19:01:47] @ShiftIR,8,0,ER1
[19:01:47] @ShiftDR,21,0,data (select core0)
[19:01:47] @ShiftIR,8,0,ER2
[19:01:47] @Get Force Trigger bit
[19:01:47] #TM_CTL_0=3
[19:01:47] @Get Trig Detected Cnt
[19:01:47] #numDetectedTriggers = 0
[19:01:47] @Get Mem Block Full Cnt
[19:01:47] #memFullCnt = 0
[19:01:47] detected 0 triggers of core0
[19:01:47] captured 0 memory blocks of core0
[19:01:47] @UnlockCable
[19:01:48] Running all active cores....
[19:01:48] @LockCable
[19:01:48] Polling trigger memory of core0....
[19:01:48] @ShiftIR,8,0,ER1
[19:01:48] @ShiftDR,21,0,data (select core0)
[19:01:48] @ShiftIR,8,0,ER2
[19:01:48] @Get Force Trigger bit
[19:01:48] #TM_CTL_0=3
[19:01:48] @Get Trig Detected Cnt
[19:01:48] #numDetectedTriggers = 0
[19:01:48] @Get Mem Block Full Cnt
[19:01:48] #memFullCnt = 0
[19:01:48] detected 0 triggers of core0
[19:01:48] captured 0 memory blocks of core0
[19:01:48] @UnlockCable
[19:01:49] Running all active cores....
[19:01:49] @LockCable
[19:01:49] Polling trigger memory of core0....
[19:01:49] @ShiftIR,8,0,ER1
[19:01:49] @ShiftDR,21,0,data (select core0)
[19:01:49] @ShiftIR,8,0,ER2
[19:01:49] @Get Force Trigger bit
[19:01:49] #TM_CTL_0=3
[19:01:49] @Get Trig Detected Cnt
[19:01:49] #numDetectedTriggers = 0
[19:01:49] @Get Mem Block Full Cnt
[19:01:49] #memFullCnt = 0
[19:01:49] detected 0 triggers of core0
[19:01:49] captured 0 memory blocks of core0
[19:01:49] @UnlockCable
[19:01:50] Running all active cores....
[19:01:50] @LockCable
[19:01:50] Polling trigger memory of core0....
[19:01:50] @ShiftIR,8,0,ER1
[19:01:50] @ShiftDR,21,0,data (select core0)
[19:01:50] @ShiftIR,8,0,ER2
[19:01:50] @Get Force Trigger bit
[19:01:50] #TM_CTL_0=3
[19:01:50] @Get Trig Detected Cnt
[19:01:50] #numDetectedTriggers = 0
[19:01:50] @Get Mem Block Full Cnt
[19:01:50] #memFullCnt = 0
[19:01:50] detected 0 triggers of core0
[19:01:50] captured 0 memory blocks of core0
[19:01:50] @UnlockCable
[19:01:51] Running all active cores....
[19:01:51] @LockCable
[19:01:51] Polling trigger memory of core0....
[19:01:51] @ShiftIR,8,0,ER1
[19:01:51] @ShiftDR,21,0,data (select core0)
[19:01:51] @ShiftIR,8,0,ER2
[19:01:51] @Get Force Trigger bit
[19:01:51] #TM_CTL_0=3
[19:01:51] @Get Trig Detected Cnt
[19:01:51] #numDetectedTriggers = 0
[19:01:51] @Get Mem Block Full Cnt
[19:01:51] #memFullCnt = 0
[19:01:51] detected 0 triggers of core0
[19:01:51] captured 0 memory blocks of core0
[19:01:51] @UnlockCable
[19:01:52] Running all active cores....
[19:01:52] @LockCable
[19:01:52] Polling trigger memory of core0....
[19:01:52] @ShiftIR,8,0,ER1
[19:01:52] @ShiftDR,21,0,data (select core0)
[19:01:52] @ShiftIR,8,0,ER2
[19:01:52] @Get Force Trigger bit
[19:01:52] #TM_CTL_0=3
[19:01:52] @Get Trig Detected Cnt
[19:01:52] #numDetectedTriggers = 0
[19:01:52] @Get Mem Block Full Cnt
[19:01:52] #memFullCnt = 0
[19:01:52] detected 0 triggers of core0
[19:01:52] captured 0 memory blocks of core0
[19:01:52] @UnlockCable
[19:01:53] Running all active cores....
[19:01:53] @LockCable
[19:01:53] Polling trigger memory of core0....
[19:01:53] @ShiftIR,8,0,ER1
[19:01:53] @ShiftDR,21,0,data (select core0)
[19:01:53] @ShiftIR,8,0,ER2
[19:01:53] @Get Force Trigger bit
[19:01:53] #TM_CTL_0=3
[19:01:53] @Get Trig Detected Cnt
[19:01:53] #numDetectedTriggers = 0
[19:01:53] @Get Mem Block Full Cnt
[19:01:53] #memFullCnt = 0
[19:01:53] detected 0 triggers of core0
[19:01:53] captured 0 memory blocks of core0
[19:01:53] @UnlockCable
[19:01:54] Running all active cores....
[19:01:54] @LockCable
[19:01:54] Polling trigger memory of core0....
[19:01:54] @ShiftIR,8,0,ER1
[19:01:54] @ShiftDR,21,0,data (select core0)
[19:01:54] @ShiftIR,8,0,ER2
[19:01:54] @Get Force Trigger bit
[19:01:54] #TM_CTL_0=3
[19:01:54] @Get Trig Detected Cnt
[19:01:54] #numDetectedTriggers = 0
[19:01:54] @Get Mem Block Full Cnt
[19:01:54] #memFullCnt = 0
[19:01:54] detected 0 triggers of core0
[19:01:54] captured 0 memory blocks of core0
[19:01:54] @UnlockCable
[19:01:55] Running all active cores....
[19:01:55] @LockCable
[19:01:55] Polling trigger memory of core0....
[19:01:55] @ShiftIR,8,0,ER1
[19:01:55] @ShiftDR,21,0,data (select core0)
[19:01:55] @ShiftIR,8,0,ER2
[19:01:55] @Get Force Trigger bit
[19:01:55] #TM_CTL_0=3
[19:01:55] @Get Trig Detected Cnt
[19:01:55] #numDetectedTriggers = 0
[19:01:55] @Get Mem Block Full Cnt
[19:01:55] #memFullCnt = 0
[19:01:55] detected 0 triggers of core0
[19:01:55] captured 0 memory blocks of core0
[19:01:55] @UnlockCable
[19:01:56] Running all active cores....
[19:01:56] @LockCable
[19:01:56] Polling trigger memory of core0....
[19:01:56] @ShiftIR,8,0,ER1
[19:01:56] @ShiftDR,21,0,data (select core0)
[19:01:56] @ShiftIR,8,0,ER2
[19:01:56] @Get Force Trigger bit
[19:01:56] #TM_CTL_0=3
[19:01:56] @Get Trig Detected Cnt
[19:01:56] #numDetectedTriggers = 0
[19:01:56] @Get Mem Block Full Cnt
[19:01:56] #memFullCnt = 0
[19:01:56] detected 0 triggers of core0
[19:01:56] captured 0 memory blocks of core0
[19:01:56] @UnlockCable
[19:01:57] Running all active cores....
[19:01:57] @LockCable
[19:01:57] Polling trigger memory of core0....
[19:01:57] @ShiftIR,8,0,ER1
[19:01:57] @ShiftDR,21,0,data (select core0)
[19:01:57] @ShiftIR,8,0,ER2
[19:01:57] @Get Force Trigger bit
[19:01:57] #TM_CTL_0=3
[19:01:57] @Get Trig Detected Cnt
[19:01:57] #numDetectedTriggers = 0
[19:01:57] @Get Mem Block Full Cnt
[19:01:57] #memFullCnt = 0
[19:01:57] detected 0 triggers of core0
[19:01:57] captured 0 memory blocks of core0
[19:01:57] @UnlockCable
[19:01:58] Running all active cores....
[19:01:58] @LockCable
[19:01:58] Polling trigger memory of core0....
[19:01:58] @ShiftIR,8,0,ER1
[19:01:58] @ShiftDR,21,0,data (select core0)
[19:01:58] @ShiftIR,8,0,ER2
[19:01:58] @Get Force Trigger bit
[19:01:58] #TM_CTL_0=3
[19:01:58] @Get Trig Detected Cnt
[19:01:58] #numDetectedTriggers = 0
[19:01:58] @Get Mem Block Full Cnt
[19:01:58] #memFullCnt = 0
[19:01:58] detected 0 triggers of core0
[19:01:58] captured 0 memory blocks of core0
[19:01:58] @UnlockCable
[19:01:59] Running all active cores....
[19:01:59] @LockCable
[19:01:59] Polling trigger memory of core0....
[19:01:59] @ShiftIR,8,0,ER1
[19:01:59] @ShiftDR,21,0,data (select core0)
[19:01:59] @ShiftIR,8,0,ER2
[19:01:59] @Get Force Trigger bit
[19:01:59] #TM_CTL_0=3
[19:01:59] @Get Trig Detected Cnt
[19:01:59] #numDetectedTriggers = 0
[19:01:59] @Get Mem Block Full Cnt
[19:01:59] #memFullCnt = 0
[19:01:59] detected 0 triggers of core0
[19:01:59] captured 0 memory blocks of core0
[19:01:59] @UnlockCable
[19:02:00] Running all active cores....
[19:02:00] @LockCable
[19:02:00] Polling trigger memory of core0....
[19:02:00] @ShiftIR,8,0,ER1
[19:02:00] @ShiftDR,21,0,data (select core0)
[19:02:00] @ShiftIR,8,0,ER2
[19:02:00] @Get Force Trigger bit
[19:02:00] #TM_CTL_0=3
[19:02:00] @Get Trig Detected Cnt
[19:02:00] #numDetectedTriggers = 0
[19:02:00] @Get Mem Block Full Cnt
[19:02:00] #memFullCnt = 0
[19:02:00] detected 0 triggers of core0
[19:02:00] captured 0 memory blocks of core0
[19:02:00] @UnlockCable
[19:02:01] Running all active cores....
[19:02:01] @LockCable
[19:02:01] Polling trigger memory of core0....
[19:02:01] @ShiftIR,8,0,ER1
[19:02:01] @ShiftDR,21,0,data (select core0)
[19:02:01] @ShiftIR,8,0,ER2
[19:02:01] @Get Force Trigger bit
[19:02:01] #TM_CTL_0=3
[19:02:01] @Get Trig Detected Cnt
[19:02:01] #numDetectedTriggers = 0
[19:02:01] @Get Mem Block Full Cnt
[19:02:01] #memFullCnt = 0
[19:02:01] detected 0 triggers of core0
[19:02:01] captured 0 memory blocks of core0
[19:02:01] @UnlockCable
[19:02:02] Running all active cores....
[19:02:02] @LockCable
[19:02:02] Polling trigger memory of core0....
[19:02:02] @ShiftIR,8,0,ER1
[19:02:02] @ShiftDR,21,0,data (select core0)
[19:02:02] @ShiftIR,8,0,ER2
[19:02:02] @Get Force Trigger bit
[19:02:02] #TM_CTL_0=3
[19:02:02] @Get Trig Detected Cnt
[19:02:02] #numDetectedTriggers = 0
[19:02:02] @Get Mem Block Full Cnt
[19:02:02] #memFullCnt = 0
[19:02:02] detected 0 triggers of core0
[19:02:02] captured 0 memory blocks of core0
[19:02:02] @UnlockCable
[19:02:03] Running all active cores....
[19:02:03] @LockCable
[19:02:03] Polling trigger memory of core0....
[19:02:03] @ShiftIR,8,0,ER1
[19:02:03] @ShiftDR,21,0,data (select core0)
[19:02:03] @ShiftIR,8,0,ER2
[19:02:03] @Get Force Trigger bit
[19:02:03] #TM_CTL_0=3
[19:02:03] @Get Trig Detected Cnt
[19:02:03] #numDetectedTriggers = 0
[19:02:03] @Get Mem Block Full Cnt
[19:02:03] #memFullCnt = 0
[19:02:03] detected 0 triggers of core0
[19:02:03] captured 0 memory blocks of core0
[19:02:03] @UnlockCable
[19:02:04] Running all active cores....
[19:02:04] @LockCable
[19:02:04] Polling trigger memory of core0....
[19:02:04] @ShiftIR,8,0,ER1
[19:02:04] @ShiftDR,21,0,data (select core0)
[19:02:04] @ShiftIR,8,0,ER2
[19:02:04] @Get Force Trigger bit
[19:02:04] #TM_CTL_0=3
[19:02:04] @Get Trig Detected Cnt
[19:02:04] #numDetectedTriggers = 0
[19:02:04] @Get Mem Block Full Cnt
[19:02:04] #memFullCnt = 0
[19:02:04] detected 0 triggers of core0
[19:02:04] captured 0 memory blocks of core0
[19:02:04] @UnlockCable
[19:02:06] Running all active cores....
[19:02:06] @LockCable
[19:02:06] Polling trigger memory of core0....
[19:02:06] @ShiftIR,8,0,ER1
[19:02:06] @ShiftDR,21,0,data (select core0)
[19:02:06] @ShiftIR,8,0,ER2
[19:02:06] @Get Force Trigger bit
[19:02:06] #TM_CTL_0=3
[19:02:06] @Get Trig Detected Cnt
[19:02:06] #numDetectedTriggers = 0
[19:02:06] @Get Mem Block Full Cnt
[19:02:06] #memFullCnt = 0
[19:02:06] detected 0 triggers of core0
[19:02:06] captured 0 memory blocks of core0
[19:02:06] @UnlockCable
[19:02:07] Running all active cores....
[19:02:07] @LockCable
[19:02:07] Polling trigger memory of core0....
[19:02:07] @ShiftIR,8,0,ER1
[19:02:07] @ShiftDR,21,0,data (select core0)
[19:02:07] @ShiftIR,8,0,ER2
[19:02:07] @Get Force Trigger bit
[19:02:07] #TM_CTL_0=3
[19:02:07] @Get Trig Detected Cnt
[19:02:07] #numDetectedTriggers = 0
[19:02:07] @Get Mem Block Full Cnt
[19:02:07] #memFullCnt = 0
[19:02:07] detected 0 triggers of core0
[19:02:07] captured 0 memory blocks of core0
[19:02:07] @UnlockCable
[19:02:08] Running all active cores....
[19:02:08] @LockCable
[19:02:08] Polling trigger memory of core0....
[19:02:08] @ShiftIR,8,0,ER1
[19:02:08] @ShiftDR,21,0,data (select core0)
[19:02:08] @ShiftIR,8,0,ER2
[19:02:08] @Get Force Trigger bit
[19:02:08] #TM_CTL_0=3
[19:02:08] @Get Trig Detected Cnt
[19:02:08] #numDetectedTriggers = 0
[19:02:08] @Get Mem Block Full Cnt
[19:02:08] #memFullCnt = 0
[19:02:08] detected 0 triggers of core0
[19:02:08] captured 0 memory blocks of core0
[19:02:08] @UnlockCable
[19:02:09] Running all active cores....
[19:02:09] @LockCable
[19:02:09] Polling trigger memory of core0....
[19:02:09] @ShiftIR,8,0,ER1
[19:02:09] @ShiftDR,21,0,data (select core0)
[19:02:09] @ShiftIR,8,0,ER2
[19:02:09] @Get Force Trigger bit
[19:02:09] #TM_CTL_0=3
[19:02:09] @Get Trig Detected Cnt
[19:02:09] #numDetectedTriggers = 0
[19:02:09] @Get Mem Block Full Cnt
[19:02:09] #memFullCnt = 0
[19:02:09] detected 0 triggers of core0
[19:02:09] captured 0 memory blocks of core0
[19:02:09] @UnlockCable
[19:02:10] Running all active cores....
[19:02:10] @LockCable
[19:02:10] Polling trigger memory of core0....
[19:02:10] @ShiftIR,8,0,ER1
[19:02:10] @ShiftDR,21,0,data (select core0)
[19:02:10] @ShiftIR,8,0,ER2
[19:02:10] @Get Force Trigger bit
[19:02:10] #TM_CTL_0=3
[19:02:10] @Get Trig Detected Cnt
[19:02:10] #numDetectedTriggers = 0
[19:02:10] @Get Mem Block Full Cnt
[19:02:10] #memFullCnt = 0
[19:02:10] detected 0 triggers of core0
[19:02:10] captured 0 memory blocks of core0
[19:02:10] @UnlockCable
[19:02:11] Running all active cores....
[19:02:11] @LockCable
[19:02:11] Polling trigger memory of core0....
[19:02:11] @ShiftIR,8,0,ER1
[19:02:11] @ShiftDR,21,0,data (select core0)
[19:02:11] @ShiftIR,8,0,ER2
[19:02:11] @Get Force Trigger bit
[19:02:11] #TM_CTL_0=3
[19:02:11] @Get Trig Detected Cnt
[19:02:11] #numDetectedTriggers = 0
[19:02:11] @Get Mem Block Full Cnt
[19:02:11] #memFullCnt = 0
[19:02:11] detected 0 triggers of core0
[19:02:11] captured 0 memory blocks of core0
[19:02:11] @UnlockCable
[19:02:12] Running all active cores....
[19:02:12] @LockCable
[19:02:12] Polling trigger memory of core0....
[19:02:12] @ShiftIR,8,0,ER1
[19:02:12] @ShiftDR,21,0,data (select core0)
[19:02:12] @ShiftIR,8,0,ER2
[19:02:12] @Get Force Trigger bit
[19:02:12] #TM_CTL_0=3
[19:02:12] @Get Trig Detected Cnt
[19:02:12] #numDetectedTriggers = 0
[19:02:12] @Get Mem Block Full Cnt
[19:02:12] #memFullCnt = 0
[19:02:12] detected 0 triggers of core0
[19:02:12] captured 0 memory blocks of core0
[19:02:12] @UnlockCable
[19:02:13] Running all active cores....
[19:02:13] @LockCable
[19:02:13] Polling trigger memory of core0....
[19:02:13] @ShiftIR,8,0,ER1
[19:02:13] @ShiftDR,21,0,data (select core0)
[19:02:13] @ShiftIR,8,0,ER2
[19:02:13] @Get Force Trigger bit
[19:02:13] #TM_CTL_0=3
[19:02:13] @Get Trig Detected Cnt
[19:02:13] #numDetectedTriggers = 0
[19:02:13] @Get Mem Block Full Cnt
[19:02:13] #memFullCnt = 0
[19:02:13] detected 0 triggers of core0
[19:02:13] captured 0 memory blocks of core0
[19:02:13] @UnlockCable
[19:02:14] Running all active cores....
[19:02:14] @LockCable
[19:02:14] Polling trigger memory of core0....
[19:02:14] @ShiftIR,8,0,ER1
[19:02:14] @ShiftDR,21,0,data (select core0)
[19:02:14] @ShiftIR,8,0,ER2
[19:02:14] @Get Force Trigger bit
[19:02:14] #TM_CTL_0=3
[19:02:14] @Get Trig Detected Cnt
[19:02:14] #numDetectedTriggers = 0
[19:02:14] @Get Mem Block Full Cnt
[19:02:14] #memFullCnt = 0
[19:02:14] detected 0 triggers of core0
[19:02:14] captured 0 memory blocks of core0
[19:02:14] @UnlockCable
[19:02:15] Running all active cores....
[19:02:15] @LockCable
[19:02:15] Polling trigger memory of core0....
[19:02:15] @ShiftIR,8,0,ER1
[19:02:15] @ShiftDR,21,0,data (select core0)
[19:02:15] @ShiftIR,8,0,ER2
[19:02:15] @Get Force Trigger bit
[19:02:15] #TM_CTL_0=3
[19:02:15] @Get Trig Detected Cnt
[19:02:15] #numDetectedTriggers = 0
[19:02:15] @Get Mem Block Full Cnt
[19:02:15] #memFullCnt = 0
[19:02:15] detected 0 triggers of core0
[19:02:15] captured 0 memory blocks of core0
[19:02:15] @UnlockCable
[19:02:16] Running all active cores....
[19:02:16] @LockCable
[19:02:16] Polling trigger memory of core0....
[19:02:16] @ShiftIR,8,0,ER1
[19:02:16] @ShiftDR,21,0,data (select core0)
[19:02:16] @ShiftIR,8,0,ER2
[19:02:16] @Get Force Trigger bit
[19:02:16] #TM_CTL_0=3
[19:02:16] @Get Trig Detected Cnt
[19:02:16] #numDetectedTriggers = 0
[19:02:16] @Get Mem Block Full Cnt
[19:02:16] #memFullCnt = 0
[19:02:16] detected 0 triggers of core0
[19:02:16] captured 0 memory blocks of core0
[19:02:16] @UnlockCable
[19:02:17] Running all active cores....
[19:02:17] @LockCable
[19:02:17] Polling trigger memory of core0....
[19:02:17] @ShiftIR,8,0,ER1
[19:02:17] @ShiftDR,21,0,data (select core0)
[19:02:17] @ShiftIR,8,0,ER2
[19:02:17] @Get Force Trigger bit
[19:02:17] #TM_CTL_0=3
[19:02:17] @Get Trig Detected Cnt
[19:02:17] #numDetectedTriggers = 0
[19:02:17] @Get Mem Block Full Cnt
[19:02:17] #memFullCnt = 0
[19:02:17] detected 0 triggers of core0
[19:02:17] captured 0 memory blocks of core0
[19:02:17] @UnlockCable
[19:02:18] Running all active cores....
[19:02:18] @LockCable
[19:02:18] Polling trigger memory of core0....
[19:02:18] @ShiftIR,8,0,ER1
[19:02:18] @ShiftDR,21,0,data (select core0)
[19:02:18] @ShiftIR,8,0,ER2
[19:02:18] @Get Force Trigger bit
[19:02:18] #TM_CTL_0=3
[19:02:18] @Get Trig Detected Cnt
[19:02:18] #numDetectedTriggers = 0
[19:02:18] @Get Mem Block Full Cnt
[19:02:18] #memFullCnt = 0
[19:02:18] detected 0 triggers of core0
[19:02:18] captured 0 memory blocks of core0
[19:02:18] @UnlockCable
[19:02:19] Running all active cores....
[19:02:19] @LockCable
[19:02:19] Polling trigger memory of core0....
[19:02:19] @ShiftIR,8,0,ER1
[19:02:19] @ShiftDR,21,0,data (select core0)
[19:02:19] @ShiftIR,8,0,ER2
[19:02:19] @Get Force Trigger bit
[19:02:19] #TM_CTL_0=3
[19:02:19] @Get Trig Detected Cnt
[19:02:19] #numDetectedTriggers = 0
[19:02:19] @Get Mem Block Full Cnt
[19:02:19] #memFullCnt = 0
[19:02:19] detected 0 triggers of core0
[19:02:19] captured 0 memory blocks of core0
[19:02:19] @UnlockCable
[19:02:20] Running all active cores....
[19:02:20] @LockCable
[19:02:20] Polling trigger memory of core0....
[19:02:20] @ShiftIR,8,0,ER1
[19:02:20] @ShiftDR,21,0,data (select core0)
[19:02:20] @ShiftIR,8,0,ER2
[19:02:20] @Get Force Trigger bit
[19:02:20] #TM_CTL_0=3
[19:02:20] @Get Trig Detected Cnt
[19:02:20] #numDetectedTriggers = 0
[19:02:20] @Get Mem Block Full Cnt
[19:02:20] #memFullCnt = 0
[19:02:20] detected 0 triggers of core0
[19:02:20] captured 0 memory blocks of core0
[19:02:20] @UnlockCable
[19:02:21] Running all active cores....
[19:02:21] @LockCable
[19:02:21] Polling trigger memory of core0....
[19:02:21] @ShiftIR,8,0,ER1
[19:02:21] @ShiftDR,21,0,data (select core0)
[19:02:21] @ShiftIR,8,0,ER2
[19:02:21] @Get Force Trigger bit
[19:02:21] #TM_CTL_0=3
[19:02:21] @Get Trig Detected Cnt
[19:02:21] #numDetectedTriggers = 0
[19:02:21] @Get Mem Block Full Cnt
[19:02:21] #memFullCnt = 0
[19:02:21] detected 0 triggers of core0
[19:02:21] captured 0 memory blocks of core0
[19:02:21] @UnlockCable
[19:02:22] Running all active cores....
[19:02:22] @LockCable
[19:02:22] Polling trigger memory of core0....
[19:02:22] @ShiftIR,8,0,ER1
[19:02:22] @ShiftDR,21,0,data (select core0)
[19:02:22] @ShiftIR,8,0,ER2
[19:02:22] @Get Force Trigger bit
[19:02:22] #TM_CTL_0=3
[19:02:22] @Get Trig Detected Cnt
[19:02:22] #numDetectedTriggers = 0
[19:02:22] @Get Mem Block Full Cnt
[19:02:22] #memFullCnt = 0
[19:02:22] detected 0 triggers of core0
[19:02:22] captured 0 memory blocks of core0
[19:02:22] @UnlockCable
[19:02:23] Running all active cores....
[19:02:23] @LockCable
[19:02:23] Polling trigger memory of core0....
[19:02:23] @ShiftIR,8,0,ER1
[19:02:23] @ShiftDR,21,0,data (select core0)
[19:02:23] @ShiftIR,8,0,ER2
[19:02:23] @Get Force Trigger bit
[19:02:23] #TM_CTL_0=3
[19:02:23] @Get Trig Detected Cnt
[19:02:23] #numDetectedTriggers = 0
[19:02:23] @Get Mem Block Full Cnt
[19:02:23] #memFullCnt = 0
[19:02:23] detected 0 triggers of core0
[19:02:23] captured 0 memory blocks of core0
[19:02:23] @UnlockCable
[19:02:24] Running all active cores....
[19:02:24] @LockCable
[19:02:24] Polling trigger memory of core0....
[19:02:24] @ShiftIR,8,0,ER1
[19:02:24] @ShiftDR,21,0,data (select core0)
[19:02:24] @ShiftIR,8,0,ER2
[19:02:24] @Get Force Trigger bit
[19:02:24] #TM_CTL_0=3
[19:02:24] @Get Trig Detected Cnt
[19:02:24] #numDetectedTriggers = 0
[19:02:24] @Get Mem Block Full Cnt
[19:02:24] #memFullCnt = 0
[19:02:24] detected 0 triggers of core0
[19:02:24] captured 0 memory blocks of core0
[19:02:24] @UnlockCable
[19:02:25] Running all active cores....
[19:02:25] @LockCable
[19:02:25] Polling trigger memory of core0....
[19:02:25] @ShiftIR,8,0,ER1
[19:02:25] @ShiftDR,21,0,data (select core0)
[19:02:25] @ShiftIR,8,0,ER2
[19:02:25] @Get Force Trigger bit
[19:02:25] #TM_CTL_0=3
[19:02:25] @Get Trig Detected Cnt
[19:02:25] #numDetectedTriggers = 0
[19:02:25] @Get Mem Block Full Cnt
[19:02:25] #memFullCnt = 0
[19:02:25] detected 0 triggers of core0
[19:02:25] captured 0 memory blocks of core0
[19:02:25] @UnlockCable
[19:02:26] Running all active cores....
[19:02:26] @LockCable
[19:02:26] Polling trigger memory of core0....
[19:02:26] @ShiftIR,8,0,ER1
[19:02:26] @ShiftDR,21,0,data (select core0)
[19:02:26] @ShiftIR,8,0,ER2
[19:02:26] @Get Force Trigger bit
[19:02:26] #TM_CTL_0=3
[19:02:26] @Get Trig Detected Cnt
[19:02:26] #numDetectedTriggers = 0
[19:02:26] @Get Mem Block Full Cnt
[19:02:26] #memFullCnt = 0
[19:02:26] detected 0 triggers of core0
[19:02:26] captured 0 memory blocks of core0
[19:02:26] @UnlockCable
[19:02:27] Running all active cores....
[19:02:27] @LockCable
[19:02:27] Polling trigger memory of core0....
[19:02:27] @ShiftIR,8,0,ER1
[19:02:27] @ShiftDR,21,0,data (select core0)
[19:02:27] @ShiftIR,8,0,ER2
[19:02:27] @Get Force Trigger bit
[19:02:27] #TM_CTL_0=3
[19:02:27] @Get Trig Detected Cnt
[19:02:27] #numDetectedTriggers = 0
[19:02:27] @Get Mem Block Full Cnt
[19:02:27] #memFullCnt = 0
[19:02:27] detected 0 triggers of core0
[19:02:27] captured 0 memory blocks of core0
[19:02:27] @UnlockCable
[19:02:28] Running all active cores....
[19:02:28] @LockCable
[19:02:28] Polling trigger memory of core0....
[19:02:28] @ShiftIR,8,0,ER1
[19:02:28] @ShiftDR,21,0,data (select core0)
[19:02:28] @ShiftIR,8,0,ER2
[19:02:28] @Get Force Trigger bit
[19:02:28] #TM_CTL_0=3
[19:02:28] @Get Trig Detected Cnt
[19:02:28] #numDetectedTriggers = 0
[19:02:28] @Get Mem Block Full Cnt
[19:02:28] #memFullCnt = 0
[19:02:28] detected 0 triggers of core0
[19:02:28] captured 0 memory blocks of core0
[19:02:28] @UnlockCable
[19:02:29] Running all active cores....
[19:02:29] @LockCable
[19:02:29] Polling trigger memory of core0....
[19:02:29] @ShiftIR,8,0,ER1
[19:02:29] @ShiftDR,21,0,data (select core0)
[19:02:29] @ShiftIR,8,0,ER2
[19:02:29] @Get Force Trigger bit
[19:02:29] #TM_CTL_0=3
[19:02:29] @Get Trig Detected Cnt
[19:02:29] #numDetectedTriggers = 0
[19:02:29] @Get Mem Block Full Cnt
[19:02:29] #memFullCnt = 0
[19:02:29] detected 0 triggers of core0
[19:02:29] captured 0 memory blocks of core0
[19:02:29] @UnlockCable
[19:02:30] Running all active cores....
[19:02:30] @LockCable
[19:02:30] Polling trigger memory of core0....
[19:02:30] @ShiftIR,8,0,ER1
[19:02:30] @ShiftDR,21,0,data (select core0)
[19:02:30] @ShiftIR,8,0,ER2
[19:02:30] @Get Force Trigger bit
[19:02:30] #TM_CTL_0=3
[19:02:30] @Get Trig Detected Cnt
[19:02:30] #numDetectedTriggers = 0
[19:02:30] @Get Mem Block Full Cnt
[19:02:30] #memFullCnt = 0
[19:02:30] detected 0 triggers of core0
[19:02:30] captured 0 memory blocks of core0
[19:02:30] @UnlockCable
[19:02:31] Running all active cores....
[19:02:31] @LockCable
[19:02:31] Polling trigger memory of core0....
[19:02:31] @ShiftIR,8,0,ER1
[19:02:31] @ShiftDR,21,0,data (select core0)
[19:02:31] @ShiftIR,8,0,ER2
[19:02:31] @Get Force Trigger bit
[19:02:31] #TM_CTL_0=3
[19:02:31] @Get Trig Detected Cnt
[19:02:31] #numDetectedTriggers = 0
[19:02:31] @Get Mem Block Full Cnt
[19:02:31] #memFullCnt = 0
[19:02:31] detected 0 triggers of core0
[19:02:31] captured 0 memory blocks of core0
[19:02:31] @UnlockCable
[19:02:32] Running all active cores....
[19:02:32] @LockCable
[19:02:32] Polling trigger memory of core0....
[19:02:32] @ShiftIR,8,0,ER1
[19:02:32] @ShiftDR,21,0,data (select core0)
[19:02:32] @ShiftIR,8,0,ER2
[19:02:32] @Get Force Trigger bit
[19:02:32] #TM_CTL_0=3
[19:02:32] @Get Trig Detected Cnt
[19:02:32] #numDetectedTriggers = 0
[19:02:32] @Get Mem Block Full Cnt
[19:02:32] #memFullCnt = 0
[19:02:32] detected 0 triggers of core0
[19:02:32] captured 0 memory blocks of core0
[19:02:32] @UnlockCable
[19:02:33] Running all active cores....
[19:02:33] @LockCable
[19:02:33] Polling trigger memory of core0....
[19:02:33] @ShiftIR,8,0,ER1
[19:02:33] @ShiftDR,21,0,data (select core0)
[19:02:33] @ShiftIR,8,0,ER2
[19:02:33] @Get Force Trigger bit
[19:02:33] #TM_CTL_0=3
[19:02:33] @Get Trig Detected Cnt
[19:02:33] #numDetectedTriggers = 0
[19:02:33] @Get Mem Block Full Cnt
[19:02:33] #memFullCnt = 0
[19:02:33] detected 0 triggers of core0
[19:02:33] captured 0 memory blocks of core0
[19:02:33] @UnlockCable
[19:02:34] Running all active cores....
[19:02:34] @LockCable
[19:02:34] Polling trigger memory of core0....
[19:02:34] @ShiftIR,8,0,ER1
[19:02:34] @ShiftDR,21,0,data (select core0)
[19:02:34] @ShiftIR,8,0,ER2
[19:02:34] @Get Force Trigger bit
[19:02:34] #TM_CTL_0=3
[19:02:34] @Get Trig Detected Cnt
[19:02:34] #numDetectedTriggers = 0
[19:02:34] @Get Mem Block Full Cnt
[19:02:34] #memFullCnt = 0
[19:02:34] detected 0 triggers of core0
[19:02:34] captured 0 memory blocks of core0
[19:02:34] @UnlockCable
[19:02:35] Running all active cores....
[19:02:35] @LockCable
[19:02:35] Polling trigger memory of core0....
[19:02:35] @ShiftIR,8,0,ER1
[19:02:35] @ShiftDR,21,0,data (select core0)
[19:02:35] @ShiftIR,8,0,ER2
[19:02:35] @Get Force Trigger bit
[19:02:35] #TM_CTL_0=3
[19:02:35] @Get Trig Detected Cnt
[19:02:35] #numDetectedTriggers = 0
[19:02:35] @Get Mem Block Full Cnt
[19:02:35] #memFullCnt = 0
[19:02:35] detected 0 triggers of core0
[19:02:35] captured 0 memory blocks of core0
[19:02:35] @UnlockCable
[19:02:36] Running all active cores....
[19:02:36] @LockCable
[19:02:36] Polling trigger memory of core0....
[19:02:36] @ShiftIR,8,0,ER1
[19:02:36] @ShiftDR,21,0,data (select core0)
[19:02:36] @ShiftIR,8,0,ER2
[19:02:36] @Get Force Trigger bit
[19:02:36] #TM_CTL_0=3
[19:02:36] @Get Trig Detected Cnt
[19:02:36] #numDetectedTriggers = 0
[19:02:36] @Get Mem Block Full Cnt
[19:02:36] #memFullCnt = 0
[19:02:36] detected 0 triggers of core0
[19:02:36] captured 0 memory blocks of core0
[19:02:36] @UnlockCable
[19:02:37] Running all active cores....
[19:02:37] @LockCable
[19:02:37] Polling trigger memory of core0....
[19:02:37] @ShiftIR,8,0,ER1
[19:02:37] @ShiftDR,21,0,data (select core0)
[19:02:37] @ShiftIR,8,0,ER2
[19:02:37] @Get Force Trigger bit
[19:02:37] #TM_CTL_0=3
[19:02:37] @Get Trig Detected Cnt
[19:02:37] #numDetectedTriggers = 0
[19:02:37] @Get Mem Block Full Cnt
[19:02:37] #memFullCnt = 0
[19:02:37] detected 0 triggers of core0
[19:02:37] captured 0 memory blocks of core0
[19:02:37] @UnlockCable
[19:02:38] Running all active cores....
[19:02:38] @LockCable
[19:02:38] Polling trigger memory of core0....
[19:02:38] @ShiftIR,8,0,ER1
[19:02:38] @ShiftDR,21,0,data (select core0)
[19:02:38] @ShiftIR,8,0,ER2
[19:02:38] @Get Force Trigger bit
[19:02:38] #TM_CTL_0=3
[19:02:38] @Get Trig Detected Cnt
[19:02:38] #numDetectedTriggers = 0
[19:02:38] @Get Mem Block Full Cnt
[19:02:38] #memFullCnt = 0
[19:02:38] detected 0 triggers of core0
[19:02:38] captured 0 memory blocks of core0
[19:02:38] @UnlockCable
[19:02:39] Running all active cores....
[19:02:39] @LockCable
[19:02:39] Polling trigger memory of core0....
[19:02:39] @ShiftIR,8,0,ER1
[19:02:39] @ShiftDR,21,0,data (select core0)
[19:02:39] @ShiftIR,8,0,ER2
[19:02:39] @Get Force Trigger bit
[19:02:39] #TM_CTL_0=3
[19:02:39] @Get Trig Detected Cnt
[19:02:39] #numDetectedTriggers = 0
[19:02:39] @Get Mem Block Full Cnt
[19:02:39] #memFullCnt = 0
[19:02:39] detected 0 triggers of core0
[19:02:39] captured 0 memory blocks of core0
[19:02:39] @UnlockCable
[19:02:40] Running all active cores....
[19:02:40] @LockCable
[19:02:40] Polling trigger memory of core0....
[19:02:40] @ShiftIR,8,0,ER1
[19:02:40] @ShiftDR,21,0,data (select core0)
[19:02:40] @ShiftIR,8,0,ER2
[19:02:40] @Get Force Trigger bit
[19:02:40] #TM_CTL_0=3
[19:02:40] @Get Trig Detected Cnt
[19:02:40] #numDetectedTriggers = 0
[19:02:40] @Get Mem Block Full Cnt
[19:02:40] #memFullCnt = 0
[19:02:40] detected 0 triggers of core0
[19:02:40] captured 0 memory blocks of core0
[19:02:40] @UnlockCable
[19:02:41] Running all active cores....
[19:02:41] @LockCable
[19:02:41] Polling trigger memory of core0....
[19:02:41] @ShiftIR,8,0,ER1
[19:02:41] @ShiftDR,21,0,data (select core0)
[19:02:41] @ShiftIR,8,0,ER2
[19:02:41] @Get Force Trigger bit
[19:02:41] #TM_CTL_0=3
[19:02:41] @Get Trig Detected Cnt
[19:02:41] #numDetectedTriggers = 0
[19:02:41] @Get Mem Block Full Cnt
[19:02:41] #memFullCnt = 0
[19:02:41] detected 0 triggers of core0
[19:02:41] captured 0 memory blocks of core0
[19:02:41] @UnlockCable
[19:02:42] Running all active cores....
[19:02:42] @LockCable
[19:02:42] Polling trigger memory of core0....
[19:02:42] @ShiftIR,8,0,ER1
[19:02:42] @ShiftDR,21,0,data (select core0)
[19:02:42] @ShiftIR,8,0,ER2
[19:02:42] @Get Force Trigger bit
[19:02:42] #TM_CTL_0=3
[19:02:42] @Get Trig Detected Cnt
[19:02:42] #numDetectedTriggers = 0
[19:02:42] @Get Mem Block Full Cnt
[19:02:42] #memFullCnt = 0
[19:02:42] detected 0 triggers of core0
[19:02:42] captured 0 memory blocks of core0
[19:02:42] @UnlockCable
[19:02:43] Running all active cores....
[19:02:43] @LockCable
[19:02:43] Polling trigger memory of core0....
[19:02:43] @ShiftIR,8,0,ER1
[19:02:43] @ShiftDR,21,0,data (select core0)
[19:02:43] @ShiftIR,8,0,ER2
[19:02:43] @Get Force Trigger bit
[19:02:43] #TM_CTL_0=3
[19:02:44] @Get Trig Detected Cnt
[19:02:44] #numDetectedTriggers = 0
[19:02:44] @Get Mem Block Full Cnt
[19:02:44] #memFullCnt = 0
[19:02:44] detected 0 triggers of core0
[19:02:44] captured 0 memory blocks of core0
[19:02:44] @UnlockCable
[19:02:45] Running all active cores....
[19:02:45] @LockCable
[19:02:45] Polling trigger memory of core0....
[19:02:45] @ShiftIR,8,0,ER1
[19:02:45] @ShiftDR,21,0,data (select core0)
[19:02:45] @ShiftIR,8,0,ER2
[19:02:45] @Get Force Trigger bit
[19:02:45] #TM_CTL_0=3
[19:02:45] @Get Trig Detected Cnt
[19:02:45] #numDetectedTriggers = 0
[19:02:45] @Get Mem Block Full Cnt
[19:02:45] #memFullCnt = 0
[19:02:45] detected 0 triggers of core0
[19:02:45] captured 0 memory blocks of core0
[19:02:45] @UnlockCable
[19:02:46] Running all active cores....
[19:02:46] @LockCable
[19:02:46] Polling trigger memory of core0....
[19:02:46] @ShiftIR,8,0,ER1
[19:02:46] @ShiftDR,21,0,data (select core0)
[19:02:46] @ShiftIR,8,0,ER2
[19:02:46] @Get Force Trigger bit
[19:02:46] #TM_CTL_0=3
[19:02:46] @Get Trig Detected Cnt
[19:02:46] #numDetectedTriggers = 0
[19:02:46] @Get Mem Block Full Cnt
[19:02:46] #memFullCnt = 0
[19:02:46] detected 0 triggers of core0
[19:02:46] captured 0 memory blocks of core0
[19:02:46] @UnlockCable
[19:02:47] Running all active cores....
[19:02:47] @LockCable
[19:02:47] Polling trigger memory of core0....
[19:02:47] @ShiftIR,8,0,ER1
[19:02:47] @ShiftDR,21,0,data (select core0)
[19:02:47] @ShiftIR,8,0,ER2
[19:02:47] @Get Force Trigger bit
[19:02:47] #TM_CTL_0=3
[19:02:47] @Get Trig Detected Cnt
[19:02:47] #numDetectedTriggers = 0
[19:02:47] @Get Mem Block Full Cnt
[19:02:47] #memFullCnt = 0
[19:02:47] detected 0 triggers of core0
[19:02:47] captured 0 memory blocks of core0
[19:02:47] @UnlockCable
[19:02:48] Running all active cores....
[19:02:48] @LockCable
[19:02:48] Polling trigger memory of core0....
[19:02:48] @ShiftIR,8,0,ER1
[19:02:48] @ShiftDR,21,0,data (select core0)
[19:02:48] @ShiftIR,8,0,ER2
[19:02:48] @Get Force Trigger bit
[19:02:48] #TM_CTL_0=3
[19:02:48] @Get Trig Detected Cnt
[19:02:48] #numDetectedTriggers = 0
[19:02:48] @Get Mem Block Full Cnt
[19:02:48] #memFullCnt = 0
[19:02:48] detected 0 triggers of core0
[19:02:48] captured 0 memory blocks of core0
[19:02:48] @UnlockCable
[19:02:49] Running all active cores....
[19:02:49] @LockCable
[19:02:49] Polling trigger memory of core0....
[19:02:49] @ShiftIR,8,0,ER1
[19:02:49] @ShiftDR,21,0,data (select core0)
[19:02:49] @ShiftIR,8,0,ER2
[19:02:49] @Get Force Trigger bit
[19:02:49] #TM_CTL_0=3
[19:02:49] @Get Trig Detected Cnt
[19:02:49] #numDetectedTriggers = 0
[19:02:49] @Get Mem Block Full Cnt
[19:02:49] #memFullCnt = 0
[19:02:49] detected 0 triggers of core0
[19:02:49] captured 0 memory blocks of core0
[19:02:49] @UnlockCable
[19:02:50] Running all active cores....
[19:02:50] @LockCable
[19:02:50] Polling trigger memory of core0....
[19:02:50] @ShiftIR,8,0,ER1
[19:02:50] @ShiftDR,21,0,data (select core0)
[19:02:50] @ShiftIR,8,0,ER2
[19:02:50] @Get Force Trigger bit
[19:02:50] #TM_CTL_0=3
[19:02:50] @Get Trig Detected Cnt
[19:02:50] #numDetectedTriggers = 0
[19:02:50] @Get Mem Block Full Cnt
[19:02:50] #memFullCnt = 0
[19:02:50] detected 0 triggers of core0
[19:02:50] captured 0 memory blocks of core0
[19:02:50] @UnlockCable
[19:02:51] Running all active cores....
[19:02:51] @LockCable
[19:02:51] Polling trigger memory of core0....
[19:02:51] @ShiftIR,8,0,ER1
[19:02:51] @ShiftDR,21,0,data (select core0)
[19:02:51] @ShiftIR,8,0,ER2
[19:02:51] @Get Force Trigger bit
[19:02:51] #TM_CTL_0=3
[19:02:51] @Get Trig Detected Cnt
[19:02:51] #numDetectedTriggers = 0
[19:02:51] @Get Mem Block Full Cnt
[19:02:51] #memFullCnt = 0
[19:02:51] detected 0 triggers of core0
[19:02:51] captured 0 memory blocks of core0
[19:02:51] @UnlockCable
[19:02:52] Running all active cores....
[19:02:52] @LockCable
[19:02:52] Polling trigger memory of core0....
[19:02:52] @ShiftIR,8,0,ER1
[19:02:52] @ShiftDR,21,0,data (select core0)
[19:02:52] @ShiftIR,8,0,ER2
[19:02:52] @Get Force Trigger bit
[19:02:52] #TM_CTL_0=3
[19:02:52] @Get Trig Detected Cnt
[19:02:52] #numDetectedTriggers = 0
[19:02:52] @Get Mem Block Full Cnt
[19:02:52] #memFullCnt = 0
[19:02:52] detected 0 triggers of core0
[19:02:52] captured 0 memory blocks of core0
[19:02:52] @UnlockCable
[19:02:53] Running all active cores....
[19:02:53] @LockCable
[19:02:53] Polling trigger memory of core0....
[19:02:53] @ShiftIR,8,0,ER1
[19:02:53] @ShiftDR,21,0,data (select core0)
[19:02:53] @ShiftIR,8,0,ER2
[19:02:53] @Get Force Trigger bit
[19:02:53] #TM_CTL_0=3
[19:02:53] @Get Trig Detected Cnt
[19:02:53] #numDetectedTriggers = 0
[19:02:53] @Get Mem Block Full Cnt
[19:02:53] #memFullCnt = 0
[19:02:53] detected 0 triggers of core0
[19:02:53] captured 0 memory blocks of core0
[19:02:53] @UnlockCable
[19:02:54] Running all active cores....
[19:02:54] @LockCable
[19:02:54] Polling trigger memory of core0....
[19:02:54] @ShiftIR,8,0,ER1
[19:02:54] @ShiftDR,21,0,data (select core0)
[19:02:54] @ShiftIR,8,0,ER2
[19:02:54] @Get Force Trigger bit
[19:02:54] #TM_CTL_0=3
[19:02:54] @Get Trig Detected Cnt
[19:02:54] #numDetectedTriggers = 0
[19:02:54] @Get Mem Block Full Cnt
[19:02:54] #memFullCnt = 0
[19:02:54] detected 0 triggers of core0
[19:02:54] captured 0 memory blocks of core0
[19:02:54] @UnlockCable
[19:02:55] Running all active cores....
[19:02:55] @LockCable
[19:02:55] Polling trigger memory of core0....
[19:02:55] @ShiftIR,8,0,ER1
[19:02:55] @ShiftDR,21,0,data (select core0)
[19:02:55] @ShiftIR,8,0,ER2
[19:02:55] @Get Force Trigger bit
[19:02:55] #TM_CTL_0=3
[19:02:55] @Get Trig Detected Cnt
[19:02:55] #numDetectedTriggers = 0
[19:02:55] @Get Mem Block Full Cnt
[19:02:55] #memFullCnt = 0
[19:02:55] detected 0 triggers of core0
[19:02:55] captured 0 memory blocks of core0
[19:02:55] @UnlockCable
[19:02:56] Running all active cores....
[19:02:56] @LockCable
[19:02:56] Polling trigger memory of core0....
[19:02:56] @ShiftIR,8,0,ER1
[19:02:56] @ShiftDR,21,0,data (select core0)
[19:02:56] @ShiftIR,8,0,ER2
[19:02:56] @Get Force Trigger bit
[19:02:56] #TM_CTL_0=3
[19:02:56] @Get Trig Detected Cnt
[19:02:56] #numDetectedTriggers = 0
[19:02:56] @Get Mem Block Full Cnt
[19:02:56] #memFullCnt = 0
[19:02:56] detected 0 triggers of core0
[19:02:56] captured 0 memory blocks of core0
[19:02:56] @UnlockCable
[19:02:57] Running all active cores....
[19:02:57] @LockCable
[19:02:57] Polling trigger memory of core0....
[19:02:57] @ShiftIR,8,0,ER1
[19:02:57] @ShiftDR,21,0,data (select core0)
[19:02:57] @ShiftIR,8,0,ER2
[19:02:57] @Get Force Trigger bit
[19:02:57] #TM_CTL_0=3
[19:02:57] @Get Trig Detected Cnt
[19:02:57] #numDetectedTriggers = 0
[19:02:57] @Get Mem Block Full Cnt
[19:02:57] #memFullCnt = 0
[19:02:57] detected 0 triggers of core0
[19:02:57] captured 0 memory blocks of core0
[19:02:57] @UnlockCable
[19:02:58] Running all active cores....
[19:02:58] @LockCable
[19:02:58] Polling trigger memory of core0....
[19:02:58] @ShiftIR,8,0,ER1
[19:02:58] @ShiftDR,21,0,data (select core0)
[19:02:58] @ShiftIR,8,0,ER2
[19:02:58] @Get Force Trigger bit
[19:02:58] #TM_CTL_0=3
[19:02:58] @Get Trig Detected Cnt
[19:02:58] #numDetectedTriggers = 0
[19:02:58] @Get Mem Block Full Cnt
[19:02:58] #memFullCnt = 0
[19:02:58] detected 0 triggers of core0
[19:02:58] captured 0 memory blocks of core0
[19:02:58] @UnlockCable
[19:02:59] Running all active cores....
[19:02:59] @LockCable
[19:02:59] Polling trigger memory of core0....
[19:02:59] @ShiftIR,8,0,ER1
[19:02:59] @ShiftDR,21,0,data (select core0)
[19:02:59] @ShiftIR,8,0,ER2
[19:02:59] @Get Force Trigger bit
[19:02:59] #TM_CTL_0=3
[19:02:59] @Get Trig Detected Cnt
[19:02:59] #numDetectedTriggers = 0
[19:02:59] @Get Mem Block Full Cnt
[19:02:59] #memFullCnt = 0
[19:02:59] detected 0 triggers of core0
[19:02:59] captured 0 memory blocks of core0
[19:02:59] @UnlockCable
[19:03:00] Running all active cores....
[19:03:00] @LockCable
[19:03:00] Polling trigger memory of core0....
[19:03:00] @ShiftIR,8,0,ER1
[19:03:00] @ShiftDR,21,0,data (select core0)
[19:03:00] @ShiftIR,8,0,ER2
[19:03:00] @Get Force Trigger bit
[19:03:00] #TM_CTL_0=3
[19:03:00] @Get Trig Detected Cnt
[19:03:00] #numDetectedTriggers = 0
[19:03:00] @Get Mem Block Full Cnt
[19:03:00] #memFullCnt = 0
[19:03:00] detected 0 triggers of core0
[19:03:00] captured 0 memory blocks of core0
[19:03:00] @UnlockCable
[19:03:01] Running all active cores....
[19:03:01] @LockCable
[19:03:01] Polling trigger memory of core0....
[19:03:01] @ShiftIR,8,0,ER1
[19:03:01] @ShiftDR,21,0,data (select core0)
[19:03:01] @ShiftIR,8,0,ER2
[19:03:01] @Get Force Trigger bit
[19:03:01] #TM_CTL_0=3
[19:03:01] @Get Trig Detected Cnt
[19:03:01] #numDetectedTriggers = 0
[19:03:01] @Get Mem Block Full Cnt
[19:03:01] #memFullCnt = 0
[19:03:01] detected 0 triggers of core0
[19:03:01] captured 0 memory blocks of core0
[19:03:01] @UnlockCable
[19:03:02] Running all active cores....
[19:03:02] @LockCable
[19:03:02] Polling trigger memory of core0....
[19:03:02] @ShiftIR,8,0,ER1
[19:03:02] @ShiftDR,21,0,data (select core0)
[19:03:02] @ShiftIR,8,0,ER2
[19:03:02] @Get Force Trigger bit
[19:03:02] #TM_CTL_0=3
[19:03:02] @Get Trig Detected Cnt
[19:03:02] #numDetectedTriggers = 0
[19:03:02] @Get Mem Block Full Cnt
[19:03:02] #memFullCnt = 0
[19:03:02] detected 0 triggers of core0
[19:03:02] captured 0 memory blocks of core0
[19:03:02] @UnlockCable
[19:03:03] Running all active cores....
[19:03:03] @LockCable
[19:03:03] Polling trigger memory of core0....
[19:03:03] @ShiftIR,8,0,ER1
[19:03:03] @ShiftDR,21,0,data (select core0)
[19:03:03] @ShiftIR,8,0,ER2
[19:03:03] @Get Force Trigger bit
[19:03:03] #TM_CTL_0=3
[19:03:03] @Get Trig Detected Cnt
[19:03:03] #numDetectedTriggers = 0
[19:03:03] @Get Mem Block Full Cnt
[19:03:03] #memFullCnt = 0
[19:03:03] detected 0 triggers of core0
[19:03:03] captured 0 memory blocks of core0
[19:03:03] @UnlockCable
[19:03:04] Running all active cores....
[19:03:04] @LockCable
[19:03:04] Polling trigger memory of core0....
[19:03:04] @ShiftIR,8,0,ER1
[19:03:04] @ShiftDR,21,0,data (select core0)
[19:03:04] @ShiftIR,8,0,ER2
[19:03:04] @Get Force Trigger bit
[19:03:04] #TM_CTL_0=3
[19:03:04] @Get Trig Detected Cnt
[19:03:04] #numDetectedTriggers = 0
[19:03:04] @Get Mem Block Full Cnt
[19:03:04] #memFullCnt = 0
[19:03:04] detected 0 triggers of core0
[19:03:04] captured 0 memory blocks of core0
[19:03:04] @UnlockCable
[19:03:05] Running all active cores....
[19:03:05] @LockCable
[19:03:05] Polling trigger memory of core0....
[19:03:05] @ShiftIR,8,0,ER1
[19:03:05] @ShiftDR,21,0,data (select core0)
[19:03:05] @ShiftIR,8,0,ER2
[19:03:05] @Get Force Trigger bit
[19:03:05] #TM_CTL_0=3
[19:03:05] @Get Trig Detected Cnt
[19:03:05] #numDetectedTriggers = 0
[19:03:05] @Get Mem Block Full Cnt
[19:03:05] #memFullCnt = 0
[19:03:05] detected 0 triggers of core0
[19:03:05] captured 0 memory blocks of core0
[19:03:05] @UnlockCable
[19:03:06] Running all active cores....
[19:03:06] @LockCable
[19:03:06] Polling trigger memory of core0....
[19:03:06] @ShiftIR,8,0,ER1
[19:03:06] @ShiftDR,21,0,data (select core0)
[19:03:06] @ShiftIR,8,0,ER2
[19:03:06] @Get Force Trigger bit
[19:03:06] #TM_CTL_0=3
[19:03:06] @Get Trig Detected Cnt
[19:03:06] #numDetectedTriggers = 0
[19:03:06] @Get Mem Block Full Cnt
[19:03:06] #memFullCnt = 0
[19:03:06] detected 0 triggers of core0
[19:03:06] captured 0 memory blocks of core0
[19:03:06] @UnlockCable
[19:03:07] Running all active cores....
[19:03:07] @LockCable
[19:03:07] Polling trigger memory of core0....
[19:03:07] @ShiftIR,8,0,ER1
[19:03:07] @ShiftDR,21,0,data (select core0)
[19:03:07] @ShiftIR,8,0,ER2
[19:03:07] @Get Force Trigger bit
[19:03:07] #TM_CTL_0=3
[19:03:07] @Get Trig Detected Cnt
[19:03:07] #numDetectedTriggers = 0
[19:03:07] @Get Mem Block Full Cnt
[19:03:07] #memFullCnt = 0
[19:03:07] detected 0 triggers of core0
[19:03:07] captured 0 memory blocks of core0
[19:03:07] @UnlockCable
[19:03:08] Running all active cores....
[19:03:08] @LockCable
[19:03:08] Polling trigger memory of core0....
[19:03:08] @ShiftIR,8,0,ER1
[19:03:08] @ShiftDR,21,0,data (select core0)
[19:03:08] @ShiftIR,8,0,ER2
[19:03:08] @Get Force Trigger bit
[19:03:08] #TM_CTL_0=3
[19:03:08] @Get Trig Detected Cnt
[19:03:08] #numDetectedTriggers = 0
[19:03:08] @Get Mem Block Full Cnt
[19:03:08] #memFullCnt = 0
[19:03:08] detected 0 triggers of core0
[19:03:08] captured 0 memory blocks of core0
[19:03:08] @UnlockCable
[19:03:09] Running all active cores....
[19:03:09] @LockCable
[19:03:09] Polling trigger memory of core0....
[19:03:09] @ShiftIR,8,0,ER1
[19:03:09] @ShiftDR,21,0,data (select core0)
[19:03:09] @ShiftIR,8,0,ER2
[19:03:09] @Get Force Trigger bit
[19:03:09] #TM_CTL_0=3
[19:03:09] @Get Trig Detected Cnt
[19:03:09] #numDetectedTriggers = 0
[19:03:09] @Get Mem Block Full Cnt
[19:03:09] #memFullCnt = 0
[19:03:09] detected 0 triggers of core0
[19:03:09] captured 0 memory blocks of core0
[19:03:09] @UnlockCable
[19:03:10] Running all active cores....
[19:03:10] @LockCable
[19:03:10] Polling trigger memory of core0....
[19:03:10] @ShiftIR,8,0,ER1
[19:03:10] @ShiftDR,21,0,data (select core0)
[19:03:10] @ShiftIR,8,0,ER2
[19:03:10] @Get Force Trigger bit
[19:03:10] #TM_CTL_0=3
[19:03:10] @Get Trig Detected Cnt
[19:03:10] #numDetectedTriggers = 0
[19:03:10] @Get Mem Block Full Cnt
[19:03:10] #memFullCnt = 0
[19:03:10] detected 0 triggers of core0
[19:03:10] captured 0 memory blocks of core0
[19:03:10] @UnlockCable
[19:03:11] Running all active cores....
[19:03:11] @LockCable
[19:03:11] Polling trigger memory of core0....
[19:03:11] @ShiftIR,8,0,ER1
[19:03:11] @ShiftDR,21,0,data (select core0)
[19:03:11] @ShiftIR,8,0,ER2
[19:03:11] @Get Force Trigger bit
[19:03:11] #TM_CTL_0=3
[19:03:11] @Get Trig Detected Cnt
[19:03:11] #numDetectedTriggers = 0
[19:03:11] @Get Mem Block Full Cnt
[19:03:11] #memFullCnt = 0
[19:03:11] detected 0 triggers of core0
[19:03:11] captured 0 memory blocks of core0
[19:03:11] @UnlockCable
[19:03:12] Running all active cores....
[19:03:12] @LockCable
[19:03:12] Polling trigger memory of core0....
[19:03:12] @ShiftIR,8,0,ER1
[19:03:12] @ShiftDR,21,0,data (select core0)
[19:03:12] @ShiftIR,8,0,ER2
[19:03:12] @Get Force Trigger bit
[19:03:12] #TM_CTL_0=3
[19:03:12] @Get Trig Detected Cnt
[19:03:12] #numDetectedTriggers = 0
[19:03:12] @Get Mem Block Full Cnt
[19:03:12] #memFullCnt = 0
[19:03:12] detected 0 triggers of core0
[19:03:12] captured 0 memory blocks of core0
[19:03:12] @UnlockCable
[19:03:13] Running all active cores....
[19:03:13] @LockCable
[19:03:13] Polling trigger memory of core0....
[19:03:13] @ShiftIR,8,0,ER1
[19:03:13] @ShiftDR,21,0,data (select core0)
[19:03:13] @ShiftIR,8,0,ER2
[19:03:13] @Get Force Trigger bit
[19:03:13] #TM_CTL_0=3
[19:03:13] @Get Trig Detected Cnt
[19:03:13] #numDetectedTriggers = 0
[19:03:13] @Get Mem Block Full Cnt
[19:03:13] #memFullCnt = 0
[19:03:13] detected 0 triggers of core0
[19:03:13] captured 0 memory blocks of core0
[19:03:13] @UnlockCable
[19:03:14] Running all active cores....
[19:03:14] @LockCable
[19:03:14] Polling trigger memory of core0....
[19:03:14] @ShiftIR,8,0,ER1
[19:03:14] @ShiftDR,21,0,data (select core0)
[19:03:14] @ShiftIR,8,0,ER2
[19:03:14] @Get Force Trigger bit
[19:03:14] #TM_CTL_0=3
[19:03:14] @Get Trig Detected Cnt
[19:03:14] #numDetectedTriggers = 0
[19:03:14] @Get Mem Block Full Cnt
[19:03:14] #memFullCnt = 0
[19:03:14] detected 0 triggers of core0
[19:03:14] captured 0 memory blocks of core0
[19:03:14] @UnlockCable
[19:03:15] Running all active cores....
[19:03:15] @LockCable
[19:03:15] Polling trigger memory of core0....
[19:03:15] @ShiftIR,8,0,ER1
[19:03:15] @ShiftDR,21,0,data (select core0)
[19:03:15] @ShiftIR,8,0,ER2
[19:03:15] @Get Force Trigger bit
[19:03:15] #TM_CTL_0=3
[19:03:15] @Get Trig Detected Cnt
[19:03:15] #numDetectedTriggers = 0
[19:03:15] @Get Mem Block Full Cnt
[19:03:15] #memFullCnt = 0
[19:03:15] detected 0 triggers of core0
[19:03:15] captured 0 memory blocks of core0
[19:03:15] @UnlockCable
[19:03:16] Running all active cores....
[19:03:16] @LockCable
[19:03:16] Polling trigger memory of core0....
[19:03:16] @ShiftIR,8,0,ER1
[19:03:16] @ShiftDR,21,0,data (select core0)
[19:03:16] @ShiftIR,8,0,ER2
[19:03:16] @Get Force Trigger bit
[19:03:16] #TM_CTL_0=3
[19:03:16] @Get Trig Detected Cnt
[19:03:16] #numDetectedTriggers = 0
[19:03:16] @Get Mem Block Full Cnt
[19:03:16] #memFullCnt = 0
[19:03:16] detected 0 triggers of core0
[19:03:16] captured 0 memory blocks of core0
[19:03:16] @UnlockCable
[19:03:17] Running all active cores....
[19:03:17] @LockCable
[19:03:17] Polling trigger memory of core0....
[19:03:17] @ShiftIR,8,0,ER1
[19:03:17] @ShiftDR,21,0,data (select core0)
[19:03:17] @ShiftIR,8,0,ER2
[19:03:17] @Get Force Trigger bit
[19:03:17] #TM_CTL_0=3
[19:03:17] @Get Trig Detected Cnt
[19:03:17] #numDetectedTriggers = 0
[19:03:18] @Get Mem Block Full Cnt
[19:03:18] #memFullCnt = 0
[19:03:18] detected 0 triggers of core0
[19:03:18] captured 0 memory blocks of core0
[19:03:18] @UnlockCable
[19:03:19] Running all active cores....
[19:03:19] @LockCable
[19:03:19] Polling trigger memory of core0....
[19:03:19] @ShiftIR,8,0,ER1
[19:03:19] @ShiftDR,21,0,data (select core0)
[19:03:19] @ShiftIR,8,0,ER2
[19:03:19] @Get Force Trigger bit
[19:03:19] #TM_CTL_0=3
[19:03:19] @Get Trig Detected Cnt
[19:03:19] #numDetectedTriggers = 0
[19:03:19] @Get Mem Block Full Cnt
[19:03:19] #memFullCnt = 0
[19:03:19] detected 0 triggers of core0
[19:03:19] captured 0 memory blocks of core0
[19:03:19] @UnlockCable
[19:03:20] Running all active cores....
[19:03:20] @LockCable
[19:03:20] Polling trigger memory of core0....
[19:03:20] @ShiftIR,8,0,ER1
[19:03:20] @ShiftDR,21,0,data (select core0)
[19:03:20] @ShiftIR,8,0,ER2
[19:03:20] @Get Force Trigger bit
[19:03:20] #TM_CTL_0=3
[19:03:20] @Get Trig Detected Cnt
[19:03:20] #numDetectedTriggers = 0
[19:03:20] @Get Mem Block Full Cnt
[19:03:20] #memFullCnt = 0
[19:03:20] detected 0 triggers of core0
[19:03:20] captured 0 memory blocks of core0
[19:03:20] @UnlockCable
[19:03:21] Running all active cores....
[19:03:21] @LockCable
[19:03:21] Polling trigger memory of core0....
[19:03:21] @ShiftIR,8,0,ER1
[19:03:21] @ShiftDR,21,0,data (select core0)
[19:03:21] @ShiftIR,8,0,ER2
[19:03:21] @Get Force Trigger bit
[19:03:21] #TM_CTL_0=3
[19:03:21] @Get Trig Detected Cnt
[19:03:21] #numDetectedTriggers = 0
[19:03:21] @Get Mem Block Full Cnt
[19:03:21] #memFullCnt = 0
[19:03:21] detected 0 triggers of core0
[19:03:21] captured 0 memory blocks of core0
[19:03:21] @UnlockCable
[19:03:22] Running all active cores....
[19:03:22] @LockCable
[19:03:22] Polling trigger memory of core0....
[19:03:22] @ShiftIR,8,0,ER1
[19:03:22] @ShiftDR,21,0,data (select core0)
[19:03:22] @ShiftIR,8,0,ER2
[19:03:22] @Get Force Trigger bit
[19:03:22] #TM_CTL_0=3
[19:03:22] @Get Trig Detected Cnt
[19:03:22] #numDetectedTriggers = 0
[19:03:22] @Get Mem Block Full Cnt
[19:03:22] #memFullCnt = 0
[19:03:22] detected 0 triggers of core0
[19:03:22] captured 0 memory blocks of core0
[19:03:22] @UnlockCable
[19:03:23] Running all active cores....
[19:03:23] @LockCable
[19:03:23] Polling trigger memory of core0....
[19:03:23] @ShiftIR,8,0,ER1
[19:03:23] @ShiftDR,21,0,data (select core0)
[19:03:23] @ShiftIR,8,0,ER2
[19:03:23] @Get Force Trigger bit
[19:03:23] #TM_CTL_0=3
[19:03:23] @Get Trig Detected Cnt
[19:03:23] #numDetectedTriggers = 0
[19:03:23] @Get Mem Block Full Cnt
[19:03:23] #memFullCnt = 0
[19:03:23] detected 0 triggers of core0
[19:03:23] captured 0 memory blocks of core0
[19:03:23] @UnlockCable
[19:03:24] Running all active cores....
[19:03:24] @LockCable
[19:03:24] Polling trigger memory of core0....
[19:03:24] @ShiftIR,8,0,ER1
[19:03:24] @ShiftDR,21,0,data (select core0)
[19:03:24] @ShiftIR,8,0,ER2
[19:03:24] @Get Force Trigger bit
[19:03:24] #TM_CTL_0=3
[19:03:24] @Get Trig Detected Cnt
[19:03:24] #numDetectedTriggers = 0
[19:03:24] @Get Mem Block Full Cnt
[19:03:24] #memFullCnt = 0
[19:03:24] detected 0 triggers of core0
[19:03:24] captured 0 memory blocks of core0
[19:03:24] @UnlockCable
[19:03:25] Running all active cores....
[19:03:25] @LockCable
[19:03:25] Polling trigger memory of core0....
[19:03:25] @ShiftIR,8,0,ER1
[19:03:25] @ShiftDR,21,0,data (select core0)
[19:03:25] @ShiftIR,8,0,ER2
[19:03:25] @Get Force Trigger bit
[19:03:25] #TM_CTL_0=3
[19:03:25] @Get Trig Detected Cnt
[19:03:25] #numDetectedTriggers = 0
[19:03:25] @Get Mem Block Full Cnt
[19:03:25] #memFullCnt = 0
[19:03:25] detected 0 triggers of core0
[19:03:25] captured 0 memory blocks of core0
[19:03:25] @UnlockCable
[19:03:26] Running all active cores....
[19:03:26] @LockCable
[19:03:26] Polling trigger memory of core0....
[19:03:26] @ShiftIR,8,0,ER1
[19:03:26] @ShiftDR,21,0,data (select core0)
[19:03:26] @ShiftIR,8,0,ER2
[19:03:26] @Get Force Trigger bit
[19:03:26] #TM_CTL_0=3
[19:03:26] @Get Trig Detected Cnt
[19:03:26] #numDetectedTriggers = 0
[19:03:26] @Get Mem Block Full Cnt
[19:03:26] #memFullCnt = 0
[19:03:26] detected 0 triggers of core0
[19:03:26] captured 0 memory blocks of core0
[19:03:26] @UnlockCable
[19:03:27] Running all active cores....
[19:03:27] @LockCable
[19:03:27] Polling trigger memory of core0....
[19:03:27] @ShiftIR,8,0,ER1
[19:03:27] @ShiftDR,21,0,data (select core0)
[19:03:27] @ShiftIR,8,0,ER2
[19:03:27] @Get Force Trigger bit
[19:03:27] #TM_CTL_0=3
[19:03:27] @Get Trig Detected Cnt
[19:03:27] #numDetectedTriggers = 0
[19:03:27] @Get Mem Block Full Cnt
[19:03:27] #memFullCnt = 0
[19:03:27] detected 0 triggers of core0
[19:03:27] captured 0 memory blocks of core0
[19:03:27] @UnlockCable
[19:03:28] Running all active cores....
[19:03:28] @LockCable
[19:03:28] Polling trigger memory of core0....
[19:03:28] @ShiftIR,8,0,ER1
[19:03:28] @ShiftDR,21,0,data (select core0)
[19:03:28] @ShiftIR,8,0,ER2
[19:03:28] @Get Force Trigger bit
[19:03:28] #TM_CTL_0=3
[19:03:28] @Get Trig Detected Cnt
[19:03:28] #numDetectedTriggers = 0
[19:03:28] @Get Mem Block Full Cnt
[19:03:28] #memFullCnt = 0
[19:03:28] detected 0 triggers of core0
[19:03:28] captured 0 memory blocks of core0
[19:03:28] @UnlockCable
[19:03:29] Running all active cores....
[19:03:29] @LockCable
[19:03:29] Polling trigger memory of core0....
[19:03:29] @ShiftIR,8,0,ER1
[19:03:29] @ShiftDR,21,0,data (select core0)
[19:03:29] @ShiftIR,8,0,ER2
[19:03:29] @Get Force Trigger bit
[19:03:29] #TM_CTL_0=3
[19:03:29] @Get Trig Detected Cnt
[19:03:29] #numDetectedTriggers = 0
[19:03:29] @Get Mem Block Full Cnt
[19:03:29] #memFullCnt = 0
[19:03:29] detected 0 triggers of core0
[19:03:29] captured 0 memory blocks of core0
[19:03:29] @UnlockCable
[19:03:30] Running all active cores....
[19:03:30] @LockCable
[19:03:30] Polling trigger memory of core0....
[19:03:30] @ShiftIR,8,0,ER1
[19:03:30] @ShiftDR,21,0,data (select core0)
[19:03:30] @ShiftIR,8,0,ER2
[19:03:30] @Get Force Trigger bit
[19:03:30] #TM_CTL_0=3
[19:03:30] @Get Trig Detected Cnt
[19:03:30] #numDetectedTriggers = 0
[19:03:30] @Get Mem Block Full Cnt
[19:03:30] #memFullCnt = 0
[19:03:30] detected 0 triggers of core0
[19:03:30] captured 0 memory blocks of core0
[19:03:30] @UnlockCable
[19:03:31] Running all active cores....
[19:03:31] @LockCable
[19:03:31] Polling trigger memory of core0....
[19:03:31] @ShiftIR,8,0,ER1
[19:03:31] @ShiftDR,21,0,data (select core0)
[19:03:31] @ShiftIR,8,0,ER2
[19:03:31] @Get Force Trigger bit
[19:03:31] #TM_CTL_0=3
[19:03:31] @Get Trig Detected Cnt
[19:03:31] #numDetectedTriggers = 0
[19:03:31] @Get Mem Block Full Cnt
[19:03:31] #memFullCnt = 0
[19:03:31] detected 0 triggers of core0
[19:03:31] captured 0 memory blocks of core0
[19:03:31] @UnlockCable
[19:03:32] Running all active cores....
[19:03:32] @LockCable
[19:03:32] Polling trigger memory of core0....
[19:03:32] @ShiftIR,8,0,ER1
[19:03:32] @ShiftDR,21,0,data (select core0)
[19:03:32] @ShiftIR,8,0,ER2
[19:03:32] @Get Force Trigger bit
[19:03:32] #TM_CTL_0=3
[19:03:32] @Get Trig Detected Cnt
[19:03:32] #numDetectedTriggers = 0
[19:03:32] @Get Mem Block Full Cnt
[19:03:32] #memFullCnt = 0
[19:03:32] detected 0 triggers of core0
[19:03:32] captured 0 memory blocks of core0
[19:03:32] @UnlockCable
[19:03:33] Running all active cores....
[19:03:33] @LockCable
[19:03:33] Polling trigger memory of core0....
[19:03:33] @ShiftIR,8,0,ER1
[19:03:33] @ShiftDR,21,0,data (select core0)
[19:03:33] @ShiftIR,8,0,ER2
[19:03:33] @Get Force Trigger bit
[19:03:33] #TM_CTL_0=3
[19:03:33] @Get Trig Detected Cnt
[19:03:33] #numDetectedTriggers = 0
[19:03:33] @Get Mem Block Full Cnt
[19:03:33] #memFullCnt = 0
[19:03:33] detected 0 triggers of core0
[19:03:33] captured 0 memory blocks of core0
[19:03:33] @UnlockCable
[19:03:34] Running all active cores....
[19:03:34] @LockCable
[19:03:34] Polling trigger memory of core0....
[19:03:34] @ShiftIR,8,0,ER1
[19:03:34] @ShiftDR,21,0,data (select core0)
[19:03:34] @ShiftIR,8,0,ER2
[19:03:34] @Get Force Trigger bit
[19:03:34] #TM_CTL_0=3
[19:03:34] @Get Trig Detected Cnt
[19:03:34] #numDetectedTriggers = 0
[19:03:34] @Get Mem Block Full Cnt
[19:03:34] #memFullCnt = 0
[19:03:34] detected 0 triggers of core0
[19:03:34] captured 0 memory blocks of core0
[19:03:34] @UnlockCable
[19:03:35] Running all active cores....
[19:03:35] @LockCable
[19:03:35] Polling trigger memory of core0....
[19:03:35] @ShiftIR,8,0,ER1
[19:03:35] @ShiftDR,21,0,data (select core0)
[19:03:35] @ShiftIR,8,0,ER2
[19:03:35] @Get Force Trigger bit
[19:03:35] #TM_CTL_0=3
[19:03:35] @Get Trig Detected Cnt
[19:03:35] #numDetectedTriggers = 0
[19:03:35] @Get Mem Block Full Cnt
[19:03:35] #memFullCnt = 0
[19:03:35] detected 0 triggers of core0
[19:03:35] captured 0 memory blocks of core0
[19:03:35] @UnlockCable
[19:03:36] Running all active cores....
[19:03:36] @LockCable
[19:03:36] Polling trigger memory of core0....
[19:03:36] @ShiftIR,8,0,ER1
[19:03:36] @ShiftDR,21,0,data (select core0)
[19:03:36] @ShiftIR,8,0,ER2
[19:03:36] @Get Force Trigger bit
[19:03:36] #TM_CTL_0=3
[19:03:36] @Get Trig Detected Cnt
[19:03:36] #numDetectedTriggers = 0
[19:03:36] @Get Mem Block Full Cnt
[19:03:36] #memFullCnt = 0
[19:03:36] detected 0 triggers of core0
[19:03:36] captured 0 memory blocks of core0
[19:03:36] @UnlockCable
[19:03:37] Running all active cores....
[19:03:37] @LockCable
[19:03:37] Polling trigger memory of core0....
[19:03:37] @ShiftIR,8,0,ER1
[19:03:37] @ShiftDR,21,0,data (select core0)
[19:03:37] @ShiftIR,8,0,ER2
[19:03:37] @Get Force Trigger bit
[19:03:37] #TM_CTL_0=3
[19:03:37] @Get Trig Detected Cnt
[19:03:37] #numDetectedTriggers = 0
[19:03:37] @Get Mem Block Full Cnt
[19:03:37] #memFullCnt = 0
[19:03:37] detected 0 triggers of core0
[19:03:37] captured 0 memory blocks of core0
[19:03:37] @UnlockCable
[19:03:38] Running all active cores....
[19:03:38] @LockCable
[19:03:38] Polling trigger memory of core0....
[19:03:38] @ShiftIR,8,0,ER1
[19:03:38] @ShiftDR,21,0,data (select core0)
[19:03:38] @ShiftIR,8,0,ER2
[19:03:38] @Get Force Trigger bit
[19:03:38] #TM_CTL_0=3
[19:03:38] @Get Trig Detected Cnt
[19:03:38] #numDetectedTriggers = 0
[19:03:38] @Get Mem Block Full Cnt
[19:03:38] #memFullCnt = 0
[19:03:38] detected 0 triggers of core0
[19:03:38] captured 0 memory blocks of core0
[19:03:38] @UnlockCable
[19:03:39] Running all active cores....
[19:03:39] @LockCable
[19:03:39] Polling trigger memory of core0....
[19:03:39] @ShiftIR,8,0,ER1
[19:03:39] @ShiftDR,21,0,data (select core0)
[19:03:39] @ShiftIR,8,0,ER2
[19:03:39] @Get Force Trigger bit
[19:03:39] #TM_CTL_0=3
[19:03:39] @Get Trig Detected Cnt
[19:03:39] #numDetectedTriggers = 0
[19:03:39] @Get Mem Block Full Cnt
[19:03:39] #memFullCnt = 0
[19:03:39] detected 0 triggers of core0
[19:03:39] captured 0 memory blocks of core0
[19:03:39] @UnlockCable
[19:03:40] Running all active cores....
[19:03:40] @LockCable
[19:03:40] Polling trigger memory of core0....
[19:03:40] @ShiftIR,8,0,ER1
[19:03:40] @ShiftDR,21,0,data (select core0)
[19:03:40] @ShiftIR,8,0,ER2
[19:03:40] @Get Force Trigger bit
[19:03:40] #TM_CTL_0=3
[19:03:40] @Get Trig Detected Cnt
[19:03:40] #numDetectedTriggers = 0
[19:03:40] @Get Mem Block Full Cnt
[19:03:40] #memFullCnt = 0
[19:03:40] detected 0 triggers of core0
[19:03:40] captured 0 memory blocks of core0
[19:03:40] @UnlockCable
[19:03:41] Running all active cores....
[19:03:41] @LockCable
[19:03:41] Polling trigger memory of core0....
[19:03:41] @ShiftIR,8,0,ER1
[19:03:41] @ShiftDR,21,0,data (select core0)
[19:03:41] @ShiftIR,8,0,ER2
[19:03:41] @Get Force Trigger bit
[19:03:41] #TM_CTL_0=3
[19:03:41] @Get Trig Detected Cnt
[19:03:41] #numDetectedTriggers = 0
[19:03:41] @Get Mem Block Full Cnt
[19:03:41] #memFullCnt = 0
[19:03:41] detected 0 triggers of core0
[19:03:41] captured 0 memory blocks of core0
[19:03:41] @UnlockCable
[19:03:42] Running all active cores....
[19:03:42] @LockCable
[19:03:42] Polling trigger memory of core0....
[19:03:42] @ShiftIR,8,0,ER1
[19:03:42] @ShiftDR,21,0,data (select core0)
[19:03:42] @ShiftIR,8,0,ER2
[19:03:42] @Get Force Trigger bit
[19:03:42] #TM_CTL_0=3
[19:03:42] @Get Trig Detected Cnt
[19:03:42] #numDetectedTriggers = 0
[19:03:42] @Get Mem Block Full Cnt
[19:03:42] #memFullCnt = 0
[19:03:42] detected 0 triggers of core0
[19:03:42] captured 0 memory blocks of core0
[19:03:42] @UnlockCable
[19:03:43] Running all active cores....
[19:03:43] @LockCable
[19:03:43] Polling trigger memory of core0....
[19:03:43] @ShiftIR,8,0,ER1
[19:03:43] @ShiftDR,21,0,data (select core0)
[19:03:43] @ShiftIR,8,0,ER2
[19:03:43] @Get Force Trigger bit
[19:03:43] #TM_CTL_0=3
[19:03:43] @Get Trig Detected Cnt
[19:03:43] #numDetectedTriggers = 0
[19:03:43] @Get Mem Block Full Cnt
[19:03:43] #memFullCnt = 0
[19:03:43] detected 0 triggers of core0
[19:03:43] captured 0 memory blocks of core0
[19:03:43] @UnlockCable
[19:03:44] Running all active cores....
[19:03:44] @LockCable
[19:03:44] Polling trigger memory of core0....
[19:03:44] @ShiftIR,8,0,ER1
[19:03:44] @ShiftDR,21,0,data (select core0)
[19:03:44] @ShiftIR,8,0,ER2
[19:03:44] @Get Force Trigger bit
[19:03:44] #TM_CTL_0=3
[19:03:44] @Get Trig Detected Cnt
[19:03:44] #numDetectedTriggers = 0
[19:03:44] @Get Mem Block Full Cnt
[19:03:44] #memFullCnt = 0
[19:03:44] detected 0 triggers of core0
[19:03:44] captured 0 memory blocks of core0
[19:03:44] @UnlockCable
[19:03:45] Running all active cores....
[19:03:45] @LockCable
[19:03:45] Polling trigger memory of core0....
[19:03:45] @ShiftIR,8,0,ER1
[19:03:45] @ShiftDR,21,0,data (select core0)
[19:03:45] @ShiftIR,8,0,ER2
[19:03:45] @Get Force Trigger bit
[19:03:45] #TM_CTL_0=3
[19:03:45] @Get Trig Detected Cnt
[19:03:45] #numDetectedTriggers = 0
[19:03:45] @Get Mem Block Full Cnt
[19:03:45] #memFullCnt = 0
[19:03:45] detected 0 triggers of core0
[19:03:45] captured 0 memory blocks of core0
[19:03:45] @UnlockCable
[19:03:46] Running all active cores....
[19:03:46] @LockCable
[19:03:46] Polling trigger memory of core0....
[19:03:46] @ShiftIR,8,0,ER1
[19:03:46] @ShiftDR,21,0,data (select core0)
[19:03:46] @ShiftIR,8,0,ER2
[19:03:46] @Get Force Trigger bit
[19:03:46] #TM_CTL_0=3
[19:03:46] @Get Trig Detected Cnt
[19:03:46] #numDetectedTriggers = 0
[19:03:46] @Get Mem Block Full Cnt
[19:03:46] #memFullCnt = 0
[19:03:46] detected 0 triggers of core0
[19:03:46] captured 0 memory blocks of core0
[19:03:46] @UnlockCable
[19:03:47] Running all active cores....
[19:03:47] @LockCable
[19:03:47] Polling trigger memory of core0....
[19:03:47] @ShiftIR,8,0,ER1
[19:03:47] @ShiftDR,21,0,data (select core0)
[19:03:47] @ShiftIR,8,0,ER2
[19:03:47] @Get Force Trigger bit
[19:03:47] #TM_CTL_0=3
[19:03:47] @Get Trig Detected Cnt
[19:03:47] #numDetectedTriggers = 0
[19:03:47] @Get Mem Block Full Cnt
[19:03:47] #memFullCnt = 0
[19:03:47] detected 0 triggers of core0
[19:03:47] captured 0 memory blocks of core0
[19:03:47] @UnlockCable
[19:03:48] Running all active cores....
[19:03:48] @LockCable
[19:03:48] Polling trigger memory of core0....
[19:03:48] @ShiftIR,8,0,ER1
[19:03:48] @ShiftDR,21,0,data (select core0)
[19:03:48] @ShiftIR,8,0,ER2
[19:03:48] @Get Force Trigger bit
[19:03:48] #TM_CTL_0=3
[19:03:48] @Get Trig Detected Cnt
[19:03:48] #numDetectedTriggers = 0
[19:03:48] @Get Mem Block Full Cnt
[19:03:48] #memFullCnt = 0
[19:03:48] detected 0 triggers of core0
[19:03:48] captured 0 memory blocks of core0
[19:03:48] @UnlockCable
[19:03:49] Running all active cores....
[19:03:49] @LockCable
[19:03:49] Polling trigger memory of core0....
[19:03:49] @ShiftIR,8,0,ER1
[19:03:49] @ShiftDR,21,0,data (select core0)
[19:03:49] @ShiftIR,8,0,ER2
[19:03:49] @Get Force Trigger bit
[19:03:49] #TM_CTL_0=3
[19:03:49] @Get Trig Detected Cnt
[19:03:49] #numDetectedTriggers = 0
[19:03:49] @Get Mem Block Full Cnt
[19:03:49] #memFullCnt = 0
[19:03:49] detected 0 triggers of core0
[19:03:49] captured 0 memory blocks of core0
[19:03:49] @UnlockCable
[19:03:50] Running all active cores....
[19:03:50] @LockCable
[19:03:50] Polling trigger memory of core0....
[19:03:50] @ShiftIR,8,0,ER1
[19:03:50] @ShiftDR,21,0,data (select core0)
[19:03:50] @ShiftIR,8,0,ER2
[19:03:50] @Get Force Trigger bit
[19:03:50] #TM_CTL_0=3
[19:03:50] @Get Trig Detected Cnt
[19:03:50] #numDetectedTriggers = 0
[19:03:50] @Get Mem Block Full Cnt
[19:03:50] #memFullCnt = 0
[19:03:50] detected 0 triggers of core0
[19:03:50] captured 0 memory blocks of core0
[19:03:50] @UnlockCable
[19:03:51] Running all active cores....
[19:03:51] @LockCable
[19:03:51] Polling trigger memory of core0....
[19:03:51] @ShiftIR,8,0,ER1
[19:03:51] @ShiftDR,21,0,data (select core0)
[19:03:51] @ShiftIR,8,0,ER2
[19:03:51] @Get Force Trigger bit
[19:03:51] #TM_CTL_0=3
[19:03:51] @Get Trig Detected Cnt
[19:03:51] #numDetectedTriggers = 0
[19:03:52] @Get Mem Block Full Cnt
[19:03:52] #memFullCnt = 0
[19:03:52] detected 0 triggers of core0
[19:03:52] captured 0 memory blocks of core0
[19:03:52] @UnlockCable
[19:03:53] Running all active cores....
[19:03:53] @LockCable
[19:03:53] Polling trigger memory of core0....
[19:03:53] @ShiftIR,8,0,ER1
[19:03:53] @ShiftDR,21,0,data (select core0)
[19:03:53] @ShiftIR,8,0,ER2
[19:03:53] @Get Force Trigger bit
[19:03:53] #TM_CTL_0=3
[19:03:53] @Get Trig Detected Cnt
[19:03:53] #numDetectedTriggers = 0
[19:03:53] @Get Mem Block Full Cnt
[19:03:53] #memFullCnt = 0
[19:03:53] detected 0 triggers of core0
[19:03:53] captured 0 memory blocks of core0
[19:03:53] @UnlockCable
[19:03:54] Running all active cores....
[19:03:54] @LockCable
[19:03:54] Polling trigger memory of core0....
[19:03:54] @ShiftIR,8,0,ER1
[19:03:54] @ShiftDR,21,0,data (select core0)
[19:03:54] @ShiftIR,8,0,ER2
[19:03:54] @Get Force Trigger bit
[19:03:54] #TM_CTL_0=3
[19:03:54] @Get Trig Detected Cnt
[19:03:54] #numDetectedTriggers = 0
[19:03:54] @Get Mem Block Full Cnt
[19:03:54] #memFullCnt = 0
[19:03:54] detected 0 triggers of core0
[19:03:54] captured 0 memory blocks of core0
[19:03:54] @UnlockCable
[19:03:55] Running all active cores....
[19:03:55] @LockCable
[19:03:55] Polling trigger memory of core0....
[19:03:55] @ShiftIR,8,0,ER1
[19:03:55] @ShiftDR,21,0,data (select core0)
[19:03:55] @ShiftIR,8,0,ER2
[19:03:55] @Get Force Trigger bit
[19:03:55] #TM_CTL_0=3
[19:03:55] @Get Trig Detected Cnt
[19:03:55] #numDetectedTriggers = 0
[19:03:55] @Get Mem Block Full Cnt
[19:03:55] #memFullCnt = 0
[19:03:55] detected 0 triggers of core0
[19:03:55] captured 0 memory blocks of core0
[19:03:55] @UnlockCable
[19:03:56] Running all active cores....
[19:03:56] @LockCable
[19:03:56] Polling trigger memory of core0....
[19:03:56] @ShiftIR,8,0,ER1
[19:03:56] @ShiftDR,21,0,data (select core0)
[19:03:56] @ShiftIR,8,0,ER2
[19:03:56] @Get Force Trigger bit
[19:03:56] #TM_CTL_0=3
[19:03:56] @Get Trig Detected Cnt
[19:03:56] #numDetectedTriggers = 0
[19:03:56] @Get Mem Block Full Cnt
[19:03:56] #memFullCnt = 0
[19:03:56] detected 0 triggers of core0
[19:03:56] captured 0 memory blocks of core0
[19:03:56] @UnlockCable
[19:03:57] Running all active cores....
[19:03:57] @LockCable
[19:03:57] Polling trigger memory of core0....
[19:03:57] @ShiftIR,8,0,ER1
[19:03:57] @ShiftDR,21,0,data (select core0)
[19:03:57] @ShiftIR,8,0,ER2
[19:03:57] @Get Force Trigger bit
[19:03:57] #TM_CTL_0=3
[19:03:57] @Get Trig Detected Cnt
[19:03:57] #numDetectedTriggers = 0
[19:03:57] @Get Mem Block Full Cnt
[19:03:57] #memFullCnt = 0
[19:03:57] detected 0 triggers of core0
[19:03:57] captured 0 memory blocks of core0
[19:03:57] @UnlockCable
[19:03:58] Running all active cores....
[19:03:58] @LockCable
[19:03:58] Polling trigger memory of core0....
[19:03:58] @ShiftIR,8,0,ER1
[19:03:58] @ShiftDR,21,0,data (select core0)
[19:03:58] @ShiftIR,8,0,ER2
[19:03:58] @Get Force Trigger bit
[19:03:58] #TM_CTL_0=3
[19:03:58] @Get Trig Detected Cnt
[19:03:58] #numDetectedTriggers = 0
[19:03:58] @Get Mem Block Full Cnt
[19:03:58] #memFullCnt = 0
[19:03:58] detected 0 triggers of core0
[19:03:58] captured 0 memory blocks of core0
[19:03:58] @UnlockCable
[19:03:59] Running all active cores....
[19:03:59] @LockCable
[19:03:59] Polling trigger memory of core0....
[19:03:59] @ShiftIR,8,0,ER1
[19:03:59] @ShiftDR,21,0,data (select core0)
[19:03:59] @ShiftIR,8,0,ER2
[19:03:59] @Get Force Trigger bit
[19:03:59] #TM_CTL_0=3
[19:03:59] @Get Trig Detected Cnt
[19:03:59] #numDetectedTriggers = 0
[19:03:59] @Get Mem Block Full Cnt
[19:03:59] #memFullCnt = 0
[19:03:59] detected 0 triggers of core0
[19:03:59] captured 0 memory blocks of core0
[19:03:59] @UnlockCable
[19:04:00] Running all active cores....
[19:04:00] @LockCable
[19:04:00] Polling trigger memory of core0....
[19:04:00] @ShiftIR,8,0,ER1
[19:04:00] @ShiftDR,21,0,data (select core0)
[19:04:00] @ShiftIR,8,0,ER2
[19:04:00] @Get Force Trigger bit
[19:04:00] #TM_CTL_0=3
[19:04:00] @Get Trig Detected Cnt
[19:04:00] #numDetectedTriggers = 0
[19:04:00] @Get Mem Block Full Cnt
[19:04:00] #memFullCnt = 0
[19:04:00] detected 0 triggers of core0
[19:04:00] captured 0 memory blocks of core0
[19:04:00] @UnlockCable
[19:04:01] Running all active cores....
[19:04:01] @LockCable
[19:04:01] Polling trigger memory of core0....
[19:04:01] @ShiftIR,8,0,ER1
[19:04:01] @ShiftDR,21,0,data (select core0)
[19:04:01] @ShiftIR,8,0,ER2
[19:04:01] @Get Force Trigger bit
[19:04:01] #TM_CTL_0=3
[19:04:01] @Get Trig Detected Cnt
[19:04:01] #numDetectedTriggers = 0
[19:04:01] @Get Mem Block Full Cnt
[19:04:01] #memFullCnt = 0
[19:04:01] detected 0 triggers of core0
[19:04:01] captured 0 memory blocks of core0
[19:04:01] @UnlockCable
[19:04:02] Running all active cores....
[19:04:02] @LockCable
[19:04:02] Polling trigger memory of core0....
[19:04:02] @ShiftIR,8,0,ER1
[19:04:02] @ShiftDR,21,0,data (select core0)
[19:04:02] @ShiftIR,8,0,ER2
[19:04:02] @Get Force Trigger bit
[19:04:02] #TM_CTL_0=3
[19:04:02] @Get Trig Detected Cnt
[19:04:02] #numDetectedTriggers = 0
[19:04:02] @Get Mem Block Full Cnt
[19:04:02] #memFullCnt = 0
[19:04:02] detected 0 triggers of core0
[19:04:02] captured 0 memory blocks of core0
[19:04:02] @UnlockCable
[19:04:03] Running all active cores....
[19:04:03] @LockCable
[19:04:03] Polling trigger memory of core0....
[19:04:03] @ShiftIR,8,0,ER1
[19:04:03] @ShiftDR,21,0,data (select core0)
[19:04:03] @ShiftIR,8,0,ER2
[19:04:03] @Get Force Trigger bit
[19:04:03] #TM_CTL_0=3
[19:04:03] @Get Trig Detected Cnt
[19:04:03] #numDetectedTriggers = 0
[19:04:03] @Get Mem Block Full Cnt
[19:04:03] #memFullCnt = 0
[19:04:03] detected 0 triggers of core0
[19:04:03] captured 0 memory blocks of core0
[19:04:03] @UnlockCable
[19:04:04] Running all active cores....
[19:04:04] @LockCable
[19:04:04] Polling trigger memory of core0....
[19:04:04] @ShiftIR,8,0,ER1
[19:04:04] @ShiftDR,21,0,data (select core0)
[19:04:04] @ShiftIR,8,0,ER2
[19:04:04] @Get Force Trigger bit
[19:04:04] #TM_CTL_0=3
[19:04:04] @Get Trig Detected Cnt
[19:04:04] #numDetectedTriggers = 0
[19:04:04] @Get Mem Block Full Cnt
[19:04:04] #memFullCnt = 0
[19:04:04] detected 0 triggers of core0
[19:04:04] captured 0 memory blocks of core0
[19:04:04] @UnlockCable
[19:04:05] Running all active cores....
[19:04:05] @LockCable
[19:04:05] Polling trigger memory of core0....
[19:04:05] @ShiftIR,8,0,ER1
[19:04:05] @ShiftDR,21,0,data (select core0)
[19:04:05] @ShiftIR,8,0,ER2
[19:04:05] @Get Force Trigger bit
[19:04:05] #TM_CTL_0=3
[19:04:05] @Get Trig Detected Cnt
[19:04:05] #numDetectedTriggers = 0
[19:04:05] @Get Mem Block Full Cnt
[19:04:05] #memFullCnt = 0
[19:04:05] detected 0 triggers of core0
[19:04:05] captured 0 memory blocks of core0
[19:04:05] @UnlockCable
[19:04:06] Running all active cores....
[19:04:06] @LockCable
[19:04:06] User has manually stopped core0!
[19:04:06] @Set LA Start/Stop readback
[19:04:06] @Set LA Start/Stop 
[19:04:06] @UnlockCable
[19:04:06] @ReleaseCablePort
[19:04:06] @Disconnect
[19:04:06] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[19:04:52] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:04:52] Connecting cableserver to run Reveal debugger....
[19:04:52] @Connect
[19:04:52] @SetSharableApplications,2,Reveal,Mico
[19:04:52] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:04:52] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-6). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[19:04:52] @Disconnect
[19:04:54] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:04:54] Connecting cableserver to run Reveal debugger....
[19:04:54] @Connect
[19:04:54] @SetSharableApplications,2,Reveal,Mico
[19:04:54] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:04:54] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[19:04:54] @Disconnect
[19:04:56] @ReleaseCablePort
[19:04:56] @Disconnect
[19:04:56] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[19:05:12] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:05:12] Connecting cableserver to run Reveal debugger....
[19:05:19] @Connect
[19:05:19] @SetSharableApplications,2,Reveal,Mico
[19:05:19] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:05:19] @LockCable
[19:05:19] @GetServerStatus
[19:05:19] @Read
[19:05:19] @SetTargetDevice,0
[19:05:19] Connecting core0....
[19:05:19] @ShiftIR,8,0,ER1
[19:05:19] @ShiftDR,21,0,data (select core0)
[19:05:19] @ShiftIR,8,0,ER2
[19:05:19] Configuring core0....
[19:05:19] @JumpState,RUN_TEST_IDLE
[19:05:19] @JumpState,RUN_TEST_IDLE
[19:05:19] @JumpState,RUN_TEST_IDLE
[19:05:19] @ShiftIR,8,0,NOP
[19:05:19] @JumpState,RUN_TEST_IDLE
[19:05:19] @ShiftIR,8,0,ER2
[19:05:19] @Set Odd Parity readback
[19:05:19] @Set Odd Parity
[19:05:19] @Set LA Start/Stop readback
[19:05:19] @Set LA Start/Stop 
[19:05:19] #Reveal IP Version = 1_6_042617
[19:05:19] @Get Pattern
[19:05:19] #pattern readout = a5a5
[19:05:19] pattern readout passed!
[19:05:19] @Get Tracy Signature
[19:05:19] @Get Tracy Signature
[19:05:19] #signature from core0 = 627907712
[19:05:19] signature from core0 passed!
[19:05:19] @Set Opcode Value
[19:05:19] @Set Comp Value
[19:05:19] @Set Mask Value
[19:05:19] @Set Opcode Value
[19:05:19] @Set Comp Value
[19:05:19] @Set Mask Value
[19:05:19] @Set Opcode Value
[19:05:19] @Set Comp Value
[19:05:19] @Set Mask Value
[19:05:19] @Set Then Num
[19:05:19] @Set NEXT THEN
[19:05:19] @Set Cnt Cntg
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Set Event Count
[19:05:19] @Get BurstWrite CRC
[19:05:19] @Set Truth Tbl Addr Cnter Init
[19:05:19] @Set Truth Table Prog
[19:05:19] Configuring in burst mode....
[19:05:19] @Get BurstWrite CRC
[19:05:19] @Enable TE Trig
[19:05:19] @Enable Trig Output OR All readback
[19:05:19] @Enable Trig Output OR All
[19:05:19] @Enable Multiple Trig
[19:05:19] @Set Pre-Trig Sample
[19:05:19] @Set Post-Trig Sample
[19:05:19] finished configuration of core0
[19:05:19] Starting all active cores....
[19:05:19] @ShiftIR,8,0,ER1
[19:05:19] @ShiftDR,21,0,data (select active cores)
[19:05:19] @ShiftIR,8,0,ER2
[19:05:19] @Set LA Start cores
[19:05:19] @UnlockCable
[19:05:19] Running all active cores....
[19:05:19] @LockCable
[19:05:19] Polling trigger memory of core0....
[19:05:19] @ShiftIR,8,0,ER1
[19:05:19] @ShiftDR,21,0,data (select core0)
[19:05:19] @ShiftIR,8,0,ER2
[19:05:19] @Get Force Trigger bit
[19:05:19] #TM_CTL_0=3
[19:05:19] @Get Trig Detected Cnt
[19:05:19] #numDetectedTriggers = 0
[19:05:19] @Get Mem Block Full Cnt
[19:05:19] #memFullCnt = 0
[19:05:19] detected 0 triggers of core0
[19:05:19] captured 0 memory blocks of core0
[19:05:19] @UnlockCable
[19:05:20] Running all active cores....
[19:05:20] @LockCable
[19:05:20] Polling trigger memory of core0....
[19:05:20] @ShiftIR,8,0,ER1
[19:05:20] @ShiftDR,21,0,data (select core0)
[19:05:20] @ShiftIR,8,0,ER2
[19:05:20] @Get Force Trigger bit
[19:05:20] #TM_CTL_0=5
[19:05:20] @Get Trig Detected Cnt
[19:05:20] #numDetectedTriggers = 1
[19:05:20] @Get Mem Block Full Cnt
[19:05:20] #memFullCnt = 1
[19:05:20] Downloading trigger memory of core0....
[19:05:20] @Is LA Armed
[19:05:20] @Set LA Start/Stop readback
[19:05:20] @Set LA Start/Stop 
[19:05:20] @Set LA Start/Stop readback
[19:05:20] @Set LA Start/Stop 
[19:05:20] @Get Trig Detected Cnt
[19:05:20] #numDetectedTriggers = 1
[19:05:20] @Get Mem Block Full Cnt
[19:05:20] #memFullCnt = 1
[19:05:20] @Get Last Addr Written
[19:05:20] #lastAddrWritten = 273
[19:05:20] @Get Multiple Trig Enbl
[19:05:20] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[19:05:20] @Get BurstRead CRC
[19:05:20] @Set Trace Mem Cnter Init
[19:05:20] Uploading in burst mode....
[19:05:20] @ShiftDR,84992,1,data (burst read)
[19:05:20] @GetTDO,data,84992
[19:05:20] @Get BurstRead CRC
[19:05:20] @Get BurstRead CRC
[19:05:20] @Get Pre-Trig Sample Num
[19:05:20] @Get Post-Trig Sample Num
[19:05:20] @Get Pre-Trig Samples Captured
[19:05:20] @Get Trig Ptr
[19:05:20] #trigPtr = 1005
[19:05:20] #dataSize=11, numRead=1024, trace_out=1024
[19:05:20] #trig0={blockPosition:0,triggerPosition:726}
[19:05:20] finished download trigger memory of core0
[19:05:20] @UnlockCable
[19:05:20] @ReleaseCablePort
[19:05:20] @Disconnect
[19:05:20] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[19:06:20] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:06:20] Connecting cableserver to run Reveal debugger....
[19:06:20] @Connect
[19:06:20] @SetSharableApplications,2,Reveal,Mico
[19:06:20] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:06:20] @LockCable
[19:06:20] @GetServerStatus
[19:06:20] @Read
[19:06:20] @SetTargetDevice,0
[19:06:20] Connecting core0....
[19:06:20] @ShiftIR,8,0,ER1
[19:06:20] @ShiftDR,21,0,data (select core0)
[19:06:20] @ShiftIR,8,0,ER2
[19:06:20] Configuring core0....
[19:06:20] @JumpState,RUN_TEST_IDLE
[19:06:20] @JumpState,RUN_TEST_IDLE
[19:06:20] @JumpState,RUN_TEST_IDLE
[19:06:20] @ShiftIR,8,0,NOP
[19:06:20] @JumpState,RUN_TEST_IDLE
[19:06:20] @ShiftIR,8,0,ER2
[19:06:20] @Set Odd Parity readback
[19:06:20] @Set Odd Parity
[19:06:20] @Set LA Start/Stop readback
[19:06:20] @Set LA Start/Stop 
[19:06:20] #Reveal IP Version = 1_6_042617
[19:06:20] @Get Pattern
[19:06:20] #pattern readout = a5a5
[19:06:20] pattern readout passed!
[19:06:20] @Get Tracy Signature
[19:06:20] @Get Tracy Signature
[19:06:20] #signature from core0 = 627907712
[19:06:20] signature from core0 passed!
[19:06:20] @Set Opcode Value
[19:06:20] @Set Comp Value
[19:06:20] @Set Mask Value
[19:06:20] @Set Opcode Value
[19:06:20] @Set Comp Value
[19:06:20] @Set Mask Value
[19:06:20] @Set Opcode Value
[19:06:20] @Set Comp Value
[19:06:20] @Set Mask Value
[19:06:20] @Set Then Num
[19:06:20] @Set NEXT THEN
[19:06:20] @Set Cnt Cntg
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Set Event Count
[19:06:20] @Get BurstWrite CRC
[19:06:20] @Set Truth Tbl Addr Cnter Init
[19:06:20] @Set Truth Table Prog
[19:06:20] Configuring in burst mode....
[19:06:20] @Get BurstWrite CRC
[19:06:20] @Enable TE Trig
[19:06:20] @Enable Trig Output OR All readback
[19:06:20] @Enable Trig Output OR All
[19:06:20] @Enable Multiple Trig
[19:06:20] @Set Pre-Trig Sample
[19:06:20] @Set Post-Trig Sample
[19:06:20] finished configuration of core0
[19:06:20] Starting all active cores....
[19:06:20] @ShiftIR,8,0,ER1
[19:06:20] @ShiftDR,21,0,data (select active cores)
[19:06:20] @ShiftIR,8,0,ER2
[19:06:20] @Set LA Start cores
[19:06:20] @UnlockCable
[19:06:20] Running all active cores....
[19:06:20] @LockCable
[19:06:20] Polling trigger memory of core0....
[19:06:20] @ShiftIR,8,0,ER1
[19:06:20] @ShiftDR,21,0,data (select core0)
[19:06:20] @ShiftIR,8,0,ER2
[19:06:20] @Get Force Trigger bit
[19:06:20] #TM_CTL_0=3
[19:06:20] @Get Trig Detected Cnt
[19:06:20] #numDetectedTriggers = 0
[19:06:20] @Get Mem Block Full Cnt
[19:06:20] #memFullCnt = 0
[19:06:20] detected 0 triggers of core0
[19:06:20] captured 0 memory blocks of core0
[19:06:20] @UnlockCable
[19:06:21] Running all active cores....
[19:06:21] @LockCable
[19:06:21] Polling trigger memory of core0....
[19:06:21] @ShiftIR,8,0,ER1
[19:06:21] @ShiftDR,21,0,data (select core0)
[19:06:21] @ShiftIR,8,0,ER2
[19:06:21] @Get Force Trigger bit
[19:06:21] #TM_CTL_0=5
[19:06:21] @Get Trig Detected Cnt
[19:06:21] #numDetectedTriggers = 1
[19:06:21] @Get Mem Block Full Cnt
[19:06:21] #memFullCnt = 1
[19:06:21] Downloading trigger memory of core0....
[19:06:21] @Is LA Armed
[19:06:21] @Set LA Start/Stop readback
[19:06:21] @Set LA Start/Stop 
[19:06:21] @Set LA Start/Stop readback
[19:06:21] @Set LA Start/Stop 
[19:06:21] @Get Trig Detected Cnt
[19:06:21] #numDetectedTriggers = 1
[19:06:21] @Get Mem Block Full Cnt
[19:06:21] #memFullCnt = 1
[19:06:21] @Get Last Addr Written
[19:06:21] #lastAddrWritten = 90
[19:06:21] @Get Multiple Trig Enbl
[19:06:21] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[19:06:21] @Get BurstRead CRC
[19:06:21] @Set Trace Mem Cnter Init
[19:06:21] Uploading in burst mode....
[19:06:21] @ShiftDR,84992,1,data (burst read)
[19:06:21] @GetTDO,data,84992
[19:06:21] @Get BurstRead CRC
[19:06:21] @Get BurstRead CRC
[19:06:21] @Get Pre-Trig Sample Num
[19:06:21] @Get Post-Trig Sample Num
[19:06:21] @Get Pre-Trig Samples Captured
[19:06:21] @Get Trig Ptr
[19:06:21] #trigPtr = 822
[19:06:21] #dataSize=11, numRead=1024, trace_out=1024
[19:06:21] #trig0={blockPosition:0,triggerPosition:726}
[19:06:21] finished download trigger memory of core0
[19:06:21] @UnlockCable
[19:06:21] @ReleaseCablePort
[19:06:21] @Disconnect
[19:06:21] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[19:06:54] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:06:54] Connecting cableserver to run Reveal debugger....
[19:06:54] @Connect
[19:06:54] @SetSharableApplications,2,Reveal,Mico
[19:07:04] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:07:04] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[19:07:04] @Disconnect
[19:07:06] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:07:06] Connecting cableserver to run Reveal debugger....
[19:07:06] @Connect
[19:07:06] @SetSharableApplications,2,Reveal,Mico
[19:07:06] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:07:06] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[19:07:06] @Disconnect
[19:07:08] @ReleaseCablePort
[19:07:08] @Disconnect
[19:07:08] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[19:07:20] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:07:20] Connecting cableserver to run Reveal debugger....
[19:07:27] @Connect
[19:07:27] @SetSharableApplications,2,Reveal,Mico
[19:07:27] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:07:27] @LockCable
[19:07:27] @GetServerStatus
[19:07:27] @Read
[19:07:27] @SetTargetDevice,0
[19:07:27] Connecting core0....
[19:07:27] @ShiftIR,8,0,ER1
[19:07:27] @ShiftDR,21,0,data (select core0)
[19:07:27] @ShiftIR,8,0,ER2
[19:07:27] Configuring core0....
[19:07:27] @JumpState,RUN_TEST_IDLE
[19:07:27] @JumpState,RUN_TEST_IDLE
[19:07:27] @JumpState,RUN_TEST_IDLE
[19:07:27] @ShiftIR,8,0,NOP
[19:07:27] @JumpState,RUN_TEST_IDLE
[19:07:27] @ShiftIR,8,0,ER2
[19:07:27] @Set Odd Parity readback
[19:07:27] @Set Odd Parity
[19:07:27] @Set LA Start/Stop readback
[19:07:27] @Set LA Start/Stop 
[19:07:27] #Reveal IP Version = 1_6_042617
[19:07:27] @Get Pattern
[19:07:27] #pattern readout = a5a5
[19:07:27] pattern readout passed!
[19:07:27] @Get Tracy Signature
[19:07:27] @Get Tracy Signature
[19:07:27] #signature from core0 = 627907712
[19:07:27] signature from core0 passed!
[19:07:27] @Set Opcode Value
[19:07:27] @Set Comp Value
[19:07:27] @Set Mask Value
[19:07:27] @Set Opcode Value
[19:07:27] @Set Comp Value
[19:07:27] @Set Mask Value
[19:07:27] @Set Opcode Value
[19:07:27] @Set Comp Value
[19:07:27] @Set Mask Value
[19:07:27] @Set Then Num
[19:07:27] @Set NEXT THEN
[19:07:27] @Set Cnt Cntg
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Set Event Count
[19:07:27] @Get BurstWrite CRC
[19:07:27] @Set Truth Tbl Addr Cnter Init
[19:07:27] @Set Truth Table Prog
[19:07:27] Configuring in burst mode....
[19:07:27] @Get BurstWrite CRC
[19:07:27] @Enable TE Trig
[19:07:27] @Enable Trig Output OR All readback
[19:07:27] @Enable Trig Output OR All
[19:07:27] @Enable Multiple Trig
[19:07:27] @Set Pre-Trig Sample
[19:07:27] @Set Post-Trig Sample
[19:07:27] finished configuration of core0
[19:07:27] Starting all active cores....
[19:07:27] @ShiftIR,8,0,ER1
[19:07:27] @ShiftDR,21,0,data (select active cores)
[19:07:27] @ShiftIR,8,0,ER2
[19:07:27] @Set LA Start cores
[19:07:27] @UnlockCable
[19:07:27] Running all active cores....
[19:07:27] @LockCable
[19:07:27] Polling trigger memory of core0....
[19:07:27] @ShiftIR,8,0,ER1
[19:07:27] @ShiftDR,21,0,data (select core0)
[19:07:27] @ShiftIR,8,0,ER2
[19:07:27] @Get Force Trigger bit
[19:07:27] #TM_CTL_0=5
[19:07:27] @Get Trig Detected Cnt
[19:07:27] #numDetectedTriggers = 1
[19:07:27] @Get Mem Block Full Cnt
[19:07:27] #memFullCnt = 1
[19:07:27] Downloading trigger memory of core0....
[19:07:27] @Is LA Armed
[19:07:27] @Set LA Start/Stop readback
[19:07:27] @Set LA Start/Stop 
[19:07:27] @Set LA Start/Stop readback
[19:07:27] @Set LA Start/Stop 
[19:07:27] @Get Trig Detected Cnt
[19:07:27] #numDetectedTriggers = 1
[19:07:27] @Get Mem Block Full Cnt
[19:07:27] #memFullCnt = 1
[19:07:27] @Get Last Addr Written
[19:07:27] #lastAddrWritten = 680
[19:07:27] @Get Multiple Trig Enbl
[19:07:27] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[19:07:27] @Get BurstRead CRC
[19:07:27] @Set Trace Mem Cnter Init
[19:07:27] Uploading in burst mode....
[19:07:28] @ShiftDR,84992,1,data (burst read)
[19:07:28] @GetTDO,data,84992
[19:07:28] @Get BurstRead CRC
[19:07:28] @Get BurstRead CRC
[19:07:28] @Get Pre-Trig Sample Num
[19:07:28] @Get Post-Trig Sample Num
[19:07:28] @Get Pre-Trig Samples Captured
[19:07:28] @Get Trig Ptr
[19:07:28] #trigPtr = 388
[19:07:28] #dataSize=11, numRead=1024, trace_out=1024
[19:07:28] #trig0={blockPosition:0,triggerPosition:726}
[19:07:28] finished download trigger memory of core0
[19:07:28] @UnlockCable
[19:07:28] @ReleaseCablePort
[19:07:28] @Disconnect
[19:07:28] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[19:07:50] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:07:50] Connecting cableserver to run Reveal debugger....
[19:07:50] @Connect
[19:07:50] @SetSharableApplications,2,Reveal,Mico
[19:08:00] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:08:00] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-5). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[19:08:00] @Disconnect
[19:08:02] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:08:02] Connecting cableserver to run Reveal debugger....
[19:08:02] @Connect
[19:08:02] @SetSharableApplications,2,Reveal,Mico
[19:08:02] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:08:02] ERROR: failed to set cable port (cable:USB port:EzUSB-0 error:-1). <a href='file:///D:/lscc/diamond/3.12/docs/manuals/troubleshoot.pdf#FailurePoints'>See Reveal Troubleshooting Guide for more details on Failure Points (2) and (5)</a>.
[19:08:02] @Disconnect
[19:08:04] @ReleaseCablePort
[19:08:04] @Disconnect
[19:08:04] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[19:08:09] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:08:09] Connecting cableserver to run Reveal debugger....
[19:08:16] @Connect
[19:08:16] @SetSharableApplications,2,Reveal,Mico
[19:08:16] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:08:16] @LockCable
[19:08:16] @GetServerStatus
[19:08:16] @Read
[19:08:16] @SetTargetDevice,0
[19:08:16] Connecting core0....
[19:08:16] @ShiftIR,8,0,ER1
[19:08:16] @ShiftDR,21,0,data (select core0)
[19:08:16] @ShiftIR,8,0,ER2
[19:08:16] Configuring core0....
[19:08:16] @JumpState,RUN_TEST_IDLE
[19:08:16] @JumpState,RUN_TEST_IDLE
[19:08:16] @JumpState,RUN_TEST_IDLE
[19:08:16] @ShiftIR,8,0,NOP
[19:08:16] @JumpState,RUN_TEST_IDLE
[19:08:16] @ShiftIR,8,0,ER2
[19:08:16] @Set Odd Parity readback
[19:08:16] @Set Odd Parity
[19:08:16] @Set LA Start/Stop readback
[19:08:16] @Set LA Start/Stop 
[19:08:16] #Reveal IP Version = 1_6_042617
[19:08:16] @Get Pattern
[19:08:16] #pattern readout = a5a5
[19:08:16] pattern readout passed!
[19:08:16] @Get Tracy Signature
[19:08:16] @Get Tracy Signature
[19:08:16] #signature from core0 = 627907712
[19:08:16] signature from core0 passed!
[19:08:16] @Set Opcode Value
[19:08:16] @Set Comp Value
[19:08:16] @Set Mask Value
[19:08:16] @Set Opcode Value
[19:08:16] @Set Comp Value
[19:08:16] @Set Mask Value
[19:08:16] @Set Opcode Value
[19:08:16] @Set Comp Value
[19:08:16] @Set Mask Value
[19:08:16] @Set Then Num
[19:08:16] @Set NEXT THEN
[19:08:16] @Set Cnt Cntg
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Set Event Count
[19:08:16] @Get BurstWrite CRC
[19:08:16] @Set Truth Tbl Addr Cnter Init
[19:08:16] @Set Truth Table Prog
[19:08:16] Configuring in burst mode....
[19:08:16] @Get BurstWrite CRC
[19:08:16] @Enable TE Trig
[19:08:16] @Enable Trig Output OR All readback
[19:08:16] @Enable Trig Output OR All
[19:08:16] @Enable Multiple Trig
[19:08:16] @Set Pre-Trig Sample
[19:08:16] @Set Post-Trig Sample
[19:08:16] finished configuration of core0
[19:08:16] Starting all active cores....
[19:08:16] @ShiftIR,8,0,ER1
[19:08:16] @ShiftDR,21,0,data (select active cores)
[19:08:16] @ShiftIR,8,0,ER2
[19:08:16] @Set LA Start cores
[19:08:16] @UnlockCable
[19:08:16] Running all active cores....
[19:08:16] @LockCable
[19:08:16] Polling trigger memory of core0....
[19:08:16] @ShiftIR,8,0,ER1
[19:08:16] @ShiftDR,21,0,data (select core0)
[19:08:16] @ShiftIR,8,0,ER2
[19:08:16] @Get Force Trigger bit
[19:08:16] #TM_CTL_0=3
[19:08:16] @Get Trig Detected Cnt
[19:08:16] #numDetectedTriggers = 0
[19:08:16] @Get Mem Block Full Cnt
[19:08:16] #memFullCnt = 0
[19:08:16] detected 0 triggers of core0
[19:08:16] captured 0 memory blocks of core0
[19:08:16] @UnlockCable
[19:08:17] Running all active cores....
[19:08:17] @LockCable
[19:08:17] Polling trigger memory of core0....
[19:08:17] @ShiftIR,8,0,ER1
[19:08:17] @ShiftDR,21,0,data (select core0)
[19:08:17] @ShiftIR,8,0,ER2
[19:08:17] @Get Force Trigger bit
[19:08:17] #TM_CTL_0=5
[19:08:17] @Get Trig Detected Cnt
[19:08:17] #numDetectedTriggers = 1
[19:08:17] @Get Mem Block Full Cnt
[19:08:17] #memFullCnt = 1
[19:08:17] Downloading trigger memory of core0....
[19:08:17] @Is LA Armed
[19:08:17] @Set LA Start/Stop readback
[19:08:17] @Set LA Start/Stop 
[19:08:17] @Set LA Start/Stop readback
[19:08:17] @Set LA Start/Stop 
[19:08:17] @Get Trig Detected Cnt
[19:08:17] #numDetectedTriggers = 1
[19:08:17] @Get Mem Block Full Cnt
[19:08:17] #memFullCnt = 1
[19:08:17] @Get Last Addr Written
[19:08:17] #lastAddrWritten = 678
[19:08:17] @Get Multiple Trig Enbl
[19:08:17] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[19:08:17] @Get BurstRead CRC
[19:08:17] @Set Trace Mem Cnter Init
[19:08:17] Uploading in burst mode....
[19:08:17] @ShiftDR,84992,1,data (burst read)
[19:08:17] @GetTDO,data,84992
[19:08:17] @Get BurstRead CRC
[19:08:17] @Get BurstRead CRC
[19:08:18] @Get Pre-Trig Sample Num
[19:08:18] @Get Post-Trig Sample Num
[19:08:18] @Get Pre-Trig Samples Captured
[19:08:18] @Get Trig Ptr
[19:08:18] #trigPtr = 386
[19:08:18] #dataSize=11, numRead=1024, trace_out=1024
[19:08:18] #trig0={blockPosition:0,triggerPosition:726}
[19:08:18] finished download trigger memory of core0
[19:08:18] @UnlockCable
[19:08:18] @ReleaseCablePort
[19:08:18] @Disconnect
[19:08:18] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
[19:08:24] runProject on device [1. LFE5U-25F] using D:/Project/H100_FPGA/untitled12.rva [debug0513.rvl]
[19:08:24] Connecting cableserver to run Reveal debugger....
[19:08:24] @Connect
[19:08:24] @SetSharableApplications,2,Reveal,Mico
[19:08:24] @SetCablePort,USB,EzUSB-0,8,0,0,1,1,0,0,0,1
[19:08:24] @LockCable
[19:08:24] @GetServerStatus
[19:08:24] @Read
[19:08:24] @SetTargetDevice,0
[19:08:24] Connecting core0....
[19:08:24] @ShiftIR,8,0,ER1
[19:08:24] @ShiftDR,21,0,data (select core0)
[19:08:24] @ShiftIR,8,0,ER2
[19:08:24] Configuring core0....
[19:08:24] @JumpState,RUN_TEST_IDLE
[19:08:24] @JumpState,RUN_TEST_IDLE
[19:08:24] @JumpState,RUN_TEST_IDLE
[19:08:24] @ShiftIR,8,0,NOP
[19:08:24] @JumpState,RUN_TEST_IDLE
[19:08:24] @ShiftIR,8,0,ER2
[19:08:24] @Set Odd Parity readback
[19:08:24] @Set Odd Parity
[19:08:24] @Set LA Start/Stop readback
[19:08:24] @Set LA Start/Stop 
[19:08:24] #Reveal IP Version = 1_6_042617
[19:08:24] @Get Pattern
[19:08:24] #pattern readout = a5a5
[19:08:24] pattern readout passed!
[19:08:24] @Get Tracy Signature
[19:08:24] @Get Tracy Signature
[19:08:24] #signature from core0 = 627907712
[19:08:24] signature from core0 passed!
[19:08:24] @Set Opcode Value
[19:08:24] @Set Comp Value
[19:08:24] @Set Mask Value
[19:08:24] @Set Opcode Value
[19:08:24] @Set Comp Value
[19:08:24] @Set Mask Value
[19:08:24] @Set Opcode Value
[19:08:24] @Set Comp Value
[19:08:24] @Set Mask Value
[19:08:24] @Set Then Num
[19:08:24] @Set NEXT THEN
[19:08:24] @Set Cnt Cntg
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Set Event Count
[19:08:24] @Get BurstWrite CRC
[19:08:24] @Set Truth Tbl Addr Cnter Init
[19:08:24] @Set Truth Table Prog
[19:08:24] Configuring in burst mode....
[19:08:24] @Get BurstWrite CRC
[19:08:24] @Enable TE Trig
[19:08:24] @Enable Trig Output OR All readback
[19:08:24] @Enable Trig Output OR All
[19:08:24] @Enable Multiple Trig
[19:08:24] @Set Pre-Trig Sample
[19:08:24] @Set Post-Trig Sample
[19:08:24] finished configuration of core0
[19:08:24] Starting all active cores....
[19:08:24] @ShiftIR,8,0,ER1
[19:08:24] @ShiftDR,21,0,data (select active cores)
[19:08:24] @ShiftIR,8,0,ER2
[19:08:24] @Set LA Start cores
[19:08:24] @UnlockCable
[19:08:24] Running all active cores....
[19:08:24] @LockCable
[19:08:24] Polling trigger memory of core0....
[19:08:24] @ShiftIR,8,0,ER1
[19:08:24] @ShiftDR,21,0,data (select core0)
[19:08:24] @ShiftIR,8,0,ER2
[19:08:24] @Get Force Trigger bit
[19:08:24] #TM_CTL_0=3
[19:08:24] @Get Trig Detected Cnt
[19:08:24] #numDetectedTriggers = 0
[19:08:24] @Get Mem Block Full Cnt
[19:08:24] #memFullCnt = 0
[19:08:24] detected 0 triggers of core0
[19:08:24] captured 0 memory blocks of core0
[19:08:24] @UnlockCable
[19:08:25] Running all active cores....
[19:08:25] @LockCable
[19:08:25] Polling trigger memory of core0....
[19:08:25] @ShiftIR,8,0,ER1
[19:08:25] @ShiftDR,21,0,data (select core0)
[19:08:25] @ShiftIR,8,0,ER2
[19:08:25] @Get Force Trigger bit
[19:08:25] #TM_CTL_0=5
[19:08:25] @Get Trig Detected Cnt
[19:08:25] #numDetectedTriggers = 1
[19:08:25] @Get Mem Block Full Cnt
[19:08:25] #memFullCnt = 1
[19:08:25] Downloading trigger memory of core0....
[19:08:25] @Is LA Armed
[19:08:25] @Set LA Start/Stop readback
[19:08:25] @Set LA Start/Stop 
[19:08:25] @Set LA Start/Stop readback
[19:08:25] @Set LA Start/Stop 
[19:08:25] @Get Trig Detected Cnt
[19:08:25] #numDetectedTriggers = 1
[19:08:25] @Get Mem Block Full Cnt
[19:08:25] #memFullCnt = 1
[19:08:25] @Get Last Addr Written
[19:08:25] #lastAddrWritten = 188
[19:08:25] @Get Multiple Trig Enbl
[19:08:25] #traceWidth=83, userSelectedTriggers=1, numTrigEnable=1
[19:08:25] @Get BurstRead CRC
[19:08:25] @Set Trace Mem Cnter Init
[19:08:25] Uploading in burst mode....
[19:08:25] @ShiftDR,84992,1,data (burst read)
[19:08:25] @GetTDO,data,84992
[19:08:25] @Get BurstRead CRC
[19:08:25] @Get BurstRead CRC
[19:08:25] @Get Pre-Trig Sample Num
[19:08:25] @Get Post-Trig Sample Num
[19:08:25] @Get Pre-Trig Samples Captured
[19:08:25] @Get Trig Ptr
[19:08:25] #trigPtr = 920
[19:08:25] #dataSize=11, numRead=1024, trace_out=1024
[19:08:25] #trig0={blockPosition:0,triggerPosition:726}
[19:08:25] finished download trigger memory of core0
[19:08:25] @UnlockCable
[19:08:25] @ReleaseCablePort
[19:08:25] @Disconnect
[19:08:25] All messages logged in file D:/Project/H100_FPGA/c25x_fpga/reveal_debug.log
