// Seed: 4261679538
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  output wire id_27;
  inout wire id_26;
  input wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wire id_2,
    output supply0 id_3,
    output tri id_4,
    inout tri id_5,
    inout wor id_6,
    input wand id_7,
    output supply0 id_8,
    input wor id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply1 id_12,
    input uwire id_13,
    output tri1 id_14,
    input wire id_15,
    input tri0 id_16,
    input tri id_17
);
  id_19 :
  assert property (@(posedge id_1) id_16)
  else $signed(99);
  ;
  wire id_20[-1 : 1];
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19,
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_19,
      id_19,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19,
      id_19,
      id_20,
      id_20,
      id_20,
      id_19
  );
endmodule
