This repo parses dump files generated by uhdm-dump (typically generated from Verilog using Surelog)
and formats them for use with Hardcaml. Only a small subset of files is supported at the moment.
Example adders and multipliers are included.
