ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_dbg.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c"
  18              		.section	.text.dbg_id_get,"ax",%progbits
  19              		.align	1
  20              		.global	dbg_id_get
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	dbg_id_get:
  26              	.LFB56:
   1:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** /*!
   2:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \file    gd32f10x_dbg.c
   3:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \brief   DBG driver
   4:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
   5:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** */
  10:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
  11:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** /*
  12:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
  14:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** are permitted provided that the following conditions are met:
  16:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
  17:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****        list of conditions and the following disclaimer.
  19:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****        this list of conditions and the following disclaimer in the documentation 
  21:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****        and/or other materials provided with the distribution.
  22:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****        may be used to endorse or promote products derived from this software without 
  24:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****        specific prior written permission.
  25:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
  26:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 2


  33:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** OF SUCH DAMAGE.
  36:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** */
  37:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
  38:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** #include "gd32f10x_dbg.h"
  39:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
  40:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** /*!
  41:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \brief      read DBG_ID code register
  42:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[in]  none
  43:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[out] none
  44:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \retval     DBG_ID code
  45:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** */
  46:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** uint32_t dbg_id_get(void)
  47:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** {
  27              		.loc 1 47 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
  48:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     return DBG_ID;
  39              		.loc 1 48 12
  40 0004 024B     		ldr	r3, .L3
  41 0006 1B68     		ldr	r3, [r3]
  49:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** }
  42              		.loc 1 49 1
  43 0008 1846     		mov	r0, r3
  44 000a BD46     		mov	sp, r7
  45              	.LCFI2:
  46              		.cfi_def_cfa_register 13
  47              		@ sp needed
  48 000c 80BC     		pop	{r7}
  49              	.LCFI3:
  50              		.cfi_restore 7
  51              		.cfi_def_cfa_offset 0
  52 000e 7047     		bx	lr
  53              	.L4:
  54              		.align	2
  55              	.L3:
  56 0010 002004E0 		.word	-536600576
  57              		.cfi_endproc
  58              	.LFE56:
  60              		.section	.text.dbg_low_power_enable,"ax",%progbits
  61              		.align	1
  62              		.global	dbg_low_power_enable
  63              		.syntax unified
  64              		.thumb
  65              		.thumb_func
  67              	dbg_low_power_enable:
  68              	.LFB57:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 3


  50:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
  51:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** /*!
  52:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \brief      enable low power behavior when the mcu is in debug mode
  53:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[in]  dbg_low_power:
  54:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****                 one or more parameters can be selected which are shown as below:
  55:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_LOW_POWER_SLEEP: keep debugger connection during sleep mode
  56:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_LOW_POWER_DEEPSLEEP: keep debugger connection during deepsleep mode
  57:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_LOW_POWER_STANDBY: keep debugger connection during standby mode
  58:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[out] none
  59:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \retval     none
  60:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** */
  61:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** void dbg_low_power_enable(uint32_t dbg_low_power)
  62:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** {
  69              		.loc 1 62 1
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 8
  72              		@ frame_needed = 1, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74 0000 80B4     		push	{r7}
  75              	.LCFI4:
  76              		.cfi_def_cfa_offset 4
  77              		.cfi_offset 7, -4
  78 0002 83B0     		sub	sp, sp, #12
  79              	.LCFI5:
  80              		.cfi_def_cfa_offset 16
  81 0004 00AF     		add	r7, sp, #0
  82              	.LCFI6:
  83              		.cfi_def_cfa_register 7
  84 0006 7860     		str	r0, [r7, #4]
  63:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     DBG_CTL |= dbg_low_power;
  85              		.loc 1 63 5
  86 0008 054B     		ldr	r3, .L6
  87 000a 1A68     		ldr	r2, [r3]
  88 000c 0449     		ldr	r1, .L6
  89              		.loc 1 63 13
  90 000e 7B68     		ldr	r3, [r7, #4]
  91 0010 1343     		orrs	r3, r3, r2
  92 0012 0B60     		str	r3, [r1]
  64:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** }
  93              		.loc 1 64 1
  94 0014 00BF     		nop
  95 0016 0C37     		adds	r7, r7, #12
  96              	.LCFI7:
  97              		.cfi_def_cfa_offset 4
  98 0018 BD46     		mov	sp, r7
  99              	.LCFI8:
 100              		.cfi_def_cfa_register 13
 101              		@ sp needed
 102 001a 80BC     		pop	{r7}
 103              	.LCFI9:
 104              		.cfi_restore 7
 105              		.cfi_def_cfa_offset 0
 106 001c 7047     		bx	lr
 107              	.L7:
 108 001e 00BF     		.align	2
 109              	.L6:
 110 0020 042004E0 		.word	-536600572
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 4


 111              		.cfi_endproc
 112              	.LFE57:
 114              		.section	.text.dbg_low_power_disable,"ax",%progbits
 115              		.align	1
 116              		.global	dbg_low_power_disable
 117              		.syntax unified
 118              		.thumb
 119              		.thumb_func
 121              	dbg_low_power_disable:
 122              	.LFB58:
  65:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
  66:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** /*!
  67:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \brief      disable low power behavior when the mcu is in debug mode
  68:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[in]  dbg_low_power:
  69:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****                 one or more parameters can be selected which are shown as below:
  70:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_LOW_POWER_SLEEP: donot keep debugger connection during sleep mode
  71:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_LOW_POWER_DEEPSLEEP: donot keep debugger connection during deepsleep mode
  72:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_LOW_POWER_STANDBY: donot keep debugger connection during standby mode
  73:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[out] none
  74:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \retval     none
  75:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** */
  76:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** void dbg_low_power_disable(uint32_t dbg_low_power)
  77:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** {
 123              		.loc 1 77 1
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 8
 126              		@ frame_needed = 1, uses_anonymous_args = 0
 127              		@ link register save eliminated.
 128 0000 80B4     		push	{r7}
 129              	.LCFI10:
 130              		.cfi_def_cfa_offset 4
 131              		.cfi_offset 7, -4
 132 0002 83B0     		sub	sp, sp, #12
 133              	.LCFI11:
 134              		.cfi_def_cfa_offset 16
 135 0004 00AF     		add	r7, sp, #0
 136              	.LCFI12:
 137              		.cfi_def_cfa_register 7
 138 0006 7860     		str	r0, [r7, #4]
  78:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     DBG_CTL &= ~dbg_low_power;
 139              		.loc 1 78 5
 140 0008 054B     		ldr	r3, .L9
 141 000a 1A68     		ldr	r2, [r3]
 142              		.loc 1 78 16
 143 000c 7B68     		ldr	r3, [r7, #4]
 144 000e DB43     		mvns	r3, r3
 145              		.loc 1 78 5
 146 0010 0349     		ldr	r1, .L9
 147              		.loc 1 78 13
 148 0012 1340     		ands	r3, r3, r2
 149 0014 0B60     		str	r3, [r1]
  79:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** }
 150              		.loc 1 79 1
 151 0016 00BF     		nop
 152 0018 0C37     		adds	r7, r7, #12
 153              	.LCFI13:
 154              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 5


 155 001a BD46     		mov	sp, r7
 156              	.LCFI14:
 157              		.cfi_def_cfa_register 13
 158              		@ sp needed
 159 001c 80BC     		pop	{r7}
 160              	.LCFI15:
 161              		.cfi_restore 7
 162              		.cfi_def_cfa_offset 0
 163 001e 7047     		bx	lr
 164              	.L10:
 165              		.align	2
 166              	.L9:
 167 0020 042004E0 		.word	-536600572
 168              		.cfi_endproc
 169              	.LFE58:
 171              		.section	.text.dbg_periph_enable,"ax",%progbits
 172              		.align	1
 173              		.global	dbg_periph_enable
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 178              	dbg_periph_enable:
 179              	.LFB59:
  80:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
  81:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** /*!
  82:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \brief      enable peripheral behavior when the mcu is in debug mode
  83:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[in]  dbg_periph: refer to dbg_periph_enum
  84:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****                 one or more parameters can be selected which are shown as below:
  85:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_FWDGT_HOLD : debug FWDGT kept when core is halted
  86:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_WWDGT_HOLD : debug WWDGT kept when core is halted
  87:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_CANx_HOLD (x=0,1,CAN1 is only available for CL series): hold CANx counter whe
  88:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_I2Cx_HOLD (x=0,1): hold I2Cx smbus when core is halted
  89:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_TIMERx_HOLD (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available f
  90:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[out] none
  91:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \retval     none
  92:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** */
  93:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** void dbg_periph_enable(dbg_periph_enum dbg_periph)
  94:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** {
 180              		.loc 1 94 1
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 8
 183              		@ frame_needed = 1, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 185 0000 80B4     		push	{r7}
 186              	.LCFI16:
 187              		.cfi_def_cfa_offset 4
 188              		.cfi_offset 7, -4
 189 0002 83B0     		sub	sp, sp, #12
 190              	.LCFI17:
 191              		.cfi_def_cfa_offset 16
 192 0004 00AF     		add	r7, sp, #0
 193              	.LCFI18:
 194              		.cfi_def_cfa_register 7
 195 0006 7860     		str	r0, [r7, #4]
  95:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     DBG_CTL |= (uint32_t)dbg_periph;
 196              		.loc 1 95 5
 197 0008 054B     		ldr	r3, .L12
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 6


 198 000a 1A68     		ldr	r2, [r3]
 199 000c 0449     		ldr	r1, .L12
 200              		.loc 1 95 13
 201 000e 7B68     		ldr	r3, [r7, #4]
 202 0010 1343     		orrs	r3, r3, r2
 203 0012 0B60     		str	r3, [r1]
  96:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** }
 204              		.loc 1 96 1
 205 0014 00BF     		nop
 206 0016 0C37     		adds	r7, r7, #12
 207              	.LCFI19:
 208              		.cfi_def_cfa_offset 4
 209 0018 BD46     		mov	sp, r7
 210              	.LCFI20:
 211              		.cfi_def_cfa_register 13
 212              		@ sp needed
 213 001a 80BC     		pop	{r7}
 214              	.LCFI21:
 215              		.cfi_restore 7
 216              		.cfi_def_cfa_offset 0
 217 001c 7047     		bx	lr
 218              	.L13:
 219 001e 00BF     		.align	2
 220              	.L12:
 221 0020 042004E0 		.word	-536600572
 222              		.cfi_endproc
 223              	.LFE59:
 225              		.section	.text.dbg_periph_disable,"ax",%progbits
 226              		.align	1
 227              		.global	dbg_periph_disable
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 232              	dbg_periph_disable:
 233              	.LFB60:
  97:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
  98:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** /*!
  99:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \brief      disable peripheral behavior when the mcu is in debug mode
 100:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[in]  dbg_periph: refer to dbg_periph_enum
 101:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****                 one or more parameters can be selected which are shown as below:
 102:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_FWDGT_HOLD : debug FWDGT kept when core is halted
 103:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_WWDGT_HOLD : debug WWDGT kept when core is halted
 104:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_CANx_HOLD (x=0,1,CAN1 is only available for CL series): hold CAN0 counter whe
 105:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_I2Cx_HOLD (x=0,1): hold I2Cx smbus when core is halted
 106:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        DBG_TIMERx_HOLD (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are only available 
 107:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[out] none
 108:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \retval     none
 109:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** */
 110:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** void dbg_periph_disable(dbg_periph_enum dbg_periph)
 111:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** {
 234              		.loc 1 111 1
 235              		.cfi_startproc
 236              		@ args = 0, pretend = 0, frame = 8
 237              		@ frame_needed = 1, uses_anonymous_args = 0
 238              		@ link register save eliminated.
 239 0000 80B4     		push	{r7}
 240              	.LCFI22:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 7


 241              		.cfi_def_cfa_offset 4
 242              		.cfi_offset 7, -4
 243 0002 83B0     		sub	sp, sp, #12
 244              	.LCFI23:
 245              		.cfi_def_cfa_offset 16
 246 0004 00AF     		add	r7, sp, #0
 247              	.LCFI24:
 248              		.cfi_def_cfa_register 7
 249 0006 7860     		str	r0, [r7, #4]
 112:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     DBG_CTL &= ~(uint32_t)dbg_periph;
 250              		.loc 1 112 5
 251 0008 054B     		ldr	r3, .L15
 252 000a 1A68     		ldr	r2, [r3]
 253              		.loc 1 112 16
 254 000c 7B68     		ldr	r3, [r7, #4]
 255 000e DB43     		mvns	r3, r3
 256              		.loc 1 112 5
 257 0010 0349     		ldr	r1, .L15
 258              		.loc 1 112 13
 259 0012 1340     		ands	r3, r3, r2
 260 0014 0B60     		str	r3, [r1]
 113:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** }
 261              		.loc 1 113 1
 262 0016 00BF     		nop
 263 0018 0C37     		adds	r7, r7, #12
 264              	.LCFI25:
 265              		.cfi_def_cfa_offset 4
 266 001a BD46     		mov	sp, r7
 267              	.LCFI26:
 268              		.cfi_def_cfa_register 13
 269              		@ sp needed
 270 001c 80BC     		pop	{r7}
 271              	.LCFI27:
 272              		.cfi_restore 7
 273              		.cfi_def_cfa_offset 0
 274 001e 7047     		bx	lr
 275              	.L16:
 276              		.align	2
 277              	.L15:
 278 0020 042004E0 		.word	-536600572
 279              		.cfi_endproc
 280              	.LFE60:
 282              		.section	.text.dbg_trace_pin_enable,"ax",%progbits
 283              		.align	1
 284              		.global	dbg_trace_pin_enable
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	dbg_trace_pin_enable:
 290              	.LFB61:
 114:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
 115:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** /*!
 116:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \brief      enable trace pin assignment
 117:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[in]  none
 118:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[out] none
 119:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \retval     none
 120:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** */
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 8


 121:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** void dbg_trace_pin_enable(void)
 122:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** {
 291              		.loc 1 122 1
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 1, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 296 0000 80B4     		push	{r7}
 297              	.LCFI28:
 298              		.cfi_def_cfa_offset 4
 299              		.cfi_offset 7, -4
 300 0002 00AF     		add	r7, sp, #0
 301              	.LCFI29:
 302              		.cfi_def_cfa_register 7
 123:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     DBG_CTL |= DBG_CTL_TRACE_IOEN;
 303              		.loc 1 123 5
 304 0004 044B     		ldr	r3, .L18
 305 0006 1B68     		ldr	r3, [r3]
 306 0008 034A     		ldr	r2, .L18
 307              		.loc 1 123 13
 308 000a 43F02003 		orr	r3, r3, #32
 309 000e 1360     		str	r3, [r2]
 124:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** }
 310              		.loc 1 124 1
 311 0010 00BF     		nop
 312 0012 BD46     		mov	sp, r7
 313              	.LCFI30:
 314              		.cfi_def_cfa_register 13
 315              		@ sp needed
 316 0014 80BC     		pop	{r7}
 317              	.LCFI31:
 318              		.cfi_restore 7
 319              		.cfi_def_cfa_offset 0
 320 0016 7047     		bx	lr
 321              	.L19:
 322              		.align	2
 323              	.L18:
 324 0018 042004E0 		.word	-536600572
 325              		.cfi_endproc
 326              	.LFE61:
 328              		.section	.text.dbg_trace_pin_disable,"ax",%progbits
 329              		.align	1
 330              		.global	dbg_trace_pin_disable
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 335              	dbg_trace_pin_disable:
 336              	.LFB62:
 125:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
 126:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** /*!
 127:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \brief      disable trace pin assignment
 128:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[in]  none
 129:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[out] none
 130:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \retval     none
 131:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** */
 132:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** void dbg_trace_pin_disable(void)
 133:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** {
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 9


 337              		.loc 1 133 1
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
 340              		@ frame_needed = 1, uses_anonymous_args = 0
 341              		@ link register save eliminated.
 342 0000 80B4     		push	{r7}
 343              	.LCFI32:
 344              		.cfi_def_cfa_offset 4
 345              		.cfi_offset 7, -4
 346 0002 00AF     		add	r7, sp, #0
 347              	.LCFI33:
 348              		.cfi_def_cfa_register 7
 134:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     DBG_CTL &= ~DBG_CTL_TRACE_IOEN;
 349              		.loc 1 134 5
 350 0004 044B     		ldr	r3, .L21
 351 0006 1B68     		ldr	r3, [r3]
 352 0008 034A     		ldr	r2, .L21
 353              		.loc 1 134 13
 354 000a 23F02003 		bic	r3, r3, #32
 355 000e 1360     		str	r3, [r2]
 135:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** }
 356              		.loc 1 135 1
 357 0010 00BF     		nop
 358 0012 BD46     		mov	sp, r7
 359              	.LCFI34:
 360              		.cfi_def_cfa_register 13
 361              		@ sp needed
 362 0014 80BC     		pop	{r7}
 363              	.LCFI35:
 364              		.cfi_restore 7
 365              		.cfi_def_cfa_offset 0
 366 0016 7047     		bx	lr
 367              	.L22:
 368              		.align	2
 369              	.L21:
 370 0018 042004E0 		.word	-536600572
 371              		.cfi_endproc
 372              	.LFE62:
 374              		.section	.text.dbg_trace_pin_mode_set,"ax",%progbits
 375              		.align	1
 376              		.global	dbg_trace_pin_mode_set
 377              		.syntax unified
 378              		.thumb
 379              		.thumb_func
 381              	dbg_trace_pin_mode_set:
 382              	.LFB63:
 136:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** 
 137:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** /*!
 138:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \brief      trace pin mode selection 
 139:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[in]  trace_mode:
 140:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****                 only one parameter can be selected which is shown as below:
 141:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        TRACE_MODE_ASYNC: trace pin used for async mode 
 142:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        TRACE_MODE_SYNC_DATASIZE_1: trace pin used for sync mode and data size is 1
 143:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        TRACE_MODE_SYNC_DATASIZE_2: trace pin used for sync mode and data size is 2
 144:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****       \arg        TRACE_MODE_SYNC_DATASIZE_4: trace pin used for sync mode and data size is 4
 145:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \param[out] none
 146:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     \retval     none
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 10


 147:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** */
 148:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** void dbg_trace_pin_mode_set(uint32_t trace_mode)
 149:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** {
 383              		.loc 1 149 1
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 8
 386              		@ frame_needed = 1, uses_anonymous_args = 0
 387              		@ link register save eliminated.
 388 0000 80B4     		push	{r7}
 389              	.LCFI36:
 390              		.cfi_def_cfa_offset 4
 391              		.cfi_offset 7, -4
 392 0002 83B0     		sub	sp, sp, #12
 393              	.LCFI37:
 394              		.cfi_def_cfa_offset 16
 395 0004 00AF     		add	r7, sp, #0
 396              	.LCFI38:
 397              		.cfi_def_cfa_register 7
 398 0006 7860     		str	r0, [r7, #4]
 150:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     DBG_CTL &= ~DBG_CTL_TRACE_MODE;
 399              		.loc 1 150 5
 400 0008 084B     		ldr	r3, .L24
 401 000a 1B68     		ldr	r3, [r3]
 402 000c 074A     		ldr	r2, .L24
 403              		.loc 1 150 13
 404 000e 23F0C003 		bic	r3, r3, #192
 405 0012 1360     		str	r3, [r2]
 151:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c ****     DBG_CTL |= trace_mode;
 406              		.loc 1 151 5
 407 0014 054B     		ldr	r3, .L24
 408 0016 1A68     		ldr	r2, [r3]
 409 0018 0449     		ldr	r1, .L24
 410              		.loc 1 151 13
 411 001a 7B68     		ldr	r3, [r7, #4]
 412 001c 1343     		orrs	r3, r3, r2
 413 001e 0B60     		str	r3, [r1]
 152:./Firmware/GD32F10x_standard_peripheral/Source/gd32f10x_dbg.c **** }
 414              		.loc 1 152 1
 415 0020 00BF     		nop
 416 0022 0C37     		adds	r7, r7, #12
 417              	.LCFI39:
 418              		.cfi_def_cfa_offset 4
 419 0024 BD46     		mov	sp, r7
 420              	.LCFI40:
 421              		.cfi_def_cfa_register 13
 422              		@ sp needed
 423 0026 80BC     		pop	{r7}
 424              	.LCFI41:
 425              		.cfi_restore 7
 426              		.cfi_def_cfa_offset 0
 427 0028 7047     		bx	lr
 428              	.L25:
 429 002a 00BF     		.align	2
 430              	.L24:
 431 002c 042004E0 		.word	-536600572
 432              		.cfi_endproc
 433              	.LFE63:
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 11


 435              		.text
 436              	.Letext0:
 437              		.file 2 "C:/arm-toolchain/14.3/arm-none-eabi/include/machine/_default_types.h"
 438              		.file 3 "C:/arm-toolchain/14.3/arm-none-eabi/include/sys/_stdint.h"
 439              		.file 4 "./Firmware/GD32F10x_standard_peripheral/Include/gd32f10x_dbg.h"
ARM GAS  C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_dbg.c
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:19     .text.dbg_id_get:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:25     .text.dbg_id_get:00000000 dbg_id_get
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:56     .text.dbg_id_get:00000010 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:61     .text.dbg_low_power_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:67     .text.dbg_low_power_enable:00000000 dbg_low_power_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:110    .text.dbg_low_power_enable:00000020 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:115    .text.dbg_low_power_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:121    .text.dbg_low_power_disable:00000000 dbg_low_power_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:167    .text.dbg_low_power_disable:00000020 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:172    .text.dbg_periph_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:178    .text.dbg_periph_enable:00000000 dbg_periph_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:221    .text.dbg_periph_enable:00000020 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:226    .text.dbg_periph_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:232    .text.dbg_periph_disable:00000000 dbg_periph_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:278    .text.dbg_periph_disable:00000020 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:283    .text.dbg_trace_pin_enable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:289    .text.dbg_trace_pin_enable:00000000 dbg_trace_pin_enable
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:324    .text.dbg_trace_pin_enable:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:329    .text.dbg_trace_pin_disable:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:335    .text.dbg_trace_pin_disable:00000000 dbg_trace_pin_disable
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:370    .text.dbg_trace_pin_disable:00000018 $d
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:375    .text.dbg_trace_pin_mode_set:00000000 $t
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:381    .text.dbg_trace_pin_mode_set:00000000 dbg_trace_pin_mode_set
C:\Users\PRAETE~1\AppData\Local\Temp\ccAFlzm1.s:431    .text.dbg_trace_pin_mode_set:0000002c $d

NO UNDEFINED SYMBOLS
