

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Sat Jun 20 14:10:34 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.719|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  321106|  321106|  321106|  321106|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- conv_layer1_label181         |    1568|    1568|         1|          -|          -|  1568|    no    |
        |- Loop 2                       |  319536|  319536|     19971|          -|          -|    16|    no    |
        | + conv_layer2_label8          |   19968|   19968|      1536|          -|          -|    13|    no    |
        |  ++ conv_layer2_label2        |    1534|    1534|       118|          -|          -|    13|    no    |
        |   +++ conv_layer2_label9      |     108|     108|        54|          -|          -|     2|    no    |
        |    ++++ conv_layer2_label7    |      52|      52|        26|          -|          -|     2|    no    |
        |     +++++ conv_layer2_label6  |      24|      24|         3|          -|          -|     8|    no    |
        +-------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|     40|   1779|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      0|    166|    377|
|Memory           |        3|      -|      8|      2|
|Multiplexer      |        -|      -|      -|    247|
|Register         |        -|      -|    662|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        3|      1|    876|   2405|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        3|      1|      3|     16|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+-------+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+--------------------------------+---------+-------+-----+-----+
    |lenet_hls_fcmp_32ns_32ns_1_1_1_U17  |lenet_hls_fcmp_32ns_32ns_1_1_1  |        0|      0|   66|  239|
    |lenet_hls_fpext_32ns_64_1_1_U16     |lenet_hls_fpext_32ns_64_1_1     |        0|      0|  100|  138|
    +------------------------------------+--------------------------------+---------+-------+-----+-----+
    |Total                               |                                |        0|      0|  166|  377|
    +------------------------------------+--------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------------------+------------------------------------------+--------------+
    |                   Instance                   |                  Module                  |  Expression  |
    +----------------------------------------------+------------------------------------------+--------------+
    |lenet_hls_mac_muladd_11s_16s_27ns_27_1_1_U18  |lenet_hls_mac_muladd_11s_16s_27ns_27_1_1  | i0 * i1 + i2 |
    +----------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    +-------------------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |          Memory         |            Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |conv2_layer_bias_V_U     |conv2_conv2_layer_bias_V     |        0|  8|   2|    16|    8|     1|          128|
    |conv2_layer_weights_s_U  |conv2_conv2_layer_weights_s  |        1|  0|   0|   512|   11|     1|         5632|
    |conv_buff_V_U            |conv2_conv_buff_V            |        2|  0|   0|  1568|   16|     1|        25088|
    +-------------------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |Total                    |                             |        3|  8|   2|  2096|   35|     3|        30848|
    +-------------------------+-----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |channel_offset_1_fu_705_p2      |     +    |      0|   0|   13|           4|           1|
    |col_offset_1_fu_653_p2          |     +    |      0|   0|   10|           2|           1|
    |filter_1_fu_443_p2              |     +    |      0|   0|   15|           5|           1|
    |i_11_fu_480_p2                  |     +    |      0|   0|   13|           4|           1|
    |j_7_fu_492_p2                   |     +    |      0|   0|   13|           4|           1|
    |k_3_fu_426_p2                   |     +    |      0|   0|   13|          11|           1|
    |lsb_index_fu_777_p2             |     +    |      0|   0|   39|           6|          32|
    |m_17_fu_935_p2                  |     +    |      0|   0|   71|          64|          64|
    |next_mul_fu_711_p2              |     +    |      0|   0|   13|          11|           8|
    |p_Repl2_11_trunc_fu_974_p2      |     +    |      0|   0|    8|           8|           8|
    |row_offset_1_fu_508_p2          |     +    |      0|   0|   10|           2|           1|
    |t1_fu_717_p2                    |     +    |      0|   0|   12|          12|          12|
    |tmp4_fu_676_p2                  |     +    |      0|   0|   13|           4|           4|
    |tmp_157_fu_850_p2               |     +    |      0|   0|   24|           6|          17|
    |tmp_162_fu_895_p2               |     +    |      0|   0|   39|           6|          32|
    |tmp_175_fu_1096_p2              |     +    |      0|   0|   12|           5|          12|
    |tmp_17_fu_554_p2                |     +    |      0|   0|   15|           7|           7|
    |tmp_184_fu_514_p2               |     +    |      0|   0|   13|           4|           4|
    |tmp_188_fu_686_p2               |     +    |      0|   0|   15|           9|           9|
    |tmp_20_fu_663_p2                |     +    |      0|   0|   15|           8|           8|
    |tmp_23_fu_730_p2                |     +    |      0|   0|   13|          11|          11|
    |tmp_V_28_fu_571_p2              |     +    |      0|   0|   24|          17|          17|
    |tmp_V_34_cast_fu_576_p2         |     +    |      0|   0|   23|          16|          16|
    |F2_fu_1084_p2                   |     -    |      0|   0|   12|          11|          12|
    |man_V_7_fu_1071_p2              |     -    |      0|   0|   61|           1|          54|
    |tmp_155_fu_768_p2               |     -    |      0|   0|   39|           5|          32|
    |tmp_164_fu_910_p2               |     -    |      0|   0|   39|           5|          32|
    |tmp_168_fu_969_p2               |     -    |      0|   0|    8|           3|           8|
    |tmp_176_fu_1102_p2              |     -    |      0|   0|   12|           4|          12|
    |tmp_185_fu_544_p2               |     -    |      0|   0|   15|           9|           9|
    |tmp_215_fu_803_p2               |     -    |      0|   0|   15|           4|           5|
    |tmp_V_cast_fu_595_p2            |     -    |      0|   0|   23|           1|          16|
    |a_fu_830_p2                     |    and   |      0|   0|    2|           1|           1|
    |ap_block_state2                 |    and   |      0|   0|    2|           1|           1|
    |p_Result_50_fu_819_p2           |    and   |      0|   0|   17|          17|          17|
    |sel_tmp2_fu_1172_p2             |    and   |      0|   0|    2|           1|           1|
    |sel_tmp4_fu_1225_p2             |    and   |      0|   0|    2|           1|           1|
    |sel_tmp7_fu_1189_p2             |    and   |      0|   0|    2|           1|           1|
    |sel_tmp9_fu_1201_p2             |    and   |      0|   0|    2|           1|           1|
    |sel_tmp_fu_1207_p2              |    and   |      0|   0|    2|           1|           1|
    |tmp_158_fu_863_p2               |    and   |      0|   0|    2|           1|           1|
    |tmp_180_fu_1267_p2              |   ashr   |      0|   0|  162|          54|          54|
    |l_fu_631_p3                     |   cttz   |      0|  40|   36|          32|           0|
    |exitcond1_fu_486_p2             |   icmp   |      0|   0|    9|           4|           3|
    |exitcond2_fu_502_p2             |   icmp   |      0|   0|    9|           2|           3|
    |exitcond3_fu_647_p2             |   icmp   |      0|   0|    9|           2|           3|
    |exitcond7_fu_420_p2             |   icmp   |      0|   0|   13|          11|          10|
    |exitcond8_fu_437_p2             |   icmp   |      0|   0|   11|           5|           6|
    |exitcond9_fu_474_p2             |   icmp   |      0|   0|    9|           4|           3|
    |exitcond_fu_699_p2              |   icmp   |      0|   0|   11|           4|           5|
    |icmp5_fu_1142_p2                |   icmp   |      0|   0|   11|           8|           1|
    |icmp_fu_793_p2                  |   icmp   |      0|   0|   18|          31|           1|
    |tmp_154_fu_581_p2               |   icmp   |      0|   0|   18|          17|           1|
    |tmp_156_fu_824_p2               |   icmp   |      0|   0|   18|          17|           1|
    |tmp_161_fu_883_p2               |   icmp   |      0|   0|   18|          32|           1|
    |tmp_173_fu_1051_p2              |   icmp   |      0|   0|   29|          63|           1|
    |tmp_174_fu_1090_p2              |   icmp   |      0|   0|   13|          12|           4|
    |tmp_177_fu_1116_p2              |   icmp   |      0|   0|   13|          12|           4|
    |tmp_178_fu_1126_p2              |   icmp   |      0|   0|   13|          12|           6|
    |tmp_163_fu_900_p2               |   lshr   |      0|   0|  101|          32|          32|
    |tmp_221_fu_813_p2               |   lshr   |      0|   0|   41|           2|          17|
    |ap_block_state1                 |    or    |      0|   0|    2|           1|           1|
    |or_cond7_fu_1245_p2             |    or    |      0|   0|    2|           1|           1|
    |or_cond8_fu_1251_p2             |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_1231_p2              |    or    |      0|   0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_1213_p2   |    or    |      0|   0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_1178_p2    |    or    |      0|   0|    2|           1|           1|
    |tmp_159_fu_869_p2               |    or    |      0|   0|    2|           1|           1|
    |a_assign_6_fu_1014_p3           |  select  |      0|   0|   32|           1|          32|
    |a_assign_fu_1007_p3             |  select  |      0|   0|   32|           1|           1|
    |m_16_fu_925_p3                  |  select  |      0|   0|   64|           1|          64|
    |man_V_8_fu_1077_p3              |  select  |      0|   0|   54|           1|          54|
    |newSel1_fu_1237_p3              |  select  |      0|   0|   16|           1|          16|
    |newSel2_fu_1288_p3              |  select  |      0|   0|   16|           1|          16|
    |newSel_fu_1281_p3               |  select  |      0|   0|   16|           1|          16|
    |sh_amt_fu_1108_p3               |  select  |      0|   0|   12|           1|          12|
    |tmp_181_fu_1159_p3              |  select  |      0|   0|    2|           1|           2|
    |tmp_247_cast_cast_ca_fu_962_p3  |  select  |      0|   0|    7|           1|           7|
    |tmp_V_27_fu_1294_p3             |  select  |      0|   0|   16|           1|          16|
    |tmp_V_29_fu_601_p3              |  select  |      0|   0|   16|           1|          16|
    |tmp_166_fu_919_p2               |    shl   |      0|   0|  182|          64|          64|
    |tmp_182_fu_1276_p2              |    shl   |      0|   0|   35|          16|          16|
    |rev_fu_844_p2                   |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp1_fu_1167_p2             |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp3_fu_1219_p2             |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp6_fu_1183_p2             |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp8_fu_1195_p2             |    xor   |      0|   0|    2|           1|           2|
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |Total                           |          |      0|  40| 1779|         754|         978|
    +--------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  97|         20|    1|         20|
    |ap_done                 |   9|          2|    1|          2|
    |channel_offset_reg_390  |   9|          2|    4|          8|
    |col_offset_reg_367      |   9|          2|    2|          4|
    |conv2_out_V_V_blk_n     |   9|          2|    1|          2|
    |conv_buff_V_address0    |  15|          3|   11|         33|
    |filter_reg_296          |   9|          2|    5|         10|
    |i_reg_308               |   9|          2|    4|          8|
    |in_V_V_blk_n            |   9|          2|    1|          2|
    |j_reg_320               |   9|          2|    4|          8|
    |k_reg_285               |   9|          2|   11|         22|
    |p_0160_5_reg_355        |   9|          2|   16|         32|
    |p_Val2_30_reg_378       |   9|          2|   16|         32|
    |p_Val2_s_reg_332        |   9|          2|   16|         32|
    |phi_mul_reg_401         |   9|          2|   11|         22|
    |real_start              |   9|          2|    1|          2|
    |row_offset_reg_344      |   9|          2|    2|          4|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 247|         53|  107|        243|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |a_assign_6_reg_1500             |  32|   0|   32|          0|
    |a_assign_reg_1494               |  32|   0|   32|          0|
    |ap_CS_fsm                       |  19|   0|   19|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |channel_offset_1_reg_1433       |   4|   0|    4|          0|
    |channel_offset_reg_390          |   4|   0|    4|          0|
    |col_offset_1_reg_1415           |   2|   0|    2|          0|
    |col_offset_reg_367              |   2|   0|    2|          0|
    |conv2_layer_weights_2_reg_1453  |  11|   0|   11|          0|
    |conv_buff_V_load_reg_1458       |  16|   0|   16|          0|
    |exp_tmp_V_reg_1511              |  11|   0|   11|          0|
    |filter_1_reg_1321               |   5|   0|    5|          0|
    |filter_reg_296                  |   5|   0|    5|          0|
    |i_11_reg_1349                   |   4|   0|    4|          0|
    |i_reg_308                       |   4|   0|    4|          0|
    |j_7_reg_1357                    |   4|   0|    4|          0|
    |j_reg_320                       |   4|   0|    4|          0|
    |k_reg_285                       |  11|   0|   11|          0|
    |l_reg_1402                      |  32|   0|   32|          0|
    |m_s_reg_1484                    |  63|   0|   63|          0|
    |man_V_8_reg_1527                |  54|   0|   54|          0|
    |newSel1_reg_1553                |  16|   0|   16|          0|
    |next_mul_reg_1438               |  11|   0|   11|          0|
    |or_cond8_reg_1558               |   1|   0|    1|          0|
    |or_cond_reg_1548                |   1|   0|    1|          0|
    |p_0160_5_reg_355                |  16|   0|   16|          0|
    |p_Result_55_reg_1385            |   1|   0|    1|          0|
    |p_Result_58_reg_1506            |   1|   0|    1|          0|
    |p_Val2_30_reg_378               |  16|   0|   16|          0|
    |p_Val2_s_reg_332                |  16|   0|   16|          0|
    |phi_mul_reg_401                 |  11|   0|   11|          0|
    |rhs_V_reg_1336                  |  17|   0|   17|          0|
    |row_offset_1_reg_1365           |   2|   0|    2|          0|
    |row_offset_reg_344              |   2|   0|    2|          0|
    |sel_tmp4_reg_1543               |   1|   0|    1|          0|
    |sh_amt_reg_1532                 |  12|   0|   12|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp_154_reg_1380                |   1|   0|    1|          0|
    |tmp_155_reg_1468                |  32|   0|   32|          0|
    |tmp_15_cast_reg_1331            |   5|   0|    7|          2|
    |tmp_160_reg_1474                |   1|   0|   32|         31|
    |tmp_161_reg_1479                |   1|   0|    1|          0|
    |tmp_173_reg_1521                |   1|   0|    1|          0|
    |tmp_185_reg_1370                |   8|   0|    9|          1|
    |tmp_210_cast_reg_1425           |  12|   0|   12|          0|
    |tmp_226_reg_1489                |   1|   0|    1|          0|
    |tmp_227_reg_1407                |   8|   0|    8|          0|
    |tmp_22_cast_reg_1420            |   8|   0|   11|          3|
    |tmp_231_reg_1516                |  52|   0|   52|          0|
    |tmp_232_reg_1538                |  16|   0|   16|          0|
    |tmp_236_reg_1375                |   7|   0|    8|          1|
    |tmp_3_reg_1341                  |  16|   0|   16|          0|
    |tmp_V_27_reg_1563               |  16|   0|   16|          0|
    |tmp_V_29_reg_1390               |  16|   0|   16|          0|
    |tmp_V_35_cast_reg_1396          |  16|   0|   17|          1|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 662|   0|  701|         39|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |     conv2     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |     conv2     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |     conv2     | return value |
|start_full_n          |  in |    1| ap_ctrl_hs |     conv2     | return value |
|ap_done               | out |    1| ap_ctrl_hs |     conv2     | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |     conv2     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |     conv2     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |     conv2     | return value |
|start_out             | out |    1| ap_ctrl_hs |     conv2     | return value |
|start_write           | out |    1| ap_ctrl_hs |     conv2     | return value |
|conv2_out_V_V_din     | out |   16|   ap_fifo  | conv2_out_V_V |    pointer   |
|conv2_out_V_V_full_n  |  in |    1|   ap_fifo  | conv2_out_V_V |    pointer   |
|conv2_out_V_V_write   | out |    1|   ap_fifo  | conv2_out_V_V |    pointer   |
|in_V_V_dout           |  in |   16|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_empty_n        |  in |    1|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_read           | out |    1|   ap_fifo  |     in_V_V    |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

