\doxysection{CRC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structCRC__TypeDef}{}\label{structCRC__TypeDef}\index{CRC\_TypeDef@{CRC\_TypeDef}}


CRC calculation unit.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structCRC__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structCRC__TypeDef_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structCRC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structCRC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structCRC__TypeDef_af29f59e3e9149946df6717c205eaac7c}{INIT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structCRC__TypeDef_a9037a11797290aef4ac48048c07e2e89}{POL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CRC calculation unit. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00307}{307}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structCRC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structCRC__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

CRC Control register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00311}{311}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structCRC__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{structCRC__TypeDef_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

CRC Data register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00309}{309}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structCRC__TypeDef_a328d2fe9ef1d513c3a97d30f98f0047c}\label{structCRC__TypeDef_a328d2fe9ef1d513c3a97d30f98f0047c} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IDR}

CRC Independent data register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00310}{310}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structCRC__TypeDef_af29f59e3e9149946df6717c205eaac7c}\label{structCRC__TypeDef_af29f59e3e9149946df6717c205eaac7c} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!INIT@{INIT}}
\index{INIT@{INIT}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{INIT}{INIT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t INIT}

Initial CRC value register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00313}{313}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structCRC__TypeDef_a9037a11797290aef4ac48048c07e2e89}\label{structCRC__TypeDef_a9037a11797290aef4ac48048c07e2e89} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!POL@{POL}}
\index{POL@{POL}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{POL}{POL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t POL}

CRC polynomial register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00314}{314}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structCRC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496}\label{structCRC__TypeDef_a4c9b972a304c0e08ca27cbe57627c496} 
\index{CRC\_TypeDef@{CRC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!CRC\_TypeDef@{CRC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, 0x0C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00312}{312}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
