{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 18 00:45:28 2019 " "Info: Processing started: Mon Feb 18 00:45:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGA_Main -c FPGA_Main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGA_Main -c FPGA_Main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set_bit " "Info: Assuming node \"set_bit\" is an undefined clock" {  } { { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_bit" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Instruction_Set:comb_3\|sample " "Info: Detected ripple clock \"Instruction_Set:comb_3\|sample\" as buffer" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 8 -1 0 } } { "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instruction_Set:comb_3\|sample" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Servo_Driver:turntable\|counter\[0\] register Servo_Driver:turntable\|pulse 167.62 MHz 5.966 ns Internal " "Info: Clock \"clk\" has Internal fmax of 167.62 MHz between source register \"Servo_Driver:turntable\|counter\[0\]\" and destination register \"Servo_Driver:turntable\|pulse\" (period= 5.966 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.721 ns + Longest register register " "Info: + Longest register to register delay is 5.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Servo_Driver:turntable\|counter\[0\] 1 REG LCFF_X38_Y19_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y19_N13; Fanout = 3; REG Node = 'Servo_Driver:turntable\|counter\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Servo_Driver:turntable|counter[0] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.322 ns) 1.218 ns Servo_Driver:turntable\|LessThan0~2 2 COMB LCCOMB_X39_Y19_N22 2 " "Info: 2: + IC(0.896 ns) + CELL(0.322 ns) = 1.218 ns; Loc. = LCCOMB_X39_Y19_N22; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|LessThan0~2'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { Servo_Driver:turntable|counter[0] Servo_Driver:turntable|LessThan0~2 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.517 ns) 2.571 ns Servo_Driver:turntable\|LessThan1~1 3 COMB LCCOMB_X37_Y19_N0 1 " "Info: 3: + IC(0.836 ns) + CELL(0.517 ns) = 2.571 ns; Loc. = LCCOMB_X37_Y19_N0; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { Servo_Driver:turntable|LessThan0~2 Servo_Driver:turntable|LessThan1~1 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.651 ns Servo_Driver:turntable\|LessThan1~3 4 COMB LCCOMB_X37_Y19_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.651 ns; Loc. = LCCOMB_X37_Y19_N2; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~3'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~1 Servo_Driver:turntable|LessThan1~3 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.731 ns Servo_Driver:turntable\|LessThan1~5 5 COMB LCCOMB_X37_Y19_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.731 ns; Loc. = LCCOMB_X37_Y19_N4; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~5'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~3 Servo_Driver:turntable|LessThan1~5 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.811 ns Servo_Driver:turntable\|LessThan1~7 6 COMB LCCOMB_X37_Y19_N6 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.811 ns; Loc. = LCCOMB_X37_Y19_N6; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~7'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~5 Servo_Driver:turntable|LessThan1~7 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.891 ns Servo_Driver:turntable\|LessThan1~9 7 COMB LCCOMB_X37_Y19_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.891 ns; Loc. = LCCOMB_X37_Y19_N8; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~9'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~7 Servo_Driver:turntable|LessThan1~9 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.971 ns Servo_Driver:turntable\|LessThan1~11 8 COMB LCCOMB_X37_Y19_N10 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.971 ns; Loc. = LCCOMB_X37_Y19_N10; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~11'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~9 Servo_Driver:turntable|LessThan1~11 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.051 ns Servo_Driver:turntable\|LessThan1~13 9 COMB LCCOMB_X37_Y19_N12 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.051 ns; Loc. = LCCOMB_X37_Y19_N12; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~13'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~11 Servo_Driver:turntable|LessThan1~13 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.225 ns Servo_Driver:turntable\|LessThan1~15 10 COMB LCCOMB_X37_Y19_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.174 ns) = 3.225 ns; Loc. = LCCOMB_X37_Y19_N14; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~15'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Servo_Driver:turntable|LessThan1~13 Servo_Driver:turntable|LessThan1~15 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.305 ns Servo_Driver:turntable\|LessThan1~17 11 COMB LCCOMB_X37_Y19_N16 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.305 ns; Loc. = LCCOMB_X37_Y19_N16; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~17'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~15 Servo_Driver:turntable|LessThan1~17 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.385 ns Servo_Driver:turntable\|LessThan1~19 12 COMB LCCOMB_X37_Y19_N18 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.385 ns; Loc. = LCCOMB_X37_Y19_N18; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~19'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~17 Servo_Driver:turntable|LessThan1~19 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.465 ns Servo_Driver:turntable\|LessThan1~21 13 COMB LCCOMB_X37_Y19_N20 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.465 ns; Loc. = LCCOMB_X37_Y19_N20; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~21'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~19 Servo_Driver:turntable|LessThan1~21 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.545 ns Servo_Driver:turntable\|LessThan1~23 14 COMB LCCOMB_X37_Y19_N22 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.545 ns; Loc. = LCCOMB_X37_Y19_N22; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~23'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~21 Servo_Driver:turntable|LessThan1~23 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.625 ns Servo_Driver:turntable\|LessThan1~25 15 COMB LCCOMB_X37_Y19_N24 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.625 ns; Loc. = LCCOMB_X37_Y19_N24; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~25'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~23 Servo_Driver:turntable|LessThan1~25 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.705 ns Servo_Driver:turntable\|LessThan1~27 16 COMB LCCOMB_X37_Y19_N26 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.705 ns; Loc. = LCCOMB_X37_Y19_N26; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~27'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|LessThan1~25 Servo_Driver:turntable|LessThan1~27 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.163 ns Servo_Driver:turntable\|LessThan1~28 17 COMB LCCOMB_X37_Y19_N28 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 4.163 ns; Loc. = LCCOMB_X37_Y19_N28; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|LessThan1~28'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Servo_Driver:turntable|LessThan1~27 Servo_Driver:turntable|LessThan1~28 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.178 ns) 5.150 ns Servo_Driver:turntable\|pulse~0 18 COMB LCCOMB_X39_Y19_N0 1 " "Info: 18: + IC(0.809 ns) + CELL(0.178 ns) = 5.150 ns; Loc. = LCCOMB_X39_Y19_N0; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|pulse~0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { Servo_Driver:turntable|LessThan1~28 Servo_Driver:turntable|pulse~0 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 5.625 ns Servo_Driver:turntable\|pulse~1 19 COMB LCCOMB_X39_Y19_N24 1 " "Info: 19: + IC(0.297 ns) + CELL(0.178 ns) = 5.625 ns; Loc. = LCCOMB_X39_Y19_N24; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|pulse~1'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { Servo_Driver:turntable|pulse~0 Servo_Driver:turntable|pulse~1 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.721 ns Servo_Driver:turntable\|pulse 20 REG LCFF_X39_Y19_N25 2 " "Info: 20: + IC(0.000 ns) + CELL(0.096 ns) = 5.721 ns; Loc. = LCFF_X39_Y19_N25; Fanout = 2; REG Node = 'Servo_Driver:turntable\|pulse'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Servo_Driver:turntable|pulse~1 Servo_Driver:turntable|pulse } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.883 ns ( 50.39 % ) " "Info: Total cell delay = 2.883 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.838 ns ( 49.61 % ) " "Info: Total interconnect delay = 2.838 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { Servo_Driver:turntable|counter[0] Servo_Driver:turntable|LessThan0~2 Servo_Driver:turntable|LessThan1~1 Servo_Driver:turntable|LessThan1~3 Servo_Driver:turntable|LessThan1~5 Servo_Driver:turntable|LessThan1~7 Servo_Driver:turntable|LessThan1~9 Servo_Driver:turntable|LessThan1~11 Servo_Driver:turntable|LessThan1~13 Servo_Driver:turntable|LessThan1~15 Servo_Driver:turntable|LessThan1~17 Servo_Driver:turntable|LessThan1~19 Servo_Driver:turntable|LessThan1~21 Servo_Driver:turntable|LessThan1~23 Servo_Driver:turntable|LessThan1~25 Servo_Driver:turntable|LessThan1~27 Servo_Driver:turntable|LessThan1~28 Servo_Driver:turntable|pulse~0 Servo_Driver:turntable|pulse~1 Servo_Driver:turntable|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.721 ns" { Servo_Driver:turntable|counter[0] {} Servo_Driver:turntable|LessThan0~2 {} Servo_Driver:turntable|LessThan1~1 {} Servo_Driver:turntable|LessThan1~3 {} Servo_Driver:turntable|LessThan1~5 {} Servo_Driver:turntable|LessThan1~7 {} Servo_Driver:turntable|LessThan1~9 {} Servo_Driver:turntable|LessThan1~11 {} Servo_Driver:turntable|LessThan1~13 {} Servo_Driver:turntable|LessThan1~15 {} Servo_Driver:turntable|LessThan1~17 {} Servo_Driver:turntable|LessThan1~19 {} Servo_Driver:turntable|LessThan1~21 {} Servo_Driver:turntable|LessThan1~23 {} Servo_Driver:turntable|LessThan1~25 {} Servo_Driver:turntable|LessThan1~27 {} Servo_Driver:turntable|LessThan1~28 {} Servo_Driver:turntable|pulse~0 {} Servo_Driver:turntable|pulse~1 {} Servo_Driver:turntable|pulse {} } { 0.000ns 0.896ns 0.836ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.809ns 0.297ns 0.000ns } { 0.000ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.843 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns Servo_Driver:turntable\|pulse 3 REG LCFF_X39_Y19_N25 2 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y19_N25; Fanout = 2; REG Node = 'Servo_Driver:turntable\|pulse'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl Servo_Driver:turntable|pulse } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl Servo_Driver:turntable|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:turntable|pulse {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.849 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'clk~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 2.849 ns Servo_Driver:turntable\|counter\[0\] 3 REG LCFF_X38_Y19_N13 3 " "Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X38_Y19_N13; Fanout = 3; REG Node = 'Servo_Driver:turntable\|counter\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clk~clkctrl Servo_Driver:turntable|counter[0] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl Servo_Driver:turntable|counter[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:turntable|counter[0] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl Servo_Driver:turntable|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:turntable|pulse {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl Servo_Driver:turntable|counter[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:turntable|counter[0] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { Servo_Driver:turntable|counter[0] Servo_Driver:turntable|LessThan0~2 Servo_Driver:turntable|LessThan1~1 Servo_Driver:turntable|LessThan1~3 Servo_Driver:turntable|LessThan1~5 Servo_Driver:turntable|LessThan1~7 Servo_Driver:turntable|LessThan1~9 Servo_Driver:turntable|LessThan1~11 Servo_Driver:turntable|LessThan1~13 Servo_Driver:turntable|LessThan1~15 Servo_Driver:turntable|LessThan1~17 Servo_Driver:turntable|LessThan1~19 Servo_Driver:turntable|LessThan1~21 Servo_Driver:turntable|LessThan1~23 Servo_Driver:turntable|LessThan1~25 Servo_Driver:turntable|LessThan1~27 Servo_Driver:turntable|LessThan1~28 Servo_Driver:turntable|pulse~0 Servo_Driver:turntable|pulse~1 Servo_Driver:turntable|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.721 ns" { Servo_Driver:turntable|counter[0] {} Servo_Driver:turntable|LessThan0~2 {} Servo_Driver:turntable|LessThan1~1 {} Servo_Driver:turntable|LessThan1~3 {} Servo_Driver:turntable|LessThan1~5 {} Servo_Driver:turntable|LessThan1~7 {} Servo_Driver:turntable|LessThan1~9 {} Servo_Driver:turntable|LessThan1~11 {} Servo_Driver:turntable|LessThan1~13 {} Servo_Driver:turntable|LessThan1~15 {} Servo_Driver:turntable|LessThan1~17 {} Servo_Driver:turntable|LessThan1~19 {} Servo_Driver:turntable|LessThan1~21 {} Servo_Driver:turntable|LessThan1~23 {} Servo_Driver:turntable|LessThan1~25 {} Servo_Driver:turntable|LessThan1~27 {} Servo_Driver:turntable|LessThan1~28 {} Servo_Driver:turntable|pulse~0 {} Servo_Driver:turntable|pulse~1 {} Servo_Driver:turntable|pulse {} } { 0.000ns 0.896ns 0.836ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.809ns 0.297ns 0.000ns } { 0.000ns 0.322ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.096ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl Servo_Driver:turntable|pulse } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:turntable|pulse {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl Servo_Driver:turntable|counter[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} Servo_Driver:turntable|counter[0] {} } { 0.000ns 0.000ns 0.238ns 0.983ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "set_bit register Instruction_Set:comb_3\|mbed_data\[1\] register Servo_Driver:turntable\|pulse_length\[16\] 207.9 MHz 4.81 ns Internal " "Info: Clock \"set_bit\" has Internal fmax of 207.9 MHz between source register \"Instruction_Set:comb_3\|mbed_data\[1\]\" and destination register \"Servo_Driver:turntable\|pulse_length\[16\]\" (period= 4.81 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.430 ns + Longest register register " "Info: + Longest register to register delay is 5.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instruction_Set:comb_3\|mbed_data\[1\] 1 REG LCFF_X42_Y18_N5 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y18_N5; Fanout = 12; REG Node = 'Instruction_Set:comb_3\|mbed_data\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Set:comb_3|mbed_data[1] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.545 ns) 1.468 ns Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[11\]~6 2 COMB LCCOMB_X40_Y18_N28 2 " "Info: 2: + IC(0.923 ns) + CELL(0.545 ns) = 1.468 ns; Loc. = LCCOMB_X40_Y18_N28; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[11\]~6'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { Instruction_Set:comb_3|mbed_data[1] Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~6 } "NODE_NAME" } } { "multcore.tdf" "" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.517 ns) 2.813 ns Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~9 3 COMB LCCOMB_X42_Y18_N20 2 " "Info: 3: + IC(0.828 ns) + CELL(0.517 ns) = 2.813 ns; Loc. = LCCOMB_X42_Y18_N20; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~9'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~6 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.893 ns Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~11 4 COMB LCCOMB_X42_Y18_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.893 ns; Loc. = LCCOMB_X42_Y18_N22; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~11'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.351 ns Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~12 5 COMB LCCOMB_X42_Y18_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 3.351 ns; Loc. = LCCOMB_X42_Y18_N24; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_4ch:auto_generated\|op_1~12'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.517 ns) 4.716 ns Servo_Driver:turntable\|pulse_length\[13\]~34 6 COMB LCCOMB_X40_Y18_N20 2 " "Info: 6: + IC(0.848 ns) + CELL(0.517 ns) = 4.716 ns; Loc. = LCCOMB_X40_Y18_N20; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|pulse_length\[13\]~34'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~12 Servo_Driver:turntable|pulse_length[13]~34 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.796 ns Servo_Driver:turntable\|pulse_length\[14\]~36 7 COMB LCCOMB_X40_Y18_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.796 ns; Loc. = LCCOMB_X40_Y18_N22; Fanout = 2; COMB Node = 'Servo_Driver:turntable\|pulse_length\[14\]~36'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|pulse_length[13]~34 Servo_Driver:turntable|pulse_length[14]~36 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.876 ns Servo_Driver:turntable\|pulse_length\[15\]~38 8 COMB LCCOMB_X40_Y18_N24 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.876 ns; Loc. = LCCOMB_X40_Y18_N24; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|pulse_length\[15\]~38'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Servo_Driver:turntable|pulse_length[14]~36 Servo_Driver:turntable|pulse_length[15]~38 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.334 ns Servo_Driver:turntable\|pulse_length\[16\]~39 9 COMB LCCOMB_X40_Y18_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 5.334 ns; Loc. = LCCOMB_X40_Y18_N26; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|pulse_length\[16\]~39'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Servo_Driver:turntable|pulse_length[15]~38 Servo_Driver:turntable|pulse_length[16]~39 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.430 ns Servo_Driver:turntable\|pulse_length\[16\] 10 REG LCFF_X40_Y18_N27 1 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 5.430 ns; Loc. = LCFF_X40_Y18_N27; Fanout = 1; REG Node = 'Servo_Driver:turntable\|pulse_length\[16\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Servo_Driver:turntable|pulse_length[16]~39 Servo_Driver:turntable|pulse_length[16] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.831 ns ( 52.14 % ) " "Info: Total cell delay = 2.831 ns ( 52.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.599 ns ( 47.86 % ) " "Info: Total interconnect delay = 2.599 ns ( 47.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.430 ns" { Instruction_Set:comb_3|mbed_data[1] Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~6 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~12 Servo_Driver:turntable|pulse_length[13]~34 Servo_Driver:turntable|pulse_length[14]~36 Servo_Driver:turntable|pulse_length[15]~38 Servo_Driver:turntable|pulse_length[16]~39 Servo_Driver:turntable|pulse_length[16] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.430 ns" { Instruction_Set:comb_3|mbed_data[1] {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~6 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~12 {} Servo_Driver:turntable|pulse_length[13]~34 {} Servo_Driver:turntable|pulse_length[14]~36 {} Servo_Driver:turntable|pulse_length[15]~38 {} Servo_Driver:turntable|pulse_length[16]~39 {} Servo_Driver:turntable|pulse_length[16] {} } { 0.000ns 0.923ns 0.828ns 0.000ns 0.000ns 0.848ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.545ns 0.517ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.264 ns - Smallest " "Info: - Smallest clock skew is 3.264 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit destination 6.296 ns + Shortest register " "Info: + Shortest clock path from clock \"set_bit\" to destination register is 6.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.879 ns) 3.128 ns Instruction_Set:comb_3\|sample 2 REG LCFF_X45_Y18_N21 11 " "Info: 2: + IC(1.415 ns) + CELL(0.879 ns) = 3.128 ns; Loc. = LCFF_X45_Y18_N21; Fanout = 11; REG Node = 'Instruction_Set:comb_3\|sample'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { set_bit Instruction_Set:comb_3|sample } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 4.717 ns Instruction_Set:comb_3\|sample~clkctrl 3 COMB CLKCTRL_G4 28 " "Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.717 ns; Loc. = CLKCTRL_G4; Fanout = 28; COMB Node = 'Instruction_Set:comb_3\|sample~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 6.296 ns Servo_Driver:turntable\|pulse_length\[16\] 4 REG LCFF_X40_Y18_N27 1 " "Info: 4: + IC(0.977 ns) + CELL(0.602 ns) = 6.296 ns; Loc. = LCFF_X40_Y18_N27; Fanout = 1; REG Node = 'Servo_Driver:turntable\|pulse_length\[16\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Instruction_Set:comb_3|sample~clkctrl Servo_Driver:turntable|pulse_length[16] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 36.77 % ) " "Info: Total cell delay = 2.315 ns ( 36.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.981 ns ( 63.23 % ) " "Info: Total interconnect delay = 3.981 ns ( 63.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.296 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:turntable|pulse_length[16] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.296 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:turntable|pulse_length[16] {} } { 0.000ns 0.000ns 1.415ns 1.589ns 0.977ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit source 3.032 ns - Longest register " "Info: - Longest clock path from clock \"set_bit\" to source register is 3.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.602 ns) 3.032 ns Instruction_Set:comb_3\|mbed_data\[1\] 2 REG LCFF_X42_Y18_N5 12 " "Info: 2: + IC(1.596 ns) + CELL(0.602 ns) = 3.032 ns; Loc. = LCFF_X42_Y18_N5; Fanout = 12; REG Node = 'Instruction_Set:comb_3\|mbed_data\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { set_bit Instruction_Set:comb_3|mbed_data[1] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 47.36 % ) " "Info: Total cell delay = 1.436 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.596 ns ( 52.64 % ) " "Info: Total interconnect delay = 1.596 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { set_bit Instruction_Set:comb_3|mbed_data[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[1] {} } { 0.000ns 0.000ns 1.596ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.296 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:turntable|pulse_length[16] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.296 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:turntable|pulse_length[16] {} } { 0.000ns 0.000ns 1.415ns 1.589ns 0.977ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { set_bit Instruction_Set:comb_3|mbed_data[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[1] {} } { 0.000ns 0.000ns 1.596ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.430 ns" { Instruction_Set:comb_3|mbed_data[1] Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~6 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~12 Servo_Driver:turntable|pulse_length[13]~34 Servo_Driver:turntable|pulse_length[14]~36 Servo_Driver:turntable|pulse_length[15]~38 Servo_Driver:turntable|pulse_length[16]~39 Servo_Driver:turntable|pulse_length[16] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.430 ns" { Instruction_Set:comb_3|mbed_data[1] {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|romout[0][11]~6 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~9 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~11 {} Servo_Driver:turntable|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated|op_1~12 {} Servo_Driver:turntable|pulse_length[13]~34 {} Servo_Driver:turntable|pulse_length[14]~36 {} Servo_Driver:turntable|pulse_length[15]~38 {} Servo_Driver:turntable|pulse_length[16]~39 {} Servo_Driver:turntable|pulse_length[16] {} } { 0.000ns 0.923ns 0.828ns 0.000ns 0.000ns 0.848ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.545ns 0.517ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.296 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:turntable|pulse_length[16] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.296 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:turntable|pulse_length[16] {} } { 0.000ns 0.000ns 1.415ns 1.589ns 0.977ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { set_bit Instruction_Set:comb_3|mbed_data[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[1] {} } { 0.000ns 0.000ns 1.596ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "set_bit 75 " "Warning: Circuit may not operate. Detected 75 non-operational path(s) clocked by clock \"set_bit\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Instruction_Set:comb_3\|mbed_data\[1\] Servo_Driver:turntable\|pulse_length\[4\] set_bit 1.752 ns " "Info: Found hold time violation between source  pin or register \"Instruction_Set:comb_3\|mbed_data\[1\]\" and destination pin or register \"Servo_Driver:turntable\|pulse_length\[4\]\" for clock \"set_bit\" (Hold time is 1.752 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.264 ns + Largest " "Info: + Largest clock skew is 3.264 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit destination 6.296 ns + Longest register " "Info: + Longest clock path from clock \"set_bit\" to destination register is 6.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.879 ns) 3.128 ns Instruction_Set:comb_3\|sample 2 REG LCFF_X45_Y18_N21 11 " "Info: 2: + IC(1.415 ns) + CELL(0.879 ns) = 3.128 ns; Loc. = LCFF_X45_Y18_N21; Fanout = 11; REG Node = 'Instruction_Set:comb_3\|sample'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { set_bit Instruction_Set:comb_3|sample } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.589 ns) + CELL(0.000 ns) 4.717 ns Instruction_Set:comb_3\|sample~clkctrl 3 COMB CLKCTRL_G4 28 " "Info: 3: + IC(1.589 ns) + CELL(0.000 ns) = 4.717 ns; Loc. = CLKCTRL_G4; Fanout = 28; COMB Node = 'Instruction_Set:comb_3\|sample~clkctrl'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 6.296 ns Servo_Driver:turntable\|pulse_length\[4\] 4 REG LCFF_X40_Y18_N3 1 " "Info: 4: + IC(0.977 ns) + CELL(0.602 ns) = 6.296 ns; Loc. = LCFF_X40_Y18_N3; Fanout = 1; REG Node = 'Servo_Driver:turntable\|pulse_length\[4\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { Instruction_Set:comb_3|sample~clkctrl Servo_Driver:turntable|pulse_length[4] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 36.77 % ) " "Info: Total cell delay = 2.315 ns ( 36.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.981 ns ( 63.23 % ) " "Info: Total interconnect delay = 3.981 ns ( 63.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.296 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:turntable|pulse_length[4] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.296 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:turntable|pulse_length[4] {} } { 0.000ns 0.000ns 1.415ns 1.589ns 0.977ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit source 3.032 ns - Shortest register " "Info: - Shortest clock path from clock \"set_bit\" to source register is 3.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.602 ns) 3.032 ns Instruction_Set:comb_3\|mbed_data\[1\] 2 REG LCFF_X42_Y18_N5 12 " "Info: 2: + IC(1.596 ns) + CELL(0.602 ns) = 3.032 ns; Loc. = LCFF_X42_Y18_N5; Fanout = 12; REG Node = 'Instruction_Set:comb_3\|mbed_data\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { set_bit Instruction_Set:comb_3|mbed_data[1] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 47.36 % ) " "Info: Total cell delay = 1.436 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.596 ns ( 52.64 % ) " "Info: Total interconnect delay = 1.596 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { set_bit Instruction_Set:comb_3|mbed_data[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[1] {} } { 0.000ns 0.000ns 1.596ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.296 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:turntable|pulse_length[4] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.296 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:turntable|pulse_length[4] {} } { 0.000ns 0.000ns 1.415ns 1.589ns 0.977ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { set_bit Instruction_Set:comb_3|mbed_data[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[1] {} } { 0.000ns 0.000ns 1.596ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.521 ns - Shortest register register " "Info: - Shortest register to register delay is 1.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instruction_Set:comb_3\|mbed_data\[1\] 1 REG LCFF_X42_Y18_N5 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y18_N5; Fanout = 12; REG Node = 'Instruction_Set:comb_3\|mbed_data\[1\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Set:comb_3|mbed_data[1] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.491 ns) 1.425 ns Servo_Driver:turntable\|pulse_length\[4\]~15 2 COMB LCCOMB_X40_Y18_N2 1 " "Info: 2: + IC(0.934 ns) + CELL(0.491 ns) = 1.425 ns; Loc. = LCCOMB_X40_Y18_N2; Fanout = 1; COMB Node = 'Servo_Driver:turntable\|pulse_length\[4\]~15'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { Instruction_Set:comb_3|mbed_data[1] Servo_Driver:turntable|pulse_length[4]~15 } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.521 ns Servo_Driver:turntable\|pulse_length\[4\] 3 REG LCFF_X40_Y18_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 1.521 ns; Loc. = LCFF_X40_Y18_N3; Fanout = 1; REG Node = 'Servo_Driver:turntable\|pulse_length\[4\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Servo_Driver:turntable|pulse_length[4]~15 Servo_Driver:turntable|pulse_length[4] } "NODE_NAME" } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.587 ns ( 38.59 % ) " "Info: Total cell delay = 0.587 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.934 ns ( 61.41 % ) " "Info: Total interconnect delay = 0.934 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Instruction_Set:comb_3|mbed_data[1] Servo_Driver:turntable|pulse_length[4]~15 Servo_Driver:turntable|pulse_length[4] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.521 ns" { Instruction_Set:comb_3|mbed_data[1] {} Servo_Driver:turntable|pulse_length[4]~15 {} Servo_Driver:turntable|pulse_length[4] {} } { 0.000ns 0.934ns 0.000ns } { 0.000ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } } { "Servo_Driver.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Servo_Driver.v" 12 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.296 ns" { set_bit Instruction_Set:comb_3|sample Instruction_Set:comb_3|sample~clkctrl Servo_Driver:turntable|pulse_length[4] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.296 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|sample {} Instruction_Set:comb_3|sample~clkctrl {} Servo_Driver:turntable|pulse_length[4] {} } { 0.000ns 0.000ns 1.415ns 1.589ns 0.977ns } { 0.000ns 0.834ns 0.879ns 0.000ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { set_bit Instruction_Set:comb_3|mbed_data[1] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[1] {} } { 0.000ns 0.000ns 1.596ns } { 0.000ns 0.834ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Instruction_Set:comb_3|mbed_data[1] Servo_Driver:turntable|pulse_length[4]~15 Servo_Driver:turntable|pulse_length[4] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.521 ns" { Instruction_Set:comb_3|mbed_data[1] {} Servo_Driver:turntable|pulse_length[4]~15 {} Servo_Driver:turntable|pulse_length[4] {} } { 0.000ns 0.934ns 0.000ns } { 0.000ns 0.491ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Instruction_Set:comb_3\|mbed_data\[10\] reset set_bit 5.268 ns register " "Info: tsu for register \"Instruction_Set:comb_3\|mbed_data\[10\]\" (data pin = \"reset\", clock pin = \"set_bit\") is 5.268 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.336 ns + Longest pin register " "Info: + Longest pin to register delay is 8.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns reset 1 PIN PIN_J18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_J18; Fanout = 7; PIN Node = 'reset'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.511 ns) + CELL(0.427 ns) 6.782 ns Instruction_Set:comb_3\|mbed_data\[0\]~0 2 COMB LCCOMB_X45_Y18_N16 11 " "Info: 2: + IC(5.511 ns) + CELL(0.427 ns) = 6.782 ns; Loc. = LCCOMB_X45_Y18_N16; Fanout = 11; COMB Node = 'Instruction_Set:comb_3\|mbed_data\[0\]~0'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.938 ns" { reset Instruction_Set:comb_3|mbed_data[0]~0 } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.758 ns) 8.336 ns Instruction_Set:comb_3\|mbed_data\[10\] 3 REG LCFF_X42_Y17_N31 7 " "Info: 3: + IC(0.796 ns) + CELL(0.758 ns) = 8.336 ns; Loc. = LCFF_X42_Y17_N31; Fanout = 7; REG Node = 'Instruction_Set:comb_3\|mbed_data\[10\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { Instruction_Set:comb_3|mbed_data[0]~0 Instruction_Set:comb_3|mbed_data[10] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.029 ns ( 24.34 % ) " "Info: Total cell delay = 2.029 ns ( 24.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.307 ns ( 75.66 % ) " "Info: Total interconnect delay = 6.307 ns ( 75.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.336 ns" { reset Instruction_Set:comb_3|mbed_data[0]~0 Instruction_Set:comb_3|mbed_data[10] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.336 ns" { reset {} reset~combout {} Instruction_Set:comb_3|mbed_data[0]~0 {} Instruction_Set:comb_3|mbed_data[10] {} } { 0.000ns 0.000ns 5.511ns 0.796ns } { 0.000ns 0.844ns 0.427ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit destination 3.030 ns - Shortest register " "Info: - Shortest clock path from clock \"set_bit\" to destination register is 3.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.602 ns) 3.030 ns Instruction_Set:comb_3\|mbed_data\[10\] 2 REG LCFF_X42_Y17_N31 7 " "Info: 2: + IC(1.594 ns) + CELL(0.602 ns) = 3.030 ns; Loc. = LCFF_X42_Y17_N31; Fanout = 7; REG Node = 'Instruction_Set:comb_3\|mbed_data\[10\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { set_bit Instruction_Set:comb_3|mbed_data[10] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 47.39 % ) " "Info: Total cell delay = 1.436 ns ( 47.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 52.61 % ) " "Info: Total interconnect delay = 1.594 ns ( 52.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { set_bit Instruction_Set:comb_3|mbed_data[10] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[10] {} } { 0.000ns 0.000ns 1.594ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.336 ns" { reset Instruction_Set:comb_3|mbed_data[0]~0 Instruction_Set:comb_3|mbed_data[10] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.336 ns" { reset {} reset~combout {} Instruction_Set:comb_3|mbed_data[0]~0 {} Instruction_Set:comb_3|mbed_data[10] {} } { 0.000ns 0.000ns 5.511ns 0.796ns } { 0.000ns 0.844ns 0.427ns 0.758ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { set_bit Instruction_Set:comb_3|mbed_data[10] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[10] {} } { 0.000ns 0.000ns 1.594ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "set_bit mbed_data\[3\] Instruction_Set:comb_3\|mbed_data\[3\] 9.299 ns register " "Info: tco from clock \"set_bit\" to destination pin \"mbed_data\[3\]\" through register \"Instruction_Set:comb_3\|mbed_data\[3\]\" is 9.299 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit source 3.432 ns + Longest register " "Info: + Longest clock path from clock \"set_bit\" to source register is 3.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(0.602 ns) 3.432 ns Instruction_Set:comb_3\|mbed_data\[3\] 2 REG LCFF_X40_Y18_N29 10 " "Info: 2: + IC(1.996 ns) + CELL(0.602 ns) = 3.432 ns; Loc. = LCFF_X40_Y18_N29; Fanout = 10; REG Node = 'Instruction_Set:comb_3\|mbed_data\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { set_bit Instruction_Set:comb_3|mbed_data[3] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 41.84 % ) " "Info: Total cell delay = 1.436 ns ( 41.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.996 ns ( 58.16 % ) " "Info: Total interconnect delay = 1.996 ns ( 58.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.432 ns" { set_bit Instruction_Set:comb_3|mbed_data[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.432 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[3] {} } { 0.000ns 0.000ns 1.996ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.590 ns + Longest register pin " "Info: + Longest register to pin delay is 5.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instruction_Set:comb_3\|mbed_data\[3\] 1 REG LCFF_X40_Y18_N29 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y18_N29; Fanout = 10; REG Node = 'Instruction_Set:comb_3\|mbed_data\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Set:comb_3|mbed_data[3] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.740 ns) + CELL(2.850 ns) 5.590 ns mbed_data\[3\] 2 PIN PIN_Y19 0 " "Info: 2: + IC(2.740 ns) + CELL(2.850 ns) = 5.590 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'mbed_data\[3\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { Instruction_Set:comb_3|mbed_data[3] mbed_data[3] } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 50.98 % ) " "Info: Total cell delay = 2.850 ns ( 50.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.740 ns ( 49.02 % ) " "Info: Total interconnect delay = 2.740 ns ( 49.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { Instruction_Set:comb_3|mbed_data[3] mbed_data[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { Instruction_Set:comb_3|mbed_data[3] {} mbed_data[3] {} } { 0.000ns 2.740ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.432 ns" { set_bit Instruction_Set:comb_3|mbed_data[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.432 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[3] {} } { 0.000ns 0.000ns 1.996ns } { 0.000ns 0.834ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.590 ns" { Instruction_Set:comb_3|mbed_data[3] mbed_data[3] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.590 ns" { Instruction_Set:comb_3|mbed_data[3] {} mbed_data[3] {} } { 0.000ns 2.740ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Instruction_Set:comb_3\|mbed_data\[0\] input_bit set_bit -3.574 ns register " "Info: th for register \"Instruction_Set:comb_3\|mbed_data\[0\]\" (data pin = \"input_bit\", clock pin = \"set_bit\") is -3.574 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_bit destination 3.032 ns + Longest register " "Info: + Longest clock path from clock \"set_bit\" to destination register is 3.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns set_bit 1 CLK PIN_L19 16 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L19; Fanout = 16; CLK Node = 'set_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.602 ns) 3.032 ns Instruction_Set:comb_3\|mbed_data\[0\] 2 REG LCFF_X42_Y18_N11 14 " "Info: 2: + IC(1.596 ns) + CELL(0.602 ns) = 3.032 ns; Loc. = LCFF_X42_Y18_N11; Fanout = 14; REG Node = 'Instruction_Set:comb_3\|mbed_data\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.198 ns" { set_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 47.36 % ) " "Info: Total cell delay = 1.436 ns ( 47.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.596 ns ( 52.64 % ) " "Info: Total interconnect delay = 1.596 ns ( 52.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { set_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[0] {} } { 0.000ns 0.000ns 1.596ns } { 0.000ns 0.834ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.892 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns input_bit 1 PIN PIN_L18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_L18; Fanout = 1; PIN Node = 'input_bit'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input_bit } "NODE_NAME" } } { "FPGA_Main.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/FPGA_Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.645 ns) + CELL(0.413 ns) 6.892 ns Instruction_Set:comb_3\|mbed_data\[0\] 2 REG LCFF_X42_Y18_N11 14 " "Info: 2: + IC(5.645 ns) + CELL(0.413 ns) = 6.892 ns; Loc. = LCFF_X42_Y18_N11; Fanout = 14; REG Node = 'Instruction_Set:comb_3\|mbed_data\[0\]'" {  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.058 ns" { input_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "Instruction_Set.v" "" { Text "E:/My Stuff/University/Year 3/Robotics Project/GitHub Repos/FPGA-Servo-Control/Verilog/Instruction_Set.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 18.09 % ) " "Info: Total cell delay = 1.247 ns ( 18.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 81.91 % ) " "Info: Total interconnect delay = 5.645 ns ( 81.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { input_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { input_bit {} input_bit~combout {} Instruction_Set:comb_3|mbed_data[0] {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 0.834ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { set_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { set_bit {} set_bit~combout {} Instruction_Set:comb_3|mbed_data[0] {} } { 0.000ns 0.000ns 1.596ns } { 0.000ns 0.834ns 0.602ns } "" } } { "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.892 ns" { input_bit Instruction_Set:comb_3|mbed_data[0] } "NODE_NAME" } } { "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.892 ns" { input_bit {} input_bit~combout {} Instruction_Set:comb_3|mbed_data[0] {} } { 0.000ns 0.000ns 5.645ns } { 0.000ns 0.834ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 18 00:45:28 2019 " "Info: Processing ended: Mon Feb 18 00:45:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
