--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/lhebendanz/Projects/hwsec/xilinx_install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf
-ucf papilio_pro.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2134 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.877ns.
--------------------------------------------------------------------------------

Paths for end point rxi/data_out_1 (SLICE_X16Y37.B3), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxi/etu_cnt_9 (FF)
  Destination:          rxi/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.818ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxi/etu_cnt_9 to rxi/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.430   rxi/etu_cnt<11>
                                                       rxi/etu_cnt_9
    SLICE_X14Y43.A2      net (fanout=3)        0.997   rxi/etu_cnt<9>
    SLICE_X14Y43.A       Tilo                  0.235   rxi/etu_full<14>
                                                       rxi/etu_half<14>2
    SLICE_X14Y43.D1      net (fanout=2)        0.852   rxi/etu_half<14>1
    SLICE_X14Y43.CMUX    Topdc                 0.402   rxi/etu_full<14>
                                                       rxi/_n0095_inv1_rstpot_F
                                                       rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.B3      net (fanout=11)       1.563   rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.CLK     Tas                   0.339   rxi/data_out<4>
                                                       rxi/data_out_1_dpot
                                                       rxi/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (1.406ns logic, 3.412ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxi/etu_cnt_13 (FF)
  Destination:          rxi/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.770ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.289 - 0.312)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxi/etu_cnt_13 to rxi/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.BQ      Tcko                  0.430   rxi/etu_cnt<14>
                                                       rxi/etu_cnt_13
    SLICE_X14Y43.A1      net (fanout=3)        0.949   rxi/etu_cnt<13>
    SLICE_X14Y43.A       Tilo                  0.235   rxi/etu_full<14>
                                                       rxi/etu_half<14>2
    SLICE_X14Y43.D1      net (fanout=2)        0.852   rxi/etu_half<14>1
    SLICE_X14Y43.CMUX    Topdc                 0.402   rxi/etu_full<14>
                                                       rxi/_n0095_inv1_rstpot_F
                                                       rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.B3      net (fanout=11)       1.563   rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.CLK     Tas                   0.339   rxi/data_out<4>
                                                       rxi/data_out_1_dpot
                                                       rxi/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (1.406ns logic, 3.364ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxi/etu_cnt_11 (FF)
  Destination:          rxi/data_out_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.673ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxi/etu_cnt_11 to rxi/data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DQ      Tcko                  0.430   rxi/etu_cnt<11>
                                                       rxi/etu_cnt_11
    SLICE_X14Y43.A3      net (fanout=3)        0.852   rxi/etu_cnt<11>
    SLICE_X14Y43.A       Tilo                  0.235   rxi/etu_full<14>
                                                       rxi/etu_half<14>2
    SLICE_X14Y43.D1      net (fanout=2)        0.852   rxi/etu_half<14>1
    SLICE_X14Y43.CMUX    Topdc                 0.402   rxi/etu_full<14>
                                                       rxi/_n0095_inv1_rstpot_F
                                                       rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.B3      net (fanout=11)       1.563   rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.CLK     Tas                   0.339   rxi/data_out<4>
                                                       rxi/data_out_1_dpot
                                                       rxi/data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.406ns logic, 3.267ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point rxi/data_out_0 (SLICE_X16Y37.A4), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxi/etu_cnt_9 (FF)
  Destination:          rxi/data_out_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.708ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxi/etu_cnt_9 to rxi/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.430   rxi/etu_cnt<11>
                                                       rxi/etu_cnt_9
    SLICE_X14Y43.A2      net (fanout=3)        0.997   rxi/etu_cnt<9>
    SLICE_X14Y43.A       Tilo                  0.235   rxi/etu_full<14>
                                                       rxi/etu_half<14>2
    SLICE_X14Y43.D1      net (fanout=2)        0.852   rxi/etu_half<14>1
    SLICE_X14Y43.CMUX    Topdc                 0.402   rxi/etu_full<14>
                                                       rxi/_n0095_inv1_rstpot_F
                                                       rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.A4      net (fanout=11)       1.453   rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.CLK     Tas                   0.339   rxi/data_out<4>
                                                       rxi/data_out_0_dpot
                                                       rxi/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (1.406ns logic, 3.302ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxi/etu_cnt_13 (FF)
  Destination:          rxi/data_out_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.660ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.289 - 0.312)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxi/etu_cnt_13 to rxi/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.BQ      Tcko                  0.430   rxi/etu_cnt<14>
                                                       rxi/etu_cnt_13
    SLICE_X14Y43.A1      net (fanout=3)        0.949   rxi/etu_cnt<13>
    SLICE_X14Y43.A       Tilo                  0.235   rxi/etu_full<14>
                                                       rxi/etu_half<14>2
    SLICE_X14Y43.D1      net (fanout=2)        0.852   rxi/etu_half<14>1
    SLICE_X14Y43.CMUX    Topdc                 0.402   rxi/etu_full<14>
                                                       rxi/_n0095_inv1_rstpot_F
                                                       rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.A4      net (fanout=11)       1.453   rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.CLK     Tas                   0.339   rxi/data_out<4>
                                                       rxi/data_out_0_dpot
                                                       rxi/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (1.406ns logic, 3.254ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxi/etu_cnt_11 (FF)
  Destination:          rxi/data_out_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxi/etu_cnt_11 to rxi/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DQ      Tcko                  0.430   rxi/etu_cnt<11>
                                                       rxi/etu_cnt_11
    SLICE_X14Y43.A3      net (fanout=3)        0.852   rxi/etu_cnt<11>
    SLICE_X14Y43.A       Tilo                  0.235   rxi/etu_full<14>
                                                       rxi/etu_half<14>2
    SLICE_X14Y43.D1      net (fanout=2)        0.852   rxi/etu_half<14>1
    SLICE_X14Y43.CMUX    Topdc                 0.402   rxi/etu_full<14>
                                                       rxi/_n0095_inv1_rstpot_F
                                                       rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.A4      net (fanout=11)       1.453   rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.CLK     Tas                   0.339   rxi/data_out<4>
                                                       rxi/data_out_0_dpot
                                                       rxi/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.406ns logic, 3.157ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point rxi/data_out_3 (SLICE_X16Y37.C5), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxi/etu_cnt_9 (FF)
  Destination:          rxi/data_out_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxi/etu_cnt_9 to rxi/data_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.BQ      Tcko                  0.430   rxi/etu_cnt<11>
                                                       rxi/etu_cnt_9
    SLICE_X14Y43.A2      net (fanout=3)        0.997   rxi/etu_cnt<9>
    SLICE_X14Y43.A       Tilo                  0.235   rxi/etu_full<14>
                                                       rxi/etu_half<14>2
    SLICE_X14Y43.D1      net (fanout=2)        0.852   rxi/etu_half<14>1
    SLICE_X14Y43.CMUX    Topdc                 0.402   rxi/etu_full<14>
                                                       rxi/_n0095_inv1_rstpot_F
                                                       rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.C5      net (fanout=11)       1.357   rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.CLK     Tas                   0.339   rxi/data_out<4>
                                                       rxi/data_out_3_dpot
                                                       rxi/data_out_3
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (1.406ns logic, 3.206ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxi/etu_cnt_13 (FF)
  Destination:          rxi/data_out_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.564ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.289 - 0.312)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxi/etu_cnt_13 to rxi/data_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.BQ      Tcko                  0.430   rxi/etu_cnt<14>
                                                       rxi/etu_cnt_13
    SLICE_X14Y43.A1      net (fanout=3)        0.949   rxi/etu_cnt<13>
    SLICE_X14Y43.A       Tilo                  0.235   rxi/etu_full<14>
                                                       rxi/etu_half<14>2
    SLICE_X14Y43.D1      net (fanout=2)        0.852   rxi/etu_half<14>1
    SLICE_X14Y43.CMUX    Topdc                 0.402   rxi/etu_full<14>
                                                       rxi/_n0095_inv1_rstpot_F
                                                       rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.C5      net (fanout=11)       1.357   rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.CLK     Tas                   0.339   rxi/data_out<4>
                                                       rxi/data_out_3_dpot
                                                       rxi/data_out_3
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.406ns logic, 3.158ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rxi/etu_cnt_11 (FF)
  Destination:          rxi/data_out_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.467ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.289 - 0.313)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rxi/etu_cnt_11 to rxi/data_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.DQ      Tcko                  0.430   rxi/etu_cnt<11>
                                                       rxi/etu_cnt_11
    SLICE_X14Y43.A3      net (fanout=3)        0.852   rxi/etu_cnt<11>
    SLICE_X14Y43.A       Tilo                  0.235   rxi/etu_full<14>
                                                       rxi/etu_half<14>2
    SLICE_X14Y43.D1      net (fanout=2)        0.852   rxi/etu_half<14>1
    SLICE_X14Y43.CMUX    Topdc                 0.402   rxi/etu_full<14>
                                                       rxi/_n0095_inv1_rstpot_F
                                                       rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.C5      net (fanout=11)       1.357   rxi/_n0095_inv1_rstpot
    SLICE_X16Y37.CLK     Tas                   0.339   rxi/data_out<4>
                                                       rxi/data_out_3_dpot
                                                       rxi/data_out_3
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (1.406ns logic, 3.061ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point txi/data_3 (SLICE_X14Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               txi/data_3 (FF)
  Destination:          txi/data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: txi/data_3 to txi/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.DQ      Tcko                  0.200   txi/data<3>
                                                       txi/data_3
    SLICE_X14Y37.D6      net (fanout=2)        0.025   txi/data<3>
    SLICE_X14Y37.CLK     Tah         (-Th)    -0.190   txi/data<3>
                                                       txi/data_3_dpot
                                                       txi/data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point data_tx_7 (SLICE_X14Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data_tx_7 (FF)
  Destination:          data_tx_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data_tx_7 to data_tx_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.AQ      Tcko                  0.200   data_tx<7>
                                                       data_tx_7
    SLICE_X14Y39.A6      net (fanout=2)        0.025   data_tx<7>
    SLICE_X14Y39.CLK     Tah         (-Th)    -0.190   data_tx<7>
                                                       state[2]_data_tx[7]_select_24_OUT<7>1
                                                       data_tx_7
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point txi/data_0 (SLICE_X14Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               txi/data_0 (FF)
  Destination:          txi/data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: txi/data_0 to txi/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y37.AQ      Tcko                  0.200   txi/data<3>
                                                       txi/data_0
    SLICE_X14Y37.A6      net (fanout=3)        0.026   txi/data<0>
    SLICE_X14Y37.CLK     Tah         (-Th)    -0.190   txi/data<3>
                                                       txi/data_0_dpot
                                                       txi/data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gold_cnt_get<7>/CLK
  Logical resource: gold_cnt_get_7/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: rxi/data_out<4>/CLK
  Logical resource: rxi/data_out_0/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.877|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2134 paths, 0 nets, and 611 connections

Design statistics:
   Minimum period:   4.877ns{1}   (Maximum frequency: 205.044MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 24 12:59:33 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



