#!/usr/bin/env python3
"""
æµ‹è¯•ä»£ç æå–åŠŸèƒ½
"""

import sys
from pathlib import Path

# æ·»åŠ é¡¹ç›®æ ¹ç›®å½•åˆ°Pythonè·¯å¾„
project_root = Path(__file__).parent
sys.path.insert(0, str(project_root))

from core.base_agent import BaseAgent
from agents.enhanced_real_verilog_agent import EnhancedRealVerilogAgent
from config.config import FrameworkConfig

def test_code_extraction():
    """æµ‹è¯•ä»£ç æå–åŠŸèƒ½"""
    print("ğŸ§ª æµ‹è¯•ä»£ç æå–åŠŸèƒ½")
    print("=" * 60)
    
    # åˆ›å»ºä»£ç†å®ä¾‹
    config = FrameworkConfig.from_env()
    agent = EnhancedRealVerilogAgent(config)
    
    # æµ‹è¯•ç”¨ä¾‹1: åŒ…å«Markdownæ ¼å¼çš„Verilogä»£ç 
    test_content_1 = """
ä»¥ä¸‹æ˜¯ä¸º `adder_16bit` æ¨¡å—è®¾è®¡çš„**ä¸“ä¸šã€å®Œæ•´ä¸”ç»“æ„æ¸…æ™°çš„Verilogæµ‹è¯•å°ï¼ˆtestbenchï¼‰**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šçš„è¦æ±‚ï¼š

---

## âœ… **Testbench: adder_16bit_tb.v**

```verilog
`timescale 1ns / 1ps

module adder_16bit_tb;

    // å‚æ•°å®šä¹‰
    parameter CLK_PERIOD = 10.0; // æ—¶é’Ÿå‘¨æœŸ 10ns

    // ä¿¡å·å£°æ˜
    reg [15:0] a;
    reg [15:0] b;
    reg        cin;
    wire [15:0] sum;
    wire        cout;
    wire        overflow;

    // è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    adder_16bit uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout),
        .overflow(overflow)
    );

    // æµ‹è¯•ä¸»ç¨‹åº
    initial begin
        $display("=== Starting Testbench for adder_16bit ===");
        
        // æ³¢å½¢è½¬å‚¨è®¾ç½®
        $dumpfile("adder_16bit_tb.vcd");
        $dumpvars(0, adder_16bit_tb);
        
        // åˆå§‹åŒ–è¾“å…¥
        a = 16'h0000;
        b = 16'h0000;
        cin = 1'b0;
        #10;

        // åŸºæœ¬åŠ æ³•æµ‹è¯•
        $display("=== Test Case: basic_addition ===");
        a = 16'h0001; b = 16'h0002; cin = 1'b0; #10;
        check_result(a, b, cin, 16'h0003, 1'b0, 1'b0);

        $display("=== Testbench Finished ===");
        $finish;
    end

    // ç»“æœæ£€æŸ¥ä»»åŠ¡
    task check_result;
        input [15:0] a_val, b_val;
        input cin_val;
        input [15:0] expected_sum;
        input expected_cout, expected_overflow;
        
        reg [15:0] actual_sum;
        reg actual_cout, actual_overflow;
        
        begin
            #2; // ç­‰å¾…ä¿¡å·ç¨³å®š
            
            actual_sum = sum;
            actual_cout = cout;
            actual_overflow = overflow;

            if (actual_sum !== expected_sum) begin
                $display("ERROR: Sum mismatch");
                $display("  a = 0x%04X, b = 0x%04X, cin = %b", a_val, b_val, cin_val);
                $display("  Expected sum = 0x%04X, Actual sum = 0x%04X", expected_sum, actual_sum);
            end else begin
                $display("PASS: Sum matches");
            end
        end
    endtask

    // å®æ—¶ç›‘æ§
    initial begin
        $monitor("Time=%0t | a=0x%04X | b=0x%04X | cin=%b | sum=0x%04X | cout=%b | overflow=%b",
                 $time, a, b, cin, sum, cout, overflow);
    end

endmodule
```

---

## ğŸ§ª **åŠŸèƒ½è¯´æ˜ä¸éªŒè¯è¦†ç›–**

### âœ… **ä¸»è¦åŠŸèƒ½**
- **æ—¶é’Ÿå’Œå¤ä½é€»è¾‘**ï¼šä½¿ç”¨ `initial` å’Œ `forever` ç”Ÿæˆæ—¶é’Ÿä¿¡å·ï¼Œå¹¶æä¾›å¤ä½ã€‚
- **æ³¢å½¢è½¬å‚¨**ï¼šé€šè¿‡ `$dumpfile` å’Œ `$dumpvars` ç”Ÿæˆ VCD æ–‡ä»¶ç”¨äºæ³¢å½¢åˆ†æã€‚
- **æµ‹è¯•åœºæ™¯**ï¼š
  - **basic_addition**: éªŒè¯åŸºæœ¬åŠ æ³•ï¼ˆå¦‚ 1+2ï¼‰ã€‚
  - **carry_propagation**: éªŒè¯è¿›ä½ä¼ æ’­ï¼ˆå¦‚ FFFF + 1ï¼‰ã€‚
  - **overflow_detection**: éªŒè¯æ­£æ•°+æ­£æ•°æº¢å‡ºæˆ–è´Ÿæ•°+è´Ÿæ•°æº¢å‡ºã€‚
  - **boundary_values**: éªŒè¯è¾¹ç•Œå€¼ï¼ˆ0x0000, 0xFFFFï¼‰ã€‚
  - **random_data**: éªŒè¯éšæœºè¾“å…¥ä¸‹çš„æ­£ç¡®æ€§ã€‚
- **ç»“æœæ£€æŸ¥**ï¼šä½¿ç”¨ `check_result` ä»»åŠ¡è¿›è¡Œæ–­è¨€å’Œé”™è¯¯æç¤ºã€‚
- **å®æ—¶ç›‘æ§**ï¼šä½¿ç”¨ `$monitor` æ˜¾ç¤ºå…³é”®ä¿¡å·ã€‚

---

## ğŸ“Š **æµ‹è¯•æŠ¥å‘Šè¾“å‡ºç¤ºä¾‹**

```
=== Starting Testbench for adder_16bit ===
=== Test Case: basic_addition ===
PASS: Sum matches at test case 0
PASS: Cout matches at test case 0
PASS: Overflow matches at test case 0
=== Test Case: carry_propagation ===
PASS: Sum matches at test case 1
PASS: Cout matches at test case 1
PASS: Overflow matches at test case 1
=== Test Case: overflow_detection ===
PASS: Sum matches at test case 2
PASS: Cout matches at test case 2
PASS: Overflow matches at test case 2
...
=== Testbench Finished ===
```

---

## ğŸ“ **æ–‡ä»¶ç»“æ„å»ºè®®**

- `adder_16bit.v`: è¢«æµ‹æ¨¡å—
- `full_adder.v`: å…¨åŠ å™¨æ¨¡å—
- `adder_16bit_tb.v`: æµ‹è¯•å°
- `adder_16bit_tb.vcd`: æ³¢å½¢è½¬å‚¨æ–‡ä»¶ï¼ˆç”¨äºä»¿çœŸæŸ¥çœ‹ï¼‰

---

## ğŸ” **æ³¨æ„äº‹é¡¹**

- å¦‚æœä½¿ç”¨ ModelSim æˆ– QuestaSimï¼Œå¯ä»¥åŠ è½½ `.vcd` æ–‡ä»¶æŸ¥çœ‹æ³¢å½¢ã€‚
- å¯ä»¥é€šè¿‡ä¿®æ”¹ `CLK_PERIOD` æ¥è°ƒæ•´ä»¿çœŸé€Ÿåº¦ã€‚
- è‹¥éœ€è¦è¦†ç›–ç‡æ”¶é›†ï¼Œå¯ä»¥å¯ç”¨ `$coverage` ç›¸å…³æŒ‡ä»¤ï¼ˆä½†æ ¹æ®è¦æ±‚å·²ç¦ç”¨ï¼‰ã€‚

---

å¦‚éœ€è¿›ä¸€æ­¥æ‰©å±•ï¼ˆå¦‚åŠ å…¥è¦†ç›–ç‡æ”¶é›†ã€æ›´å¤æ‚çš„æ¿€åŠ±ç”Ÿæˆç­‰ï¼‰ï¼Œä¹Ÿå¯ä»¥ç»§ç»­ä¼˜åŒ–æ­¤æµ‹è¯•å°ã€‚æ˜¯å¦éœ€è¦æˆ‘ä¸ºä½ ç”Ÿæˆä¸€ä¸ªå¸¦æœ‰è¦†ç›–ç‡æ”¶é›†çš„ç‰ˆæœ¬ï¼Ÿ
"""
    
    print("ğŸ“ æµ‹è¯•ç”¨ä¾‹1: åŒ…å«Markdownæ ¼å¼çš„Verilogä»£ç ")
    print("-" * 40)
    
    # æå–ä»£ç 
    extracted_code = agent.extract_verilog_code(test_content_1)
    
    print(f"åŸå§‹å†…å®¹é•¿åº¦: {len(test_content_1)}")
    print(f"æå–åé•¿åº¦: {len(extracted_code)}")
    print(f"æå–æ¯”ä¾‹: {len(extracted_code)/len(test_content_1)*100:.1f}%")
    
    print("\nğŸ“‹ æå–çš„ä»£ç å‰10è¡Œ:")
    print("-" * 40)
    lines = extracted_code.split('\n')[:10]
    for i, line in enumerate(lines, 1):
        print(f"{i:2d}: {line}")
    
    print("\n" + "=" * 60)
    
    # æµ‹è¯•ç”¨ä¾‹2: çº¯Verilogä»£ç 
    test_content_2 = """
`timescale 1ns / 1ps

module simple_test;
    input clk;
    output reg [7:0] count;
    
    always @(posedge clk) begin
        count <= count + 1;
    end
endmodule
"""
    
    print("ğŸ“ æµ‹è¯•ç”¨ä¾‹2: çº¯Verilogä»£ç ")
    print("-" * 40)
    
    extracted_code_2 = agent.extract_verilog_code(test_content_2)
    
    print(f"åŸå§‹å†…å®¹é•¿åº¦: {len(test_content_2)}")
    print(f"æå–åé•¿åº¦: {len(extracted_code_2)}")
    print(f"æ˜¯å¦ç›¸åŒ: {extracted_code_2 == test_content_2.strip()}")
    
    print("\nğŸ“‹ æå–çš„ä»£ç :")
    print("-" * 40)
    print(extracted_code_2)
    
    print("\n" + "=" * 60)
    
    # æµ‹è¯•ç”¨ä¾‹3: æ— æ•ˆå†…å®¹
    test_content_3 = """
è¿™æ˜¯ä¸€ä¸ªæ— æ•ˆçš„æµ‹è¯•å†…å®¹ï¼Œä¸åŒ…å«ä»»ä½•Verilogä»£ç ã€‚

## æ ‡é¢˜1
### æ ‡é¢˜2
**ç²—ä½“æ–‡æœ¬**
- åˆ—è¡¨é¡¹1
- åˆ—è¡¨é¡¹2

è¿™é‡Œæ²¡æœ‰ä»»ä½•ä»£ç å—æˆ–moduleå£°æ˜ã€‚
"""
    
    print("ğŸ“ æµ‹è¯•ç”¨ä¾‹3: æ— æ•ˆå†…å®¹")
    print("-" * 40)
    
    extracted_code_3 = agent.extract_verilog_code(test_content_3)
    
    print(f"åŸå§‹å†…å®¹é•¿åº¦: {len(test_content_3)}")
    print(f"æå–åé•¿åº¦: {len(extracted_code_3)}")
    print(f"æ˜¯å¦è¿”å›åŸå§‹å†…å®¹: {extracted_code_3 == test_content_3.strip()}")
    
    print("\nğŸ“‹ æå–ç»“æœ:")
    print("-" * 40)
    print(extracted_code_3[:100] + "..." if len(extracted_code_3) > 100 else extracted_code_3)
    
    print("\n" + "=" * 60)
    print("âœ… ä»£ç æå–åŠŸèƒ½æµ‹è¯•å®Œæˆï¼")

if __name__ == "__main__":
    test_code_extraction() 