-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_Self_attention is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v65_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v65_ce0 : OUT STD_LOGIC;
    v65_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v66_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v66_ce0 : OUT STD_LOGIC;
    v66_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v67_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v67_ce0 : OUT STD_LOGIC;
    v67_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    v68_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v68_ce0 : OUT STD_LOGIC;
    v68_we0 : OUT STD_LOGIC;
    v68_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1134_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1134_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1134_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1134_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1134_p_ce : OUT STD_LOGIC;
    grp_fu_1138_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1138_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1138_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_1138_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1138_p_ce : OUT STD_LOGIC;
    grp_fu_1142_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1142_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1142_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1142_p_ce : OUT STD_LOGIC;
    grp_fu_1146_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1146_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1146_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1146_p_ce : OUT STD_LOGIC;
    grp_fu_1150_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1150_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1150_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1150_p_ce : OUT STD_LOGIC;
    grp_fu_1154_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1154_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1154_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1154_p_ce : OUT STD_LOGIC );
end;


architecture behav of Bert_layer_Self_attention is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_fu_237_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_reg_261 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln139_fu_225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inp_sumRow_ce0 : STD_LOGIC;
    signal inp_sumRow_we0 : STD_LOGIC;
    signal inp_sumRow_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_sumRow_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_sumRow_ce1 : STD_LOGIC;
    signal inp_sumRow_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Q_h_ce0 : STD_LOGIC;
    signal Q_h_we0 : STD_LOGIC;
    signal Q_h_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce1 : STD_LOGIC;
    signal Q_h_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce2 : STD_LOGIC;
    signal Q_h_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce3 : STD_LOGIC;
    signal Q_h_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce4 : STD_LOGIC;
    signal Q_h_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce5 : STD_LOGIC;
    signal Q_h_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce6 : STD_LOGIC;
    signal Q_h_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce7 : STD_LOGIC;
    signal Q_h_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce8 : STD_LOGIC;
    signal Q_h_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce9 : STD_LOGIC;
    signal Q_h_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce10 : STD_LOGIC;
    signal Q_h_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce11 : STD_LOGIC;
    signal Q_h_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce12 : STD_LOGIC;
    signal Q_h_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce13 : STD_LOGIC;
    signal Q_h_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce14 : STD_LOGIC;
    signal Q_h_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_ce15 : STD_LOGIC;
    signal Q_h_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_h_ce0 : STD_LOGIC;
    signal K_h_we0 : STD_LOGIC;
    signal K_h_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce1 : STD_LOGIC;
    signal K_h_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce2 : STD_LOGIC;
    signal K_h_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce3 : STD_LOGIC;
    signal K_h_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce4 : STD_LOGIC;
    signal K_h_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce5 : STD_LOGIC;
    signal K_h_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce6 : STD_LOGIC;
    signal K_h_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce7 : STD_LOGIC;
    signal K_h_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce8 : STD_LOGIC;
    signal K_h_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce9 : STD_LOGIC;
    signal K_h_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce10 : STD_LOGIC;
    signal K_h_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce11 : STD_LOGIC;
    signal K_h_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce12 : STD_LOGIC;
    signal K_h_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce13 : STD_LOGIC;
    signal K_h_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce14 : STD_LOGIC;
    signal K_h_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal K_h_ce15 : STD_LOGIC;
    signal K_h_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal V_h_ce0 : STD_LOGIC;
    signal V_h_we0 : STD_LOGIC;
    signal V_h_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_ce1 : STD_LOGIC;
    signal V_h_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_ce2 : STD_LOGIC;
    signal V_h_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_ce3 : STD_LOGIC;
    signal V_h_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_ce4 : STD_LOGIC;
    signal V_h_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_ce5 : STD_LOGIC;
    signal V_h_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_ce6 : STD_LOGIC;
    signal V_h_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_ce7 : STD_LOGIC;
    signal V_h_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_ce8 : STD_LOGIC;
    signal V_h_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_ce9 : STD_LOGIC;
    signal V_h_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_ce10 : STD_LOGIC;
    signal V_h_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_h_ce11 : STD_LOGIC;
    signal V_h_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal v78_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v78_ce0 : STD_LOGIC;
    signal v78_we0 : STD_LOGIC;
    signal v78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v78_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v78_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal v78_ce1 : STD_LOGIC;
    signal v78_we1 : STD_LOGIC;
    signal v78_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_0_ce0 : STD_LOGIC;
    signal v79_0_we0 : STD_LOGIC;
    signal v79_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_1_ce0 : STD_LOGIC;
    signal v79_1_we0 : STD_LOGIC;
    signal v79_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_2_ce0 : STD_LOGIC;
    signal v79_2_we0 : STD_LOGIC;
    signal v79_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_3_ce0 : STD_LOGIC;
    signal v79_3_we0 : STD_LOGIC;
    signal v79_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_4_ce0 : STD_LOGIC;
    signal v79_4_we0 : STD_LOGIC;
    signal v79_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_5_ce0 : STD_LOGIC;
    signal v79_5_we0 : STD_LOGIC;
    signal v79_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_6_ce0 : STD_LOGIC;
    signal v79_6_we0 : STD_LOGIC;
    signal v79_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_7_ce0 : STD_LOGIC;
    signal v79_7_we0 : STD_LOGIC;
    signal v79_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_8_ce0 : STD_LOGIC;
    signal v79_8_we0 : STD_LOGIC;
    signal v79_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_9_ce0 : STD_LOGIC;
    signal v79_9_we0 : STD_LOGIC;
    signal v79_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_10_ce0 : STD_LOGIC;
    signal v79_10_we0 : STD_LOGIC;
    signal v79_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v79_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v79_11_ce0 : STD_LOGIC;
    signal v79_11_we0 : STD_LOGIC;
    signal v79_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v80_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal v80_ce0 : STD_LOGIC;
    signal v80_we0 : STD_LOGIC;
    signal v80_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v80_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v80_ce1 : STD_LOGIC;
    signal v80_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v65_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v65_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v66_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v66_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v67_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v67_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce2 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce3 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce4 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce5 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce6 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce7 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce8 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce9 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce10 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce11 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce12 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address13 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce13 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address14 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce14 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address15 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce15 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce2 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce3 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce4 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce5 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce6 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce7 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce8 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce9 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce10 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce11 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce12 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address13 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce13 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address14 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce14 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address15 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce15 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_we1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_inp_sumRow_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_363_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_363_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_363_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_367_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_367_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_367_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_0_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_1_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_2_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_3_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_4_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_5_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_6_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_7_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_8_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_9_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_10_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_11_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce2 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce3 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce4 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce5 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce6 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce7 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce8 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce9 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce10 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce11 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v80_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v80_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_start_reg : STD_LOGIC := '0';
    signal grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_start_reg : STD_LOGIC := '0';
    signal grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_start_reg : STD_LOGIC := '0';
    signal grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal h_fu_50 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln139_fu_231_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_267_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_267_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_267_ce : STD_LOGIC;
    signal grp_fu_271_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_271_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_271_ce : STD_LOGIC;
    signal grp_fu_275_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_275_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_275_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_275_ce : STD_LOGIC;
    signal grp_fu_279_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_279_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_279_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_279_ce : STD_LOGIC;
    signal grp_fu_283_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_283_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_283_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_283_ce : STD_LOGIC;
    signal grp_fu_287_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_287_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_287_ce : STD_LOGIC;
    signal grp_fu_291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_291_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_291_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_291_ce : STD_LOGIC;
    signal grp_fu_295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_295_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_295_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_295_ce : STD_LOGIC;
    signal grp_fu_299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_299_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_299_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_299_ce : STD_LOGIC;
    signal grp_fu_303_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_303_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_303_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_303_ce : STD_LOGIC;
    signal grp_fu_307_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_307_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_307_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_307_ce : STD_LOGIC;
    signal grp_fu_311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_311_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_311_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_311_ce : STD_LOGIC;
    signal grp_fu_315_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_315_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_315_ce : STD_LOGIC;
    signal grp_fu_319_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_319_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_319_ce : STD_LOGIC;
    signal grp_fu_323_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_323_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_323_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_323_ce : STD_LOGIC;
    signal grp_fu_327_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_327_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_327_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_327_ce : STD_LOGIC;
    signal grp_fu_331_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_331_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_331_ce : STD_LOGIC;
    signal grp_fu_335_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_335_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_335_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_335_ce : STD_LOGIC;
    signal grp_fu_339_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_339_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_339_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_339_ce : STD_LOGIC;
    signal grp_fu_343_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_343_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_343_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_343_ce : STD_LOGIC;
    signal grp_fu_347_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_347_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_347_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_347_ce : STD_LOGIC;
    signal grp_fu_351_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_351_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_351_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_351_ce : STD_LOGIC;
    signal grp_fu_355_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_355_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_355_ce : STD_LOGIC;
    signal grp_fu_359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_359_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_359_ce : STD_LOGIC;
    signal grp_fu_363_ce : STD_LOGIC;
    signal grp_fu_367_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_Self_attention_Pipeline_l_mh_separate_i7_l_j7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Q_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce0 : OUT STD_LOGIC;
        Q_h_we0 : OUT STD_LOGIC;
        Q_h_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        K_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce0 : OUT STD_LOGIC;
        K_h_we0 : OUT STD_LOGIC;
        K_h_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        V_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce0 : OUT STD_LOGIC;
        V_h_we0 : OUT STD_LOGIC;
        V_h_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp : IN STD_LOGIC_VECTOR (9 downto 0);
        v65_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v65_ce0 : OUT STD_LOGIC;
        v65_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v66_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v66_ce0 : OUT STD_LOGIC;
        v66_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v67_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v67_ce0 : OUT STD_LOGIC;
        v67_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v78_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v78_ce0 : OUT STD_LOGIC;
        v78_we0 : OUT STD_LOGIC;
        v78_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_85_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inp_sumRow_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        inp_sumRow_ce0 : OUT STD_LOGIC;
        inp_sumRow_we0 : OUT STD_LOGIC;
        inp_sumRow_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v80_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v80_ce0 : OUT STD_LOGIC;
        v80_we0 : OUT STD_LOGIC;
        v80_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_gemm_i2_l_j2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Q_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce0 : OUT STD_LOGIC;
        Q_h_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce1 : OUT STD_LOGIC;
        Q_h_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce2 : OUT STD_LOGIC;
        Q_h_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce3 : OUT STD_LOGIC;
        Q_h_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce4 : OUT STD_LOGIC;
        Q_h_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce5 : OUT STD_LOGIC;
        Q_h_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce6 : OUT STD_LOGIC;
        Q_h_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce7 : OUT STD_LOGIC;
        Q_h_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce8 : OUT STD_LOGIC;
        Q_h_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce9 : OUT STD_LOGIC;
        Q_h_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce10 : OUT STD_LOGIC;
        Q_h_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce11 : OUT STD_LOGIC;
        Q_h_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce12 : OUT STD_LOGIC;
        Q_h_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce13 : OUT STD_LOGIC;
        Q_h_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce14 : OUT STD_LOGIC;
        Q_h_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        Q_h_address15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_ce15 : OUT STD_LOGIC;
        Q_h_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce0 : OUT STD_LOGIC;
        K_h_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce1 : OUT STD_LOGIC;
        K_h_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce2 : OUT STD_LOGIC;
        K_h_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce3 : OUT STD_LOGIC;
        K_h_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce4 : OUT STD_LOGIC;
        K_h_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce5 : OUT STD_LOGIC;
        K_h_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce6 : OUT STD_LOGIC;
        K_h_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce7 : OUT STD_LOGIC;
        K_h_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce8 : OUT STD_LOGIC;
        K_h_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce9 : OUT STD_LOGIC;
        K_h_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce10 : OUT STD_LOGIC;
        K_h_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce11 : OUT STD_LOGIC;
        K_h_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce12 : OUT STD_LOGIC;
        K_h_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce13 : OUT STD_LOGIC;
        K_h_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce14 : OUT STD_LOGIC;
        K_h_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        K_h_address15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_ce15 : OUT STD_LOGIC;
        K_h_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        v78_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v78_ce0 : OUT STD_LOGIC;
        v78_we0 : OUT STD_LOGIC;
        v78_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v78_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_267_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_ce : OUT STD_LOGIC;
        grp_fu_271_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_271_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_271_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_271_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_271_p_ce : OUT STD_LOGIC;
        grp_fu_275_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_275_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_275_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_275_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_275_p_ce : OUT STD_LOGIC;
        grp_fu_279_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_279_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_279_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_279_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_279_p_ce : OUT STD_LOGIC;
        grp_fu_283_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_283_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_283_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_283_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_283_p_ce : OUT STD_LOGIC;
        grp_fu_287_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_287_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_287_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_287_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_287_p_ce : OUT STD_LOGIC;
        grp_fu_291_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_291_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_291_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_291_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_291_p_ce : OUT STD_LOGIC;
        grp_fu_295_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_295_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_295_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_295_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_295_p_ce : OUT STD_LOGIC;
        grp_fu_299_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_299_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_299_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_299_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_299_p_ce : OUT STD_LOGIC;
        grp_fu_303_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_303_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_303_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_303_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_303_p_ce : OUT STD_LOGIC;
        grp_fu_307_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_307_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_307_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_307_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_307_p_ce : OUT STD_LOGIC;
        grp_fu_311_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_311_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_311_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_311_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_311_p_ce : OUT STD_LOGIC;
        grp_fu_315_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_315_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_315_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_315_p_ce : OUT STD_LOGIC;
        grp_fu_319_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_319_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_319_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_319_p_ce : OUT STD_LOGIC;
        grp_fu_323_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_323_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_323_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_323_p_ce : OUT STD_LOGIC;
        grp_fu_327_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_327_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_327_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_327_p_ce : OUT STD_LOGIC;
        grp_fu_331_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_331_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_331_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_331_p_ce : OUT STD_LOGIC;
        grp_fu_335_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_335_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_335_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_335_p_ce : OUT STD_LOGIC;
        grp_fu_339_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_339_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_339_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_339_p_ce : OUT STD_LOGIC;
        grp_fu_343_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_343_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_343_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_343_p_ce : OUT STD_LOGIC;
        grp_fu_347_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_347_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_347_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_347_p_ce : OUT STD_LOGIC;
        grp_fu_351_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_351_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_351_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_351_p_ce : OUT STD_LOGIC;
        grp_fu_355_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_355_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_355_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_355_p_ce : OUT STD_LOGIC;
        grp_fu_359_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_359_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_359_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_359_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_norm_i3_l_j3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v78_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v78_ce0 : OUT STD_LOGIC;
        v78_we0 : OUT STD_LOGIC;
        v78_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v78_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v78_ce1 : OUT STD_LOGIC;
        v78_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_315_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_315_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_315_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_315_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_exp_sum_i4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v78_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v78_ce0 : OUT STD_LOGIC;
        v78_we0 : OUT STD_LOGIC;
        v78_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v78_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v78_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v78_ce1 : OUT STD_LOGIC;
        v78_we1 : OUT STD_LOGIC;
        v78_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v78_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_sumRow_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        inp_sumRow_ce0 : OUT STD_LOGIC;
        inp_sumRow_we0 : OUT STD_LOGIC;
        inp_sumRow_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_sumRow_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        inp_sumRow_ce1 : OUT STD_LOGIC;
        inp_sumRow_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_267_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_update_i5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v78_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v78_ce0 : OUT STD_LOGIC;
        v78_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v78_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v78_ce1 : OUT STD_LOGIC;
        v78_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_sumRow_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        inp_sumRow_ce0 : OUT STD_LOGIC;
        inp_sumRow_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_0_ce0 : OUT STD_LOGIC;
        v79_0_we0 : OUT STD_LOGIC;
        v79_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v79_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_1_ce0 : OUT STD_LOGIC;
        v79_1_we0 : OUT STD_LOGIC;
        v79_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v79_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_2_ce0 : OUT STD_LOGIC;
        v79_2_we0 : OUT STD_LOGIC;
        v79_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v79_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_3_ce0 : OUT STD_LOGIC;
        v79_3_we0 : OUT STD_LOGIC;
        v79_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v79_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_4_ce0 : OUT STD_LOGIC;
        v79_4_we0 : OUT STD_LOGIC;
        v79_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v79_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_5_ce0 : OUT STD_LOGIC;
        v79_5_we0 : OUT STD_LOGIC;
        v79_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v79_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_6_ce0 : OUT STD_LOGIC;
        v79_6_we0 : OUT STD_LOGIC;
        v79_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v79_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_7_ce0 : OUT STD_LOGIC;
        v79_7_we0 : OUT STD_LOGIC;
        v79_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v79_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_8_ce0 : OUT STD_LOGIC;
        v79_8_we0 : OUT STD_LOGIC;
        v79_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v79_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_9_ce0 : OUT STD_LOGIC;
        v79_9_we0 : OUT STD_LOGIC;
        v79_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v79_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_10_ce0 : OUT STD_LOGIC;
        v79_10_we0 : OUT STD_LOGIC;
        v79_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v79_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_11_ce0 : OUT STD_LOGIC;
        v79_11_we0 : OUT STD_LOGIC;
        v79_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_363_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_363_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_363_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_363_p_ce : OUT STD_LOGIC;
        grp_fu_367_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_367_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_367_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_367_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_gemm_i6_l_j6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v79_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_0_ce0 : OUT STD_LOGIC;
        v79_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_1_ce0 : OUT STD_LOGIC;
        v79_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_2_ce0 : OUT STD_LOGIC;
        v79_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_3_ce0 : OUT STD_LOGIC;
        v79_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_4_ce0 : OUT STD_LOGIC;
        v79_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_5_ce0 : OUT STD_LOGIC;
        v79_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_6_ce0 : OUT STD_LOGIC;
        v79_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_7_ce0 : OUT STD_LOGIC;
        v79_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_8_ce0 : OUT STD_LOGIC;
        v79_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_9_ce0 : OUT STD_LOGIC;
        v79_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_10_ce0 : OUT STD_LOGIC;
        v79_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v79_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v79_11_ce0 : OUT STD_LOGIC;
        v79_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce0 : OUT STD_LOGIC;
        V_h_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce1 : OUT STD_LOGIC;
        V_h_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce2 : OUT STD_LOGIC;
        V_h_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce3 : OUT STD_LOGIC;
        V_h_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce4 : OUT STD_LOGIC;
        V_h_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce5 : OUT STD_LOGIC;
        V_h_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce6 : OUT STD_LOGIC;
        V_h_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce7 : OUT STD_LOGIC;
        V_h_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce8 : OUT STD_LOGIC;
        V_h_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce9 : OUT STD_LOGIC;
        V_h_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce10 : OUT STD_LOGIC;
        V_h_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        V_h_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_ce11 : OUT STD_LOGIC;
        V_h_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        v80_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v80_ce0 : OUT STD_LOGIC;
        v80_we0 : OUT STD_LOGIC;
        v80_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v80_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v80_ce1 : OUT STD_LOGIC;
        v80_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_267_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_267_p_ce : OUT STD_LOGIC;
        grp_fu_271_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_271_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_271_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_271_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_271_p_ce : OUT STD_LOGIC;
        grp_fu_275_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_275_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_275_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_275_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_275_p_ce : OUT STD_LOGIC;
        grp_fu_279_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_279_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_279_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_279_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_279_p_ce : OUT STD_LOGIC;
        grp_fu_283_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_283_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_283_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_283_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_283_p_ce : OUT STD_LOGIC;
        grp_fu_287_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_287_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_287_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_287_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_287_p_ce : OUT STD_LOGIC;
        grp_fu_291_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_291_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_291_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_291_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_291_p_ce : OUT STD_LOGIC;
        grp_fu_295_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_295_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_295_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_295_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_295_p_ce : OUT STD_LOGIC;
        grp_fu_299_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_299_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_299_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_299_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_299_p_ce : OUT STD_LOGIC;
        grp_fu_303_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_303_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_303_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_303_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_303_p_ce : OUT STD_LOGIC;
        grp_fu_307_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_307_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_307_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_307_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_307_p_ce : OUT STD_LOGIC;
        grp_fu_311_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_311_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_311_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_311_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_311_p_ce : OUT STD_LOGIC;
        grp_fu_315_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_315_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_315_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_315_p_ce : OUT STD_LOGIC;
        grp_fu_319_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_319_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_319_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_319_p_ce : OUT STD_LOGIC;
        grp_fu_323_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_323_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_323_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_323_p_ce : OUT STD_LOGIC;
        grp_fu_327_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_327_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_327_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_327_p_ce : OUT STD_LOGIC;
        grp_fu_331_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_331_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_331_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_331_p_ce : OUT STD_LOGIC;
        grp_fu_335_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_335_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_335_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_335_p_ce : OUT STD_LOGIC;
        grp_fu_339_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_339_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_339_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_339_p_ce : OUT STD_LOGIC;
        grp_fu_343_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_343_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_343_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_343_p_ce : OUT STD_LOGIC;
        grp_fu_347_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_347_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_347_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_347_p_ce : OUT STD_LOGIC;
        grp_fu_351_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_351_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_351_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_351_p_ce : OUT STD_LOGIC;
        grp_fu_355_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_355_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_355_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_355_p_ce : OUT STD_LOGIC;
        grp_fu_359_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_359_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_359_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_359_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_mh_merge_i8_l_j8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v80_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v80_ce0 : OUT STD_LOGIC;
        v80_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tmp : IN STD_LOGIC_VECTOR (9 downto 0);
        v68_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v68_ce0 : OUT STD_LOGIC;
        v68_we0 : OUT STD_LOGIC;
        v68_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address10 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address11 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address12 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address13 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address14 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address15 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address10 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address11 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_v78_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_v80_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    inp_sumRow_U : component Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_sumRow_address0,
        ce0 => inp_sumRow_ce0,
        we0 => inp_sumRow_we0,
        d0 => inp_sumRow_d0,
        q0 => inp_sumRow_q0,
        address1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_address1,
        ce1 => inp_sumRow_ce1,
        q1 => inp_sumRow_q1);

    Q_h_U : component Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Q_h_address0,
        ce0 => Q_h_ce0,
        we0 => Q_h_we0,
        d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_d0,
        q0 => Q_h_q0,
        address1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address1,
        ce1 => Q_h_ce1,
        q1 => Q_h_q1,
        address2 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address2,
        ce2 => Q_h_ce2,
        q2 => Q_h_q2,
        address3 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address3,
        ce3 => Q_h_ce3,
        q3 => Q_h_q3,
        address4 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address4,
        ce4 => Q_h_ce4,
        q4 => Q_h_q4,
        address5 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address5,
        ce5 => Q_h_ce5,
        q5 => Q_h_q5,
        address6 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address6,
        ce6 => Q_h_ce6,
        q6 => Q_h_q6,
        address7 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address7,
        ce7 => Q_h_ce7,
        q7 => Q_h_q7,
        address8 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address8,
        ce8 => Q_h_ce8,
        q8 => Q_h_q8,
        address9 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address9,
        ce9 => Q_h_ce9,
        q9 => Q_h_q9,
        address10 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address10,
        ce10 => Q_h_ce10,
        q10 => Q_h_q10,
        address11 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address11,
        ce11 => Q_h_ce11,
        q11 => Q_h_q11,
        address12 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address12,
        ce12 => Q_h_ce12,
        q12 => Q_h_q12,
        address13 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address13,
        ce13 => Q_h_ce13,
        q13 => Q_h_q13,
        address14 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address14,
        ce14 => Q_h_ce14,
        q14 => Q_h_q14,
        address15 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address15,
        ce15 => Q_h_ce15,
        q15 => Q_h_q15);

    K_h_U : component Bert_layer_Self_attention_Q_h_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => K_h_address0,
        ce0 => K_h_ce0,
        we0 => K_h_we0,
        d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_d0,
        q0 => K_h_q0,
        address1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address1,
        ce1 => K_h_ce1,
        q1 => K_h_q1,
        address2 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address2,
        ce2 => K_h_ce2,
        q2 => K_h_q2,
        address3 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address3,
        ce3 => K_h_ce3,
        q3 => K_h_q3,
        address4 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address4,
        ce4 => K_h_ce4,
        q4 => K_h_q4,
        address5 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address5,
        ce5 => K_h_ce5,
        q5 => K_h_q5,
        address6 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address6,
        ce6 => K_h_ce6,
        q6 => K_h_q6,
        address7 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address7,
        ce7 => K_h_ce7,
        q7 => K_h_q7,
        address8 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address8,
        ce8 => K_h_ce8,
        q8 => K_h_q8,
        address9 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address9,
        ce9 => K_h_ce9,
        q9 => K_h_q9,
        address10 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address10,
        ce10 => K_h_ce10,
        q10 => K_h_q10,
        address11 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address11,
        ce11 => K_h_ce11,
        q11 => K_h_q11,
        address12 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address12,
        ce12 => K_h_ce12,
        q12 => K_h_q12,
        address13 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address13,
        ce13 => K_h_ce13,
        q13 => K_h_q13,
        address14 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address14,
        ce14 => K_h_ce14,
        q14 => K_h_q14,
        address15 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address15,
        ce15 => K_h_ce15,
        q15 => K_h_q15);

    V_h_U : component Bert_layer_Self_attention_V_h_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => V_h_address0,
        ce0 => V_h_ce0,
        we0 => V_h_we0,
        d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_d0,
        q0 => V_h_q0,
        address1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address1,
        ce1 => V_h_ce1,
        q1 => V_h_q1,
        address2 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address2,
        ce2 => V_h_ce2,
        q2 => V_h_q2,
        address3 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address3,
        ce3 => V_h_ce3,
        q3 => V_h_q3,
        address4 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address4,
        ce4 => V_h_ce4,
        q4 => V_h_q4,
        address5 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address5,
        ce5 => V_h_ce5,
        q5 => V_h_q5,
        address6 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address6,
        ce6 => V_h_ce6,
        q6 => V_h_q6,
        address7 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address7,
        ce7 => V_h_ce7,
        q7 => V_h_q7,
        address8 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address8,
        ce8 => V_h_ce8,
        q8 => V_h_q8,
        address9 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address9,
        ce9 => V_h_ce9,
        q9 => V_h_q9,
        address10 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address10,
        ce10 => V_h_ce10,
        q10 => V_h_q10,
        address11 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address11,
        ce11 => V_h_ce11,
        q11 => V_h_q11);

    v78_U : component Bert_layer_Self_attention_v78_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v78_address0,
        ce0 => v78_ce0,
        we0 => v78_we0,
        d0 => v78_d0,
        q0 => v78_q0,
        address1 => v78_address1,
        ce1 => v78_ce1,
        we1 => v78_we1,
        d1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_d1,
        q1 => v78_q1);

    v79_0_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_0_address0,
        ce0 => v79_0_ce0,
        we0 => v79_0_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_d0,
        q0 => v79_0_q0);

    v79_1_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_1_address0,
        ce0 => v79_1_ce0,
        we0 => v79_1_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_d0,
        q0 => v79_1_q0);

    v79_2_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_2_address0,
        ce0 => v79_2_ce0,
        we0 => v79_2_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_d0,
        q0 => v79_2_q0);

    v79_3_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_3_address0,
        ce0 => v79_3_ce0,
        we0 => v79_3_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_d0,
        q0 => v79_3_q0);

    v79_4_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_4_address0,
        ce0 => v79_4_ce0,
        we0 => v79_4_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_d0,
        q0 => v79_4_q0);

    v79_5_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_5_address0,
        ce0 => v79_5_ce0,
        we0 => v79_5_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_d0,
        q0 => v79_5_q0);

    v79_6_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_6_address0,
        ce0 => v79_6_ce0,
        we0 => v79_6_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_d0,
        q0 => v79_6_q0);

    v79_7_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_7_address0,
        ce0 => v79_7_ce0,
        we0 => v79_7_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_d0,
        q0 => v79_7_q0);

    v79_8_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_8_address0,
        ce0 => v79_8_ce0,
        we0 => v79_8_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_d0,
        q0 => v79_8_q0);

    v79_9_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_9_address0,
        ce0 => v79_9_ce0,
        we0 => v79_9_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_d0,
        q0 => v79_9_q0);

    v79_10_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_10_address0,
        ce0 => v79_10_ce0,
        we0 => v79_10_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_d0,
        q0 => v79_10_q0);

    v79_11_U : component Bert_layer_Self_attention_v79_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v79_11_address0,
        ce0 => v79_11_ce0,
        we0 => v79_11_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_d0,
        q0 => v79_11_q0);

    v80_U : component Bert_layer_Self_attention_v80_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v80_address0,
        ce0 => v80_ce0,
        we0 => v80_we0,
        d0 => v80_d0,
        q0 => v80_q0,
        address1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_address1,
        ce1 => v80_ce1,
        q1 => v80_q1);

    grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126 : component Bert_layer_Self_attention_Pipeline_l_mh_separate_i7_l_j7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_ready,
        Q_h_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_address0,
        Q_h_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_ce0,
        Q_h_we0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_we0,
        Q_h_d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_d0,
        K_h_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_address0,
        K_h_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_ce0,
        K_h_we0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_we0,
        K_h_d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_d0,
        V_h_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_address0,
        V_h_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_ce0,
        V_h_we0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_we0,
        V_h_d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_d0,
        tmp => tmp_reg_261,
        v65_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v65_address0,
        v65_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v65_ce0,
        v65_q0 => v65_q0,
        v66_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v66_address0,
        v66_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v66_ce0,
        v66_q0 => v66_q0,
        v67_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v67_address0,
        v67_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v67_ce0,
        v67_q0 => v67_q0);

    grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140 : component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_start,
        ap_done => grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_done,
        ap_idle => grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_ready,
        v78_address0 => grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_address0,
        v78_ce0 => grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_ce0,
        v78_we0 => grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_we0,
        v78_d0 => grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_d0);

    grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145 : component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_85_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_start,
        ap_done => grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_done,
        ap_idle => grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_ready,
        inp_sumRow_address0 => grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_address0,
        inp_sumRow_ce0 => grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_ce0,
        inp_sumRow_we0 => grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_we0,
        inp_sumRow_d0 => grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_d0);

    grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150 : component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_start,
        ap_done => grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_done,
        ap_idle => grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_ready,
        v80_address0 => grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_address0,
        v80_ce0 => grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_ce0,
        v80_we0 => grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_we0,
        v80_d0 => grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_d0);

    grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155 : component Bert_layer_Self_attention_Pipeline_l_gemm_i2_l_j2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_ready,
        Q_h_address0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address0,
        Q_h_ce0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce0,
        Q_h_q0 => Q_h_q0,
        Q_h_address1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address1,
        Q_h_ce1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce1,
        Q_h_q1 => Q_h_q1,
        Q_h_address2 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address2,
        Q_h_ce2 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce2,
        Q_h_q2 => Q_h_q2,
        Q_h_address3 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address3,
        Q_h_ce3 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce3,
        Q_h_q3 => Q_h_q3,
        Q_h_address4 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address4,
        Q_h_ce4 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce4,
        Q_h_q4 => Q_h_q4,
        Q_h_address5 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address5,
        Q_h_ce5 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce5,
        Q_h_q5 => Q_h_q5,
        Q_h_address6 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address6,
        Q_h_ce6 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce6,
        Q_h_q6 => Q_h_q6,
        Q_h_address7 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address7,
        Q_h_ce7 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce7,
        Q_h_q7 => Q_h_q7,
        Q_h_address8 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address8,
        Q_h_ce8 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce8,
        Q_h_q8 => Q_h_q8,
        Q_h_address9 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address9,
        Q_h_ce9 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce9,
        Q_h_q9 => Q_h_q9,
        Q_h_address10 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address10,
        Q_h_ce10 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce10,
        Q_h_q10 => Q_h_q10,
        Q_h_address11 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address11,
        Q_h_ce11 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce11,
        Q_h_q11 => Q_h_q11,
        Q_h_address12 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address12,
        Q_h_ce12 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce12,
        Q_h_q12 => Q_h_q12,
        Q_h_address13 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address13,
        Q_h_ce13 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce13,
        Q_h_q13 => Q_h_q13,
        Q_h_address14 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address14,
        Q_h_ce14 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce14,
        Q_h_q14 => Q_h_q14,
        Q_h_address15 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address15,
        Q_h_ce15 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce15,
        Q_h_q15 => Q_h_q15,
        K_h_address0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address0,
        K_h_ce0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce0,
        K_h_q0 => K_h_q0,
        K_h_address1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address1,
        K_h_ce1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce1,
        K_h_q1 => K_h_q1,
        K_h_address2 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address2,
        K_h_ce2 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce2,
        K_h_q2 => K_h_q2,
        K_h_address3 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address3,
        K_h_ce3 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce3,
        K_h_q3 => K_h_q3,
        K_h_address4 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address4,
        K_h_ce4 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce4,
        K_h_q4 => K_h_q4,
        K_h_address5 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address5,
        K_h_ce5 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce5,
        K_h_q5 => K_h_q5,
        K_h_address6 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address6,
        K_h_ce6 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce6,
        K_h_q6 => K_h_q6,
        K_h_address7 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address7,
        K_h_ce7 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce7,
        K_h_q7 => K_h_q7,
        K_h_address8 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address8,
        K_h_ce8 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce8,
        K_h_q8 => K_h_q8,
        K_h_address9 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address9,
        K_h_ce9 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce9,
        K_h_q9 => K_h_q9,
        K_h_address10 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address10,
        K_h_ce10 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce10,
        K_h_q10 => K_h_q10,
        K_h_address11 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address11,
        K_h_ce11 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce11,
        K_h_q11 => K_h_q11,
        K_h_address12 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address12,
        K_h_ce12 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce12,
        K_h_q12 => K_h_q12,
        K_h_address13 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address13,
        K_h_ce13 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce13,
        K_h_q13 => K_h_q13,
        K_h_address14 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address14,
        K_h_ce14 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce14,
        K_h_q14 => K_h_q14,
        K_h_address15 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address15,
        K_h_ce15 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce15,
        K_h_q15 => K_h_q15,
        v78_address0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_address0,
        v78_ce0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_ce0,
        v78_we0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_we0,
        v78_d0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_d0,
        v78_q0 => v78_q0,
        grp_fu_267_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_din0,
        grp_fu_267_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_din1,
        grp_fu_267_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_opcode,
        grp_fu_267_p_dout0 => grp_fu_1134_p_dout0,
        grp_fu_267_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_ce,
        grp_fu_271_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_din0,
        grp_fu_271_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_din1,
        grp_fu_271_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_opcode,
        grp_fu_271_p_dout0 => grp_fu_1138_p_dout0,
        grp_fu_271_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_ce,
        grp_fu_275_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_din0,
        grp_fu_275_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_din1,
        grp_fu_275_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_opcode,
        grp_fu_275_p_dout0 => grp_fu_275_p2,
        grp_fu_275_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_ce,
        grp_fu_279_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_din0,
        grp_fu_279_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_din1,
        grp_fu_279_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_opcode,
        grp_fu_279_p_dout0 => grp_fu_279_p2,
        grp_fu_279_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_ce,
        grp_fu_283_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_din0,
        grp_fu_283_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_din1,
        grp_fu_283_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_opcode,
        grp_fu_283_p_dout0 => grp_fu_283_p2,
        grp_fu_283_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_ce,
        grp_fu_287_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_din0,
        grp_fu_287_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_din1,
        grp_fu_287_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_opcode,
        grp_fu_287_p_dout0 => grp_fu_287_p2,
        grp_fu_287_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_ce,
        grp_fu_291_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_din0,
        grp_fu_291_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_din1,
        grp_fu_291_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_opcode,
        grp_fu_291_p_dout0 => grp_fu_291_p2,
        grp_fu_291_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_ce,
        grp_fu_295_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_din0,
        grp_fu_295_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_din1,
        grp_fu_295_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_opcode,
        grp_fu_295_p_dout0 => grp_fu_295_p2,
        grp_fu_295_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_ce,
        grp_fu_299_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_din0,
        grp_fu_299_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_din1,
        grp_fu_299_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_opcode,
        grp_fu_299_p_dout0 => grp_fu_299_p2,
        grp_fu_299_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_ce,
        grp_fu_303_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_din0,
        grp_fu_303_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_din1,
        grp_fu_303_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_opcode,
        grp_fu_303_p_dout0 => grp_fu_303_p2,
        grp_fu_303_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_ce,
        grp_fu_307_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_din0,
        grp_fu_307_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_din1,
        grp_fu_307_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_opcode,
        grp_fu_307_p_dout0 => grp_fu_307_p2,
        grp_fu_307_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_ce,
        grp_fu_311_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_din0,
        grp_fu_311_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_din1,
        grp_fu_311_p_opcode => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_opcode,
        grp_fu_311_p_dout0 => grp_fu_311_p2,
        grp_fu_311_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_ce,
        grp_fu_315_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_din0,
        grp_fu_315_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_din1,
        grp_fu_315_p_dout0 => grp_fu_1142_p_dout0,
        grp_fu_315_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_ce,
        grp_fu_319_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_din0,
        grp_fu_319_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_din1,
        grp_fu_319_p_dout0 => grp_fu_1146_p_dout0,
        grp_fu_319_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_ce,
        grp_fu_323_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_din0,
        grp_fu_323_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_din1,
        grp_fu_323_p_dout0 => grp_fu_323_p2,
        grp_fu_323_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_ce,
        grp_fu_327_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_din0,
        grp_fu_327_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_din1,
        grp_fu_327_p_dout0 => grp_fu_327_p2,
        grp_fu_327_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_ce,
        grp_fu_331_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_din0,
        grp_fu_331_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_din1,
        grp_fu_331_p_dout0 => grp_fu_331_p2,
        grp_fu_331_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_ce,
        grp_fu_335_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_din0,
        grp_fu_335_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_din1,
        grp_fu_335_p_dout0 => grp_fu_335_p2,
        grp_fu_335_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_ce,
        grp_fu_339_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_din0,
        grp_fu_339_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_din1,
        grp_fu_339_p_dout0 => grp_fu_339_p2,
        grp_fu_339_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_ce,
        grp_fu_343_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_din0,
        grp_fu_343_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_din1,
        grp_fu_343_p_dout0 => grp_fu_343_p2,
        grp_fu_343_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_ce,
        grp_fu_347_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_din0,
        grp_fu_347_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_din1,
        grp_fu_347_p_dout0 => grp_fu_347_p2,
        grp_fu_347_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_ce,
        grp_fu_351_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_din0,
        grp_fu_351_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_din1,
        grp_fu_351_p_dout0 => grp_fu_351_p2,
        grp_fu_351_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_ce,
        grp_fu_355_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_din0,
        grp_fu_355_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_din1,
        grp_fu_355_p_dout0 => grp_fu_355_p2,
        grp_fu_355_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_ce,
        grp_fu_359_p_din0 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_din0,
        grp_fu_359_p_din1 => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_din1,
        grp_fu_359_p_dout0 => grp_fu_359_p2,
        grp_fu_359_p_ce => grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_ce);

    grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162 : component Bert_layer_Self_attention_Pipeline_l_norm_i3_l_j3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_ready,
        v78_address0 => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_address0,
        v78_ce0 => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_ce0,
        v78_we0 => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_we0,
        v78_d0 => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_d0,
        v78_address1 => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_address1,
        v78_ce1 => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_ce1,
        v78_q1 => v78_q1,
        grp_fu_315_p_din0 => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_din0,
        grp_fu_315_p_din1 => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_din1,
        grp_fu_315_p_dout0 => grp_fu_1142_p_dout0,
        grp_fu_315_p_ce => grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_ce);

    grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167 : component Bert_layer_Self_attention_Pipeline_l_exp_sum_i4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_ready,
        v78_address0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_address0,
        v78_ce0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_ce0,
        v78_we0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_we0,
        v78_d0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_d0,
        v78_q0 => v78_q0,
        v78_address1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_address1,
        v78_ce1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_ce1,
        v78_we1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_we1,
        v78_d1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_d1,
        v78_q1 => v78_q1,
        inp_sumRow_address0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_address0,
        inp_sumRow_ce0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_ce0,
        inp_sumRow_we0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_we0,
        inp_sumRow_d0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_d0,
        inp_sumRow_address1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_address1,
        inp_sumRow_ce1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_ce1,
        inp_sumRow_q1 => inp_sumRow_q1,
        grp_fu_267_p_din0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_din0,
        grp_fu_267_p_din1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_din1,
        grp_fu_267_p_opcode => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_opcode,
        grp_fu_267_p_dout0 => grp_fu_1134_p_dout0,
        grp_fu_267_p_ce => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_ce);

    grp_Self_attention_Pipeline_l_update_i5_fu_173 : component Bert_layer_Self_attention_Pipeline_l_update_i5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_ready,
        v78_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_address0,
        v78_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_ce0,
        v78_q0 => v78_q0,
        v78_address1 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_address1,
        v78_ce1 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_ce1,
        v78_q1 => v78_q1,
        inp_sumRow_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_inp_sumRow_address0,
        inp_sumRow_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_inp_sumRow_ce0,
        inp_sumRow_q0 => inp_sumRow_q0,
        v79_0_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_address0,
        v79_0_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_ce0,
        v79_0_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_we0,
        v79_0_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_d0,
        v79_1_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_address0,
        v79_1_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_ce0,
        v79_1_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_we0,
        v79_1_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_d0,
        v79_2_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_address0,
        v79_2_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_ce0,
        v79_2_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_we0,
        v79_2_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_d0,
        v79_3_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_address0,
        v79_3_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_ce0,
        v79_3_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_we0,
        v79_3_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_d0,
        v79_4_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_address0,
        v79_4_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_ce0,
        v79_4_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_we0,
        v79_4_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_d0,
        v79_5_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_address0,
        v79_5_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_ce0,
        v79_5_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_we0,
        v79_5_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_d0,
        v79_6_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_address0,
        v79_6_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_ce0,
        v79_6_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_we0,
        v79_6_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_d0,
        v79_7_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_address0,
        v79_7_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_ce0,
        v79_7_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_we0,
        v79_7_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_d0,
        v79_8_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_address0,
        v79_8_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_ce0,
        v79_8_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_we0,
        v79_8_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_d0,
        v79_9_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_address0,
        v79_9_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_ce0,
        v79_9_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_we0,
        v79_9_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_d0,
        v79_10_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_address0,
        v79_10_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_ce0,
        v79_10_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_we0,
        v79_10_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_d0,
        v79_11_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_address0,
        v79_11_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_ce0,
        v79_11_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_we0,
        v79_11_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_d0,
        grp_fu_363_p_din0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_363_p_din0,
        grp_fu_363_p_din1 => grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_363_p_din1,
        grp_fu_363_p_dout0 => grp_fu_1150_p_dout0,
        grp_fu_363_p_ce => grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_363_p_ce,
        grp_fu_367_p_din0 => grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_367_p_din0,
        grp_fu_367_p_din1 => grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_367_p_din1,
        grp_fu_367_p_dout0 => grp_fu_1154_p_dout0,
        grp_fu_367_p_ce => grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_367_p_ce);

    grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191 : component Bert_layer_Self_attention_Pipeline_l_gemm_i6_l_j6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_ready,
        v79_0_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_0_address0,
        v79_0_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_0_ce0,
        v79_0_q0 => v79_0_q0,
        v79_1_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_1_address0,
        v79_1_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_1_ce0,
        v79_1_q0 => v79_1_q0,
        v79_2_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_2_address0,
        v79_2_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_2_ce0,
        v79_2_q0 => v79_2_q0,
        v79_3_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_3_address0,
        v79_3_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_3_ce0,
        v79_3_q0 => v79_3_q0,
        v79_4_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_4_address0,
        v79_4_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_4_ce0,
        v79_4_q0 => v79_4_q0,
        v79_5_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_5_address0,
        v79_5_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_5_ce0,
        v79_5_q0 => v79_5_q0,
        v79_6_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_6_address0,
        v79_6_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_6_ce0,
        v79_6_q0 => v79_6_q0,
        v79_7_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_7_address0,
        v79_7_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_7_ce0,
        v79_7_q0 => v79_7_q0,
        v79_8_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_8_address0,
        v79_8_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_8_ce0,
        v79_8_q0 => v79_8_q0,
        v79_9_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_9_address0,
        v79_9_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_9_ce0,
        v79_9_q0 => v79_9_q0,
        v79_10_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_10_address0,
        v79_10_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_10_ce0,
        v79_10_q0 => v79_10_q0,
        v79_11_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_11_address0,
        v79_11_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_11_ce0,
        v79_11_q0 => v79_11_q0,
        V_h_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address0,
        V_h_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce0,
        V_h_q0 => V_h_q0,
        V_h_address1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address1,
        V_h_ce1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce1,
        V_h_q1 => V_h_q1,
        V_h_address2 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address2,
        V_h_ce2 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce2,
        V_h_q2 => V_h_q2,
        V_h_address3 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address3,
        V_h_ce3 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce3,
        V_h_q3 => V_h_q3,
        V_h_address4 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address4,
        V_h_ce4 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce4,
        V_h_q4 => V_h_q4,
        V_h_address5 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address5,
        V_h_ce5 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce5,
        V_h_q5 => V_h_q5,
        V_h_address6 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address6,
        V_h_ce6 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce6,
        V_h_q6 => V_h_q6,
        V_h_address7 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address7,
        V_h_ce7 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce7,
        V_h_q7 => V_h_q7,
        V_h_address8 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address8,
        V_h_ce8 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce8,
        V_h_q8 => V_h_q8,
        V_h_address9 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address9,
        V_h_ce9 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce9,
        V_h_q9 => V_h_q9,
        V_h_address10 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address10,
        V_h_ce10 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce10,
        V_h_q10 => V_h_q10,
        V_h_address11 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address11,
        V_h_ce11 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce11,
        V_h_q11 => V_h_q11,
        v80_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_address0,
        v80_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_ce0,
        v80_we0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_we0,
        v80_d0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_d0,
        v80_address1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_address1,
        v80_ce1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_ce1,
        v80_q1 => v80_q1,
        grp_fu_267_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_din0,
        grp_fu_267_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_din1,
        grp_fu_267_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_opcode,
        grp_fu_267_p_dout0 => grp_fu_1134_p_dout0,
        grp_fu_267_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_ce,
        grp_fu_271_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_din0,
        grp_fu_271_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_din1,
        grp_fu_271_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_opcode,
        grp_fu_271_p_dout0 => grp_fu_1138_p_dout0,
        grp_fu_271_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_ce,
        grp_fu_275_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_din0,
        grp_fu_275_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_din1,
        grp_fu_275_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_opcode,
        grp_fu_275_p_dout0 => grp_fu_275_p2,
        grp_fu_275_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_ce,
        grp_fu_279_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_din0,
        grp_fu_279_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_din1,
        grp_fu_279_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_opcode,
        grp_fu_279_p_dout0 => grp_fu_279_p2,
        grp_fu_279_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_ce,
        grp_fu_283_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_din0,
        grp_fu_283_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_din1,
        grp_fu_283_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_opcode,
        grp_fu_283_p_dout0 => grp_fu_283_p2,
        grp_fu_283_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_ce,
        grp_fu_287_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_din0,
        grp_fu_287_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_din1,
        grp_fu_287_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_opcode,
        grp_fu_287_p_dout0 => grp_fu_287_p2,
        grp_fu_287_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_ce,
        grp_fu_291_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_din0,
        grp_fu_291_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_din1,
        grp_fu_291_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_opcode,
        grp_fu_291_p_dout0 => grp_fu_291_p2,
        grp_fu_291_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_ce,
        grp_fu_295_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_din0,
        grp_fu_295_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_din1,
        grp_fu_295_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_opcode,
        grp_fu_295_p_dout0 => grp_fu_295_p2,
        grp_fu_295_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_ce,
        grp_fu_299_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_din0,
        grp_fu_299_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_din1,
        grp_fu_299_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_opcode,
        grp_fu_299_p_dout0 => grp_fu_299_p2,
        grp_fu_299_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_ce,
        grp_fu_303_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_din0,
        grp_fu_303_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_din1,
        grp_fu_303_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_opcode,
        grp_fu_303_p_dout0 => grp_fu_303_p2,
        grp_fu_303_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_ce,
        grp_fu_307_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_din0,
        grp_fu_307_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_din1,
        grp_fu_307_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_opcode,
        grp_fu_307_p_dout0 => grp_fu_307_p2,
        grp_fu_307_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_ce,
        grp_fu_311_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_din0,
        grp_fu_311_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_din1,
        grp_fu_311_p_opcode => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_opcode,
        grp_fu_311_p_dout0 => grp_fu_311_p2,
        grp_fu_311_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_ce,
        grp_fu_315_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_din0,
        grp_fu_315_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_din1,
        grp_fu_315_p_dout0 => grp_fu_1142_p_dout0,
        grp_fu_315_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_ce,
        grp_fu_319_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_din0,
        grp_fu_319_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_din1,
        grp_fu_319_p_dout0 => grp_fu_1146_p_dout0,
        grp_fu_319_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_ce,
        grp_fu_323_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_din0,
        grp_fu_323_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_din1,
        grp_fu_323_p_dout0 => grp_fu_323_p2,
        grp_fu_323_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_ce,
        grp_fu_327_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_din0,
        grp_fu_327_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_din1,
        grp_fu_327_p_dout0 => grp_fu_327_p2,
        grp_fu_327_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_ce,
        grp_fu_331_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_din0,
        grp_fu_331_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_din1,
        grp_fu_331_p_dout0 => grp_fu_331_p2,
        grp_fu_331_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_ce,
        grp_fu_335_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_din0,
        grp_fu_335_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_din1,
        grp_fu_335_p_dout0 => grp_fu_335_p2,
        grp_fu_335_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_ce,
        grp_fu_339_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_din0,
        grp_fu_339_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_din1,
        grp_fu_339_p_dout0 => grp_fu_339_p2,
        grp_fu_339_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_ce,
        grp_fu_343_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_din0,
        grp_fu_343_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_din1,
        grp_fu_343_p_dout0 => grp_fu_343_p2,
        grp_fu_343_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_ce,
        grp_fu_347_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_din0,
        grp_fu_347_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_din1,
        grp_fu_347_p_dout0 => grp_fu_347_p2,
        grp_fu_347_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_ce,
        grp_fu_351_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_din0,
        grp_fu_351_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_din1,
        grp_fu_351_p_dout0 => grp_fu_351_p2,
        grp_fu_351_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_ce,
        grp_fu_355_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_din0,
        grp_fu_355_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_din1,
        grp_fu_355_p_dout0 => grp_fu_355_p2,
        grp_fu_355_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_ce,
        grp_fu_359_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_din0,
        grp_fu_359_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_din1,
        grp_fu_359_p_dout0 => grp_fu_359_p2,
        grp_fu_359_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_ce);

    grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209 : component Bert_layer_Self_attention_Pipeline_l_mh_merge_i8_l_j8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_ready,
        v80_address0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v80_address0,
        v80_ce0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v80_ce0,
        v80_q0 => v80_q0,
        tmp => tmp_reg_261,
        v68_address0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_address0,
        v68_ce0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_ce0,
        v68_we0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_we0,
        v68_d0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_d0);

    fadd_32ns_32ns_32_5_full_dsp_1_U132 : component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_275_p0,
        din1 => grp_fu_275_p1,
        ce => grp_fu_275_ce,
        dout => grp_fu_275_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U133 : component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_279_p0,
        din1 => grp_fu_279_p1,
        ce => grp_fu_279_ce,
        dout => grp_fu_279_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U134 : component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_283_p0,
        din1 => grp_fu_283_p1,
        ce => grp_fu_283_ce,
        dout => grp_fu_283_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U135 : component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_287_p0,
        din1 => grp_fu_287_p1,
        ce => grp_fu_287_ce,
        dout => grp_fu_287_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U136 : component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_291_p0,
        din1 => grp_fu_291_p1,
        ce => grp_fu_291_ce,
        dout => grp_fu_291_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U137 : component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_295_p0,
        din1 => grp_fu_295_p1,
        ce => grp_fu_295_ce,
        dout => grp_fu_295_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U138 : component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_299_p0,
        din1 => grp_fu_299_p1,
        ce => grp_fu_299_ce,
        dout => grp_fu_299_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U139 : component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_303_p0,
        din1 => grp_fu_303_p1,
        ce => grp_fu_303_ce,
        dout => grp_fu_303_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U140 : component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_307_p0,
        din1 => grp_fu_307_p1,
        ce => grp_fu_307_ce,
        dout => grp_fu_307_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U141 : component Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_311_p0,
        din1 => grp_fu_311_p1,
        ce => grp_fu_311_ce,
        dout => grp_fu_311_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U144 : component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_323_p0,
        din1 => grp_fu_323_p1,
        ce => grp_fu_323_ce,
        dout => grp_fu_323_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U145 : component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_327_p0,
        din1 => grp_fu_327_p1,
        ce => grp_fu_327_ce,
        dout => grp_fu_327_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U146 : component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_331_p0,
        din1 => grp_fu_331_p1,
        ce => grp_fu_331_ce,
        dout => grp_fu_331_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U147 : component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_335_p0,
        din1 => grp_fu_335_p1,
        ce => grp_fu_335_ce,
        dout => grp_fu_335_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U148 : component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_339_p0,
        din1 => grp_fu_339_p1,
        ce => grp_fu_339_ce,
        dout => grp_fu_339_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U149 : component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_343_p0,
        din1 => grp_fu_343_p1,
        ce => grp_fu_343_ce,
        dout => grp_fu_343_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U150 : component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_347_p0,
        din1 => grp_fu_347_p1,
        ce => grp_fu_347_ce,
        dout => grp_fu_347_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U151 : component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_351_p0,
        din1 => grp_fu_351_p1,
        ce => grp_fu_351_ce,
        dout => grp_fu_351_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U152 : component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_355_p0,
        din1 => grp_fu_355_p1,
        ce => grp_fu_355_ce,
        dout => grp_fu_355_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U153 : component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_359_p0,
        din1 => grp_fu_359_p1,
        ce => grp_fu_359_ce,
        dout => grp_fu_359_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln139_fu_225_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln139_fu_225_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln139_fu_225_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln139_fu_225_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    h_fu_50_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                h_fu_50 <= ap_const_lv4_0;
            elsif (((icmp_ln139_fu_225_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                h_fu_50 <= add_ln139_fu_231_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln139_fu_225_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    tmp_reg_261(9 downto 6) <= tmp_fu_237_p3(9 downto 6);
            end if;
        end if;
    end process;
    tmp_reg_261(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln139_fu_225_p2, grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_done, grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_done, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_done, grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_done, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_done, grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln139_fu_225_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;

    K_h_address0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_address0, grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_address0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            K_h_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_address0;
        else 
            K_h_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    K_h_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_ce0, grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            K_h_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_ce0;
        else 
            K_h_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce1;
        else 
            K_h_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce10_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce10 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce10;
        else 
            K_h_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce11_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce11 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce11;
        else 
            K_h_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce12_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce12 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce12;
        else 
            K_h_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce13_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce13 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce13;
        else 
            K_h_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce14_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce14 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce14;
        else 
            K_h_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce15_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce15 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce15;
        else 
            K_h_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce2_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce2 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce2;
        else 
            K_h_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce3_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce3 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce3;
        else 
            K_h_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce4_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce4 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce4;
        else 
            K_h_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce5_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce5 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce5;
        else 
            K_h_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce6_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce6 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce6;
        else 
            K_h_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce7_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce7 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce7;
        else 
            K_h_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce8_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce8 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce8;
        else 
            K_h_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_ce9_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_ce9 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_K_h_ce9;
        else 
            K_h_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_we0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            K_h_we0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_K_h_we0;
        else 
            K_h_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_address0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_address0, grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_address0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Q_h_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_address0;
        else 
            Q_h_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Q_h_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_ce0, grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Q_h_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_ce0;
        else 
            Q_h_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce1;
        else 
            Q_h_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce10_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce10 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce10;
        else 
            Q_h_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce11_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce11 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce11;
        else 
            Q_h_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce12_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce12 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce12;
        else 
            Q_h_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce13_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce13 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce13;
        else 
            Q_h_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce14_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce14 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce14;
        else 
            Q_h_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce15_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce15 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce15;
        else 
            Q_h_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce2_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce2 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce2;
        else 
            Q_h_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce3_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce3 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce3;
        else 
            Q_h_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce4_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce4 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce4;
        else 
            Q_h_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce5_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce5 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce5;
        else 
            Q_h_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce6_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce6 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce6;
        else 
            Q_h_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce7_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce7 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce7;
        else 
            Q_h_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce8_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce8 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce8;
        else 
            Q_h_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_ce9_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_ce9 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_Q_h_ce9;
        else 
            Q_h_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_we0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Q_h_we0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_Q_h_we0;
        else 
            Q_h_we0 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_address0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address0, ap_CS_fsm_state3, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            V_h_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_address0;
        else 
            V_h_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    V_h_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce0, ap_CS_fsm_state3, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            V_h_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_ce0;
        else 
            V_h_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce1;
        else 
            V_h_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_ce10_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce10, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce10 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce10;
        else 
            V_h_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_ce11_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce11 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce11;
        else 
            V_h_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_ce2_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce2, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce2 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce2;
        else 
            V_h_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_ce3_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce3, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce3 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce3;
        else 
            V_h_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_ce4_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce4, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce4 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce4;
        else 
            V_h_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_ce5_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce5 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce5;
        else 
            V_h_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_ce6_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce6, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce6 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce6;
        else 
            V_h_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_ce7_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce7, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce7 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce7;
        else 
            V_h_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_ce8_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce8, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce8 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce8;
        else 
            V_h_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_ce9_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            V_h_ce9 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_V_h_ce9;
        else 
            V_h_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_we0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            V_h_we0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_V_h_we0;
        else 
            V_h_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln139_fu_231_p2 <= std_logic_vector(unsigned(h_fu_50) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_done, grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_done, grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_done, grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_done = ap_const_logic_0) or (grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_done = ap_const_logic_0) or (grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_done = ap_const_logic_0) or (grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln139_fu_225_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln139_fu_225_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln139_fu_225_p2)
    begin
        if (((icmp_ln139_fu_225_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_start <= grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_ap_start_reg;
    grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_start <= grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_ap_start_reg;
    grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_start <= grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_ap_start_reg;
    grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_start <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_ap_start_reg;
    grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_start <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_ap_start_reg;
    grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_start <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_ap_start_reg;
    grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_start <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_ap_start_reg;
    grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_start <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_ap_start_reg;
    grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_start <= grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_ap_start_reg;
    grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_start <= grp_Self_attention_Pipeline_l_update_i5_fu_173_ap_start_reg;
    grp_fu_1134_p_ce <= grp_fu_267_ce;
    grp_fu_1134_p_din0 <= grp_fu_267_p0;
    grp_fu_1134_p_din1 <= grp_fu_267_p1;
    grp_fu_1134_p_opcode <= grp_fu_267_opcode(1 - 1 downto 0);
    grp_fu_1138_p_ce <= grp_fu_271_ce;
    grp_fu_1138_p_din0 <= grp_fu_271_p0;
    grp_fu_1138_p_din1 <= grp_fu_271_p1;
    grp_fu_1138_p_opcode <= ap_const_lv2_0;
    grp_fu_1142_p_ce <= grp_fu_315_ce;
    grp_fu_1142_p_din0 <= grp_fu_315_p0;
    grp_fu_1142_p_din1 <= grp_fu_315_p1;
    grp_fu_1146_p_ce <= grp_fu_319_ce;
    grp_fu_1146_p_din0 <= grp_fu_319_p0;
    grp_fu_1146_p_din1 <= grp_fu_319_p1;
    grp_fu_1150_p_ce <= grp_fu_363_ce;
    grp_fu_1150_p_din0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_363_p_din0;
    grp_fu_1150_p_din1 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_363_p_din1;
    grp_fu_1154_p_ce <= grp_fu_367_ce;
    grp_fu_1154_p_din0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_367_p_din0;
    grp_fu_1154_p_din1 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_367_p_din1;

    grp_fu_267_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_ce, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_267_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_267_ce <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_267_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_ce;
        else 
            grp_fu_267_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_267_opcode_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_opcode, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_opcode, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_opcode, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_267_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_267_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_267_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_opcode),2));
        else 
            grp_fu_267_opcode <= "XX";
        end if; 
    end process;


    grp_fu_267_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_din0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_267_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_267_p0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_267_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_din0;
        else 
            grp_fu_267_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_267_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_din1, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state9, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_267_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_267_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_267_p1 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_grp_fu_267_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_267_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_267_p_din1;
        else 
            grp_fu_267_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_271_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_271_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_271_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_ce;
        else 
            grp_fu_271_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_271_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_271_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_271_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_din0;
        else 
            grp_fu_271_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_271_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_271_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_271_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_271_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_271_p_din1;
        else 
            grp_fu_271_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_275_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_275_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_275_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_ce;
        else 
            grp_fu_275_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_275_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_275_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_275_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_din0;
        else 
            grp_fu_275_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_275_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_275_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_275_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_275_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_275_p_din1;
        else 
            grp_fu_275_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_279_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_279_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_279_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_ce;
        else 
            grp_fu_279_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_279_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_279_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_279_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_din0;
        else 
            grp_fu_279_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_279_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_279_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_279_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_279_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_279_p_din1;
        else 
            grp_fu_279_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_283_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_283_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_283_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_ce;
        else 
            grp_fu_283_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_283_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_283_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_283_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_din0;
        else 
            grp_fu_283_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_283_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_283_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_283_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_283_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_283_p_din1;
        else 
            grp_fu_283_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_287_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_287_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_287_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_ce;
        else 
            grp_fu_287_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_287_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_287_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_287_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_din0;
        else 
            grp_fu_287_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_287_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_287_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_287_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_287_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_287_p_din1;
        else 
            grp_fu_287_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_291_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_291_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_291_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_ce;
        else 
            grp_fu_291_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_291_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_291_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_291_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_din0;
        else 
            grp_fu_291_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_291_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_291_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_291_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_291_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_291_p_din1;
        else 
            grp_fu_291_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_295_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_295_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_295_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_ce;
        else 
            grp_fu_295_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_295_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_295_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_295_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_din0;
        else 
            grp_fu_295_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_295_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_295_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_295_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_295_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_295_p_din1;
        else 
            grp_fu_295_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_299_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_299_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_299_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_ce;
        else 
            grp_fu_299_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_299_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_299_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_299_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_din0;
        else 
            grp_fu_299_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_299_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_299_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_299_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_299_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_299_p_din1;
        else 
            grp_fu_299_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_303_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_303_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_303_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_ce;
        else 
            grp_fu_303_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_303_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_303_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_303_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_din0;
        else 
            grp_fu_303_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_303_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_303_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_303_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_303_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_303_p_din1;
        else 
            grp_fu_303_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_307_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_307_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_307_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_ce;
        else 
            grp_fu_307_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_307_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_307_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_307_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_din0;
        else 
            grp_fu_307_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_307_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_307_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_307_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_307_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_307_p_din1;
        else 
            grp_fu_307_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_311_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_311_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_311_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_ce;
        else 
            grp_fu_311_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_311_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_311_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_311_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_din0;
        else 
            grp_fu_311_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_311_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_311_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_311_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_311_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_311_p_din1;
        else 
            grp_fu_311_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_315_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_ce, grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_315_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_315_ce <= grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_315_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_ce;
        else 
            grp_fu_315_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_315_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_din0, grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_315_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_315_p0 <= grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_315_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_din0;
        else 
            grp_fu_315_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_315_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_din1, grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_315_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_315_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_315_p1 <= grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_grp_fu_315_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_315_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_315_p_din1;
        else 
            grp_fu_315_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_319_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_319_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_319_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_ce;
        else 
            grp_fu_319_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_319_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_319_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_319_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_din0;
        else 
            grp_fu_319_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_319_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_319_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_319_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_319_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_319_p_din1;
        else 
            grp_fu_319_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_323_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_323_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_323_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_ce;
        else 
            grp_fu_323_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_323_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_323_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_323_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_din0;
        else 
            grp_fu_323_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_323_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_323_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_323_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_323_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_323_p_din1;
        else 
            grp_fu_323_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_327_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_327_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_327_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_ce;
        else 
            grp_fu_327_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_327_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_327_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_327_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_din0;
        else 
            grp_fu_327_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_327_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_327_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_327_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_327_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_327_p_din1;
        else 
            grp_fu_327_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_331_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_331_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_331_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_ce;
        else 
            grp_fu_331_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_331_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_331_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_331_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_din0;
        else 
            grp_fu_331_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_331_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_331_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_331_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_331_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_331_p_din1;
        else 
            grp_fu_331_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_335_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_335_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_335_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_ce;
        else 
            grp_fu_335_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_335_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_335_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_335_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_din0;
        else 
            grp_fu_335_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_335_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_335_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_335_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_335_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_335_p_din1;
        else 
            grp_fu_335_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_339_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_339_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_339_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_ce;
        else 
            grp_fu_339_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_339_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_339_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_339_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_din0;
        else 
            grp_fu_339_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_339_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_339_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_339_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_339_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_339_p_din1;
        else 
            grp_fu_339_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_343_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_343_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_343_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_ce;
        else 
            grp_fu_343_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_343_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_343_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_343_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_din0;
        else 
            grp_fu_343_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_343_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_343_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_343_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_343_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_343_p_din1;
        else 
            grp_fu_343_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_347_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_347_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_347_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_ce;
        else 
            grp_fu_347_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_347_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_347_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_347_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_din0;
        else 
            grp_fu_347_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_347_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_347_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_347_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_347_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_347_p_din1;
        else 
            grp_fu_347_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_351_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_351_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_351_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_ce;
        else 
            grp_fu_351_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_351_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_351_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_351_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_din0;
        else 
            grp_fu_351_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_351_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_351_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_351_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_351_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_351_p_din1;
        else 
            grp_fu_351_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_355_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_355_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_355_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_ce;
        else 
            grp_fu_355_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_355_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_355_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_355_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_din0;
        else 
            grp_fu_355_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_355_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_355_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_355_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_355_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_355_p_din1;
        else 
            grp_fu_355_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_359_ce_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_359_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_359_ce <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_ce;
        else 
            grp_fu_359_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_359_p0_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_359_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_359_p0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_din0;
        else 
            grp_fu_359_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_359_p1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_359_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_grp_fu_359_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_359_p1 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_grp_fu_359_p_din1;
        else 
            grp_fu_359_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_363_ce_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_363_p_ce, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_363_ce <= grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_363_p_ce;
        else 
            grp_fu_363_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_367_ce_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_367_p_ce, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_367_ce <= grp_Self_attention_Pipeline_l_update_i5_fu_173_grp_fu_367_p_ce;
        else 
            grp_fu_367_ce <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln139_fu_225_p2 <= "1" when (h_fu_50 = ap_const_lv4_C) else "0";

    inp_sumRow_address0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_address0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_address0, grp_Self_attention_Pipeline_l_update_i5_fu_173_inp_sumRow_address0, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_sumRow_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_inp_sumRow_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            inp_sumRow_address0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_sumRow_address0 <= grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_address0;
        else 
            inp_sumRow_address0 <= "XXXX";
        end if; 
    end process;


    inp_sumRow_ce0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_ce0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_ce0, grp_Self_attention_Pipeline_l_update_i5_fu_173_inp_sumRow_ce0, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            inp_sumRow_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_inp_sumRow_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            inp_sumRow_ce0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_sumRow_ce0 <= grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_ce0;
        else 
            inp_sumRow_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_sumRow_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            inp_sumRow_ce1 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_ce1;
        else 
            inp_sumRow_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_sumRow_d0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_d0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_d0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            inp_sumRow_d0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_sumRow_d0 <= grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_d0;
        else 
            inp_sumRow_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inp_sumRow_we0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_we0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_we0, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            inp_sumRow_we0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_inp_sumRow_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_sumRow_we0 <= grp_Self_attention_Pipeline_VITIS_LOOP_85_1_fu_145_inp_sumRow_we0;
        else 
            inp_sumRow_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_fu_237_p3 <= (h_fu_50 & ap_const_lv6_0);
    v65_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v65_address0;
    v65_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v65_ce0;
    v66_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v66_address0;
    v66_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v66_ce0;
    v67_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v67_address0;
    v67_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_126_v67_ce0;
    v68_address0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_address0;
    v68_ce0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_ce0;
    v68_d0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_d0;
    v68_we0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v68_we0;

    v78_address0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_address0, grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_address0, grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_address0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_address0, grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_address0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v78_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v78_address0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v78_address0 <= grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v78_address0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v78_address0 <= grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_address0;
        else 
            v78_address0 <= "XXXXXXXX";
        end if; 
    end process;


    v78_address1_assign_proc : process(grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_address1, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_address1, grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_address1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v78_address1 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v78_address1 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v78_address1 <= grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_address1;
        else 
            v78_address1 <= "XXXXXXXX";
        end if; 
    end process;


    v78_ce0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_ce0, grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_ce0, grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_ce0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_ce0, grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v78_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v78_ce0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v78_ce0 <= grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v78_ce0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v78_ce0 <= grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_ce0;
        else 
            v78_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v78_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_ce1, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_ce1, grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_ce1, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v78_ce1 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v78_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v78_ce1 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v78_ce1 <= grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_ce1;
        else 
            v78_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v78_d0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_d0, grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_d0, grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_d0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_d0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v78_d0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v78_d0 <= grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v78_d0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v78_d0 <= grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_d0;
        else 
            v78_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v78_we0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_we0, grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_we0, grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_we0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_we0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v78_we0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v78_we0 <= grp_Self_attention_Pipeline_l_norm_i3_l_j3_fu_162_v78_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v78_we0 <= grp_Self_attention_Pipeline_l_gemm_i2_l_j2_fu_155_v78_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v78_we0 <= grp_Self_attention_Pipeline_VITIS_LOOP_54_1_VITIS_LOOP_55_2_fu_140_v78_we0;
        else 
            v78_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v78_we1_assign_proc : process(grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_we1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v78_we1 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_167_v78_we1;
        else 
            v78_we1 <= ap_const_logic_0;
        end if; 
    end process;


    v79_0_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_0_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_0_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_0_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_address0;
        else 
            v79_0_address0 <= "XXXX";
        end if; 
    end process;


    v79_0_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_0_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_0_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_0_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_ce0;
        else 
            v79_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_0_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_0_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_0_we0;
        else 
            v79_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_10_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_10_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_10_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_10_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_address0;
        else 
            v79_10_address0 <= "XXXX";
        end if; 
    end process;


    v79_10_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_10_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_10_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_10_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_ce0;
        else 
            v79_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_10_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_10_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_10_we0;
        else 
            v79_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_11_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_11_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_11_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_11_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_address0;
        else 
            v79_11_address0 <= "XXXX";
        end if; 
    end process;


    v79_11_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_11_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_11_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_11_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_ce0;
        else 
            v79_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_11_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_11_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_11_we0;
        else 
            v79_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_1_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_1_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_1_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_1_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_address0;
        else 
            v79_1_address0 <= "XXXX";
        end if; 
    end process;


    v79_1_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_1_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_1_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_1_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_ce0;
        else 
            v79_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_1_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_1_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_1_we0;
        else 
            v79_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_2_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_2_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_2_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_2_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_address0;
        else 
            v79_2_address0 <= "XXXX";
        end if; 
    end process;


    v79_2_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_2_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_2_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_2_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_ce0;
        else 
            v79_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_2_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_2_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_2_we0;
        else 
            v79_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_3_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_3_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_3_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_3_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_address0;
        else 
            v79_3_address0 <= "XXXX";
        end if; 
    end process;


    v79_3_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_3_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_3_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_3_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_ce0;
        else 
            v79_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_3_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_3_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_3_we0;
        else 
            v79_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_4_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_4_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_4_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_4_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_address0;
        else 
            v79_4_address0 <= "XXXX";
        end if; 
    end process;


    v79_4_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_4_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_4_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_4_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_ce0;
        else 
            v79_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_4_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_4_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_4_we0;
        else 
            v79_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_5_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_5_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_5_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_5_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_address0;
        else 
            v79_5_address0 <= "XXXX";
        end if; 
    end process;


    v79_5_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_5_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_5_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_5_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_ce0;
        else 
            v79_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_5_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_5_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_5_we0;
        else 
            v79_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_6_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_6_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_6_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_6_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_address0;
        else 
            v79_6_address0 <= "XXXX";
        end if; 
    end process;


    v79_6_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_6_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_6_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_6_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_ce0;
        else 
            v79_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_6_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_6_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_6_we0;
        else 
            v79_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_7_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_7_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_7_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_7_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_address0;
        else 
            v79_7_address0 <= "XXXX";
        end if; 
    end process;


    v79_7_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_7_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_7_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_7_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_ce0;
        else 
            v79_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_7_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_7_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_7_we0;
        else 
            v79_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_8_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_8_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_8_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_8_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_address0;
        else 
            v79_8_address0 <= "XXXX";
        end if; 
    end process;


    v79_8_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_8_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_8_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_8_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_ce0;
        else 
            v79_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_8_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_8_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_8_we0;
        else 
            v79_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_9_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_9_address0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_9_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_9_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_address0;
        else 
            v79_9_address0 <= "XXXX";
        end if; 
    end process;


    v79_9_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_9_ce0, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v79_9_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v79_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_9_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_ce0;
        else 
            v79_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v79_9_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v79_9_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_173_v79_9_we0;
        else 
            v79_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v80_address0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_address0, grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v80_address0, ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            v80_address0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v80_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v80_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v80_address0 <= grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_address0;
        else 
            v80_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    v80_ce0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_ce0, grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v80_ce0, ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            v80_ce0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_209_v80_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v80_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v80_ce0 <= grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_ce0;
        else 
            v80_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v80_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_ce1, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v80_ce1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_ce1;
        else 
            v80_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v80_d0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_d0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_d0, ap_CS_fsm_state3, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v80_d0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v80_d0 <= grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_d0;
        else 
            v80_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v80_we0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_we0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_we0, ap_CS_fsm_state3, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v80_we0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_191_v80_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v80_we0 <= grp_Self_attention_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_115_2_fu_150_v80_we0;
        else 
            v80_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
