<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<ProjectConfig>
    <ResourceReserve/>
    <Solver>
        <SolverBndMap>
            <BindMap MUri="devicepackage/0/3" Proxy="app/SPI_MASTER/0/__pin_hwres_port_pad_spi_sclkout"/>
            <BindMap MUri="port/p/1/pad/1" Proxy="app/PWM/1/hwres_port_pad_pwm_out"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/pll" Proxy="app/CLOCK_XMC4/0/hwres_pll"/>
            <BindMap MUri="peripheral/ccu4/0/cc4/3" Proxy="app/PWM/0/hwres_ccu4_cc4_slice"/>
            <BindMap MUri="peripheral/cpu/0/exception/memmanage" Proxy="app/CPU_CTRL_XMC4/0/hwres_exception_memmanage"/>
            <BindMap MUri="peripheral/cpu/0/systick" Proxy="app/SYSTIMER/0/hwres_syst"/>
            <BindMap MUri="devicepackage/0/2" Proxy="app/SPI_MASTER/0/__pin_hwres_port_pad_spi_mosi_1"/>
            <BindMap MUri="devicepackage/0/1" Proxy="app/SPI_MASTER/0/__pin_hwres_port_pad_spi_mosi_0"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/cpu" Proxy="app/CLOCK_XMC4/0/hwres_cpu"/>
            <BindMap MUri="peripheral/scu/0/rtcclksel" Proxy="app/CLOCK_XMC4/0/hwres_rtcclksel"/>
            <BindMap MUri="port/debug_port/0/pad/1" Proxy="app/CPU_CTRL_XMC4/0/hwres_port_pad_swd_tck"/>
            <BindMap MUri="port/debug_port/0/pad/0" Proxy="app/CPU_CTRL_XMC4/0/hwres_port_pad_swd_tms"/>
            <BindMap MUri="peripheral/scu/0/gcu/ccu4_global_enable/0" Proxy="app/GLOBAL_CCU4/0/hwres_peripheral_scu_gcu_ccu4_global_enable"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/ccu" Proxy="app/CLOCK_XMC4/0/hwres_ccu"/>
            <BindMap MUri="peripheral/cpu/0/exception/busfault" Proxy="app/CPU_CTRL_XMC4/0/hwres_exception_busfault"/>
            <BindMap MUri="peripheral/usic/1/channel/1" Proxy="app/SPI_MASTER/0/hwres_usic_channel"/>
            <BindMap MUri="peripheral/cpu/0/nvic/interrupt/90" Proxy="app/SPI_MASTER/0/hwres_cpu_nvic_interrupt_rx"/>
            <BindMap MUri="port/p/1/pad/0" Proxy="app/PWM/0/hwres_port_pad_pwm_out"/>
            <BindMap MUri="peripheral/cpu/0/nvic/interrupt/91" Proxy="app/SPI_MASTER/0/hwres_cpu_nvic_interrupt_tx"/>
            <BindMap MUri="peripheral/scu/0/trap/0/sysoscwd" Proxy="app/CLOCK_XMC4/0/hwres_sysoscwd_trap"/>
            <BindMap MUri="devicepackage/0/111" Proxy="app/PWM/1/__pin_hwres_port_pad_pwm_out"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/sys" Proxy="app/CLOCK_XMC4/0/hwres_sys"/>
            <BindMap MUri="peripheral/cpu/0/exception/nmi" Proxy="app/CPU_CTRL_XMC4/0/hwres_exception_nmi"/>
            <BindMap MUri="port/p/0/pad/0" Proxy="app/SPI_MASTER/0/hwres_port_pad_spi_mosi_1"/>
            <BindMap MUri="peripheral/cpu/0/debug" Proxy="app/CPU_CTRL_XMC4/0/hwres_swdclk"/>
            <BindMap MUri="peripheral/cpu/0/exception/hardfault" Proxy="app/CPU_CTRL_XMC4/0/hwres_exception_hardfault"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/wdt" Proxy="app/CLOCK_XMC4/0/hwres_wdt"/>
            <BindMap MUri="port/p/0/pad/9" Proxy="app/SPI_MASTER/0/hwres_port_pad_spi_ss_0"/>
            <BindMap MUri="port/p/0/pad/1" Proxy="app/SPI_MASTER/0/hwres_port_pad_spi_mosi_0"/>
            <BindMap MUri="peripheral/scu/0/trap/0/ulpwdg" Proxy="app/CLOCK_XMC4/0/hwres_ulpwdg_trap"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/usb" Proxy="app/CLOCK_XMC4/0/hwres_usb"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/sdmmc" Proxy="app/CLOCK_XMC4/0/hwres_mmc"/>
            <BindMap MUri="peripheral/scu/0/pwrctrl/0/hibernate" Proxy="app/CLOCK_XMC4/0/hwres_hibernate"/>
            <BindMap MUri="peripheral/scu/0/trap/0/sysvcolock" Proxy="app/CLOCK_XMC4/0/hwres_sysvcolock_trap"/>
            <BindMap MUri="devicepackage/0/4" Proxy="app/SPI_MASTER/0/__pin_hwres_port_pad_spi_ss_0"/>
            <BindMap MUri="port/p/0/pad/10" Proxy="app/SPI_MASTER/0/hwres_port_pad_spi_sclkout"/>
            <BindMap MUri="peripheral/cpu/0/exception/usagefault" Proxy="app/CPU_CTRL_XMC4/0/hwres_exception_usagefault"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/ebu" Proxy="app/CLOCK_XMC4/0/hwres_ebu"/>
            <BindMap MUri="peripheral/ccu4/0/global" Proxy="app/GLOBAL_CCU4/0/hwres_peripheral_ccu4_global"/>
            <BindMap MUri="peripheral/scu/0/trap/0/usbvcolock" Proxy="app/CLOCK_XMC4/0/hwres_usbvcolock_trap"/>
            <BindMap MUri="devicepackage/0/112" Proxy="app/PWM/0/__pin_hwres_port_pad_pwm_out"/>
            <BindMap MUri="peripheral/scu/0/clkctrl/0/perbridge" Proxy="app/CLOCK_XMC4/0/hwres_perbridge"/>
            <BindMap MUri="peripheral/ccu4/0/cc4/2" Proxy="app/PWM/1/hwres_ccu4_cc4_slice"/>
        </SolverBndMap>
    </Solver>
</ProjectConfig>
