
RFIDGraduationProject.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000046c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000f4  00800060  000046c0  00004754  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000006f  00800154  00800154  00004848  2**0
                  ALLOC
  3 .stab         00004ce0  00000000  00000000  00004848  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002cec  00000000  00000000  00009528  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000c214  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000c354  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000c4c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000e10d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000eff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000fda8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000ff08  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00010195  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00010963  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 01 14 	jmp	0x2802	; 0x2802 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 2e 14 	jmp	0x285c	; 0x285c <__vector_3>
      10:	0c 94 51 0d 	jmp	0x1aa2	; 0x1aa2 <__vector_4>
      14:	0c 94 1e 0d 	jmp	0x1a3c	; 0x1a3c <__vector_5>
      18:	0c 94 1d 0e 	jmp	0x1c3a	; 0x1c3a <__vector_6>
      1c:	0c 94 b7 0d 	jmp	0x1b6e	; 0x1b6e <__vector_7>
      20:	0c 94 ea 0d 	jmp	0x1bd4	; 0x1bd4 <__vector_8>
      24:	0c 94 84 0d 	jmp	0x1b08	; 0x1b08 <__vector_9>
      28:	0c 94 eb 0c 	jmp	0x19d6	; 0x19d6 <__vector_10>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 54 06 	jmp	0xca8	; 0xca8 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 87 06 	jmp	0xd0e	; 0xd0e <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 ec       	ldi	r30, 0xC0	; 192
      68:	f6 e4       	ldi	r31, 0x46	; 70
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 35       	cpi	r26, 0x54	; 84
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a4 e5       	ldi	r26, 0x54	; 84
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 3c       	cpi	r26, 0xC3	; 195
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 ee 21 	call	0x43dc	; 0x43dc <main>
      8a:	0c 94 5e 23 	jmp	0x46bc	; 0x46bc <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 04 23 	jmp	0x4608	; 0x4608 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a4 ea       	ldi	r26, 0xA4	; 164
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 20 23 	jmp	0x4640	; 0x4640 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 10 23 	jmp	0x4620	; 0x4620 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 2c 23 	jmp	0x4658	; 0x4658 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 10 23 	jmp	0x4620	; 0x4620 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 2c 23 	jmp	0x4658	; 0x4658 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 04 23 	jmp	0x4608	; 0x4608 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	84 ea       	ldi	r24, 0xA4	; 164
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 20 23 	jmp	0x4640	; 0x4640 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 10 23 	jmp	0x4620	; 0x4620 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 2c 23 	jmp	0x4658	; 0x4658 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 10 23 	jmp	0x4620	; 0x4620 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 2c 23 	jmp	0x4658	; 0x4658 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 10 23 	jmp	0x4620	; 0x4620 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 2c 23 	jmp	0x4658	; 0x4658 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 14 23 	jmp	0x4628	; 0x4628 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 30 23 	jmp	0x4660	; 0x4660 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <UART_Init>:
const uint16 BaudRateArray[TOTAL_SPEED_MODE][TOTAL_CPU_F][TOTAL_BAUD_RATE]=
{{{25,12,6,3,2,1},{103, 51, 25, 16, 12,  8},{207,103, 51, 34, 25, 16},{416,207,103, 68 ,51, 34}},
		{{207,103, 51, 34, 25, 16},{416,207,103, 68 ,51, 34},{832,416,207,138,103, 68}}};

void UART_Init(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <UART_Init+0x6>
     b4c:	0f 92       	push	r0
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
	volatile uint8  UCSRC_var=0;
     b52:	1b 82       	std	Y+3, r1	; 0x03
	uint16 UBRR_var=0; 
     b54:	1a 82       	std	Y+2, r1	; 0x02
     b56:	19 82       	std	Y+1, r1	; 0x01
	/***************************** transmission speed***************************/
#if (SPEED_MODE==NORMAL_SPEED)
	CLEAR_BIT(UCSRA,U2X);
     b58:	ab e2       	ldi	r26, 0x2B	; 43
     b5a:	b0 e0       	ldi	r27, 0x00	; 0
     b5c:	eb e2       	ldi	r30, 0x2B	; 43
     b5e:	f0 e0       	ldi	r31, 0x00	; 0
     b60:	80 81       	ld	r24, Z
     b62:	8d 7f       	andi	r24, 0xFD	; 253
     b64:	8c 93       	st	X, r24
#elif (SPEED_MODE==DOUBLE_SPEED)
	SET_BIT(UCSRA,U2X);
#endif

	//******************set URSEL to write data to UCSRC register***************/
	SET_BIT(UCSRC_var,7);
     b66:	8b 81       	ldd	r24, Y+3	; 0x03
     b68:	80 68       	ori	r24, 0x80	; 128
     b6a:	8b 83       	std	Y+3, r24	; 0x03

	//********************************synch***********************************/
#if (SYNCH_MODE==SYNCH)
	SET_BIT(UCSRC_var,UMSEL)
#elif (SYNCH_MODE==ASYNCH)
	CLEAR_BIT(UCSRC_var,UMSEL);
     b6c:	8b 81       	ldd	r24, Y+3	; 0x03
     b6e:	8f 7b       	andi	r24, 0xBF	; 191
     b70:	8b 83       	std	Y+3, r24	; 0x03
#endif
	//*****************************parity mode*******************************/

#if (PARITY_MODE==NO_PARITY)
	CLEAR_BIT(UCSRC_var,UPM0);
     b72:	8b 81       	ldd	r24, Y+3	; 0x03
     b74:	8f 7e       	andi	r24, 0xEF	; 239
     b76:	8b 83       	std	Y+3, r24	; 0x03
	CLEAR_BIT(UCSRC_var,UPM1);
     b78:	8b 81       	ldd	r24, Y+3	; 0x03
     b7a:	8f 7d       	andi	r24, 0xDF	; 223
     b7c:	8b 83       	std	Y+3, r24	; 0x03
#elif (N_DATA_BITS==_7_DATA_BITS)
	CLEAR_BIT(UCSRC_var,UCSZ0);
	SET_BIT(UCSRC_var,UCSZ1);
	CLEAR_BIT(UCSRB,UCSZ2);
#elif (N_DATA_BITS==_8_DATA_BITS)
	SET_BIT(UCSRC_var,UCSZ0);
     b7e:	8b 81       	ldd	r24, Y+3	; 0x03
     b80:	82 60       	ori	r24, 0x02	; 2
     b82:	8b 83       	std	Y+3, r24	; 0x03
	SET_BIT(UCSRC_var,UCSZ1);
     b84:	8b 81       	ldd	r24, Y+3	; 0x03
     b86:	84 60       	ori	r24, 0x04	; 4
     b88:	8b 83       	std	Y+3, r24	; 0x03
	CLEAR_BIT(UCSRB,UCSZ2);
     b8a:	aa e2       	ldi	r26, 0x2A	; 42
     b8c:	b0 e0       	ldi	r27, 0x00	; 0
     b8e:	ea e2       	ldi	r30, 0x2A	; 42
     b90:	f0 e0       	ldi	r31, 0x00	; 0
     b92:	80 81       	ld	r24, Z
     b94:	8b 7f       	andi	r24, 0xFB	; 251
     b96:	8c 93       	st	X, r24
	SET_BIT(UCSRC_var,UCSZ1);
	SET_BIT(UCSRB,UCSZ2);
#endif
	//************************Stop bits*******************************/
#if (N_STOP_BITS==ONE_STOP_BIT)
	CLEAR_BIT(UCSRC_var,USBS);
     b98:	8b 81       	ldd	r24, Y+3	; 0x03
     b9a:	87 7f       	andi	r24, 0xF7	; 247
     b9c:	8b 83       	std	Y+3, r24	; 0x03
#elif (N_STOP_BITS==TWO_STOP_BIT)
	SET_BIT(UCSRC_var,USBS);
#endif
	//*****************set UCSRC value   *******************************/
	UCSRC=UCSRC_var;
     b9e:	e0 e4       	ldi	r30, 0x40	; 64
     ba0:	f0 e0       	ldi	r31, 0x00	; 0
     ba2:	8b 81       	ldd	r24, Y+3	; 0x03
     ba4:	80 83       	st	Z, r24

	//************************Baud rate *******************************/

	UBRR_var=BaudRateArray[SPEED_MODE][CPU_F][BUAD_RATE];
     ba6:	80 91 0f 01 	lds	r24, 0x010F
     baa:	90 91 10 01 	lds	r25, 0x0110
     bae:	9a 83       	std	Y+2, r25	; 0x02
     bb0:	89 83       	std	Y+1, r24	; 0x01
	UBRRH = (uint8)(UBRR_var>>8);
     bb2:	e0 e4       	ldi	r30, 0x40	; 64
     bb4:	f0 e0       	ldi	r31, 0x00	; 0
     bb6:	89 81       	ldd	r24, Y+1	; 0x01
     bb8:	9a 81       	ldd	r25, Y+2	; 0x02
     bba:	89 2f       	mov	r24, r25
     bbc:	99 27       	eor	r25, r25
     bbe:	80 83       	st	Z, r24
	UBRRL = (uint8)UBRR_var;
     bc0:	e9 e2       	ldi	r30, 0x29	; 41
     bc2:	f0 e0       	ldi	r31, 0x00	; 0
     bc4:	89 81       	ldd	r24, Y+1	; 0x01
     bc6:	80 83       	st	Z, r24

	//************************Enable  *******************************/
	//enable UART  receiver.
	SET_BIT(UCSRB,RXEN);
     bc8:	aa e2       	ldi	r26, 0x2A	; 42
     bca:	b0 e0       	ldi	r27, 0x00	; 0
     bcc:	ea e2       	ldi	r30, 0x2A	; 42
     bce:	f0 e0       	ldi	r31, 0x00	; 0
     bd0:	80 81       	ld	r24, Z
     bd2:	80 61       	ori	r24, 0x10	; 16
     bd4:	8c 93       	st	X, r24
	//enable UART  transmitter .
	SET_BIT(UCSRB,TXEN);
     bd6:	aa e2       	ldi	r26, 0x2A	; 42
     bd8:	b0 e0       	ldi	r27, 0x00	; 0
     bda:	ea e2       	ldi	r30, 0x2A	; 42
     bdc:	f0 e0       	ldi	r31, 0x00	; 0
     bde:	80 81       	ld	r24, Z
     be0:	88 60       	ori	r24, 0x08	; 8
     be2:	8c 93       	st	X, r24
}
     be4:	0f 90       	pop	r0
     be6:	0f 90       	pop	r0
     be8:	0f 90       	pop	r0
     bea:	cf 91       	pop	r28
     bec:	df 91       	pop	r29
     bee:	08 95       	ret

00000bf0 <UART_RX_InterruptEnable>:

/*****************************************Interrupt functions*********************************************/


void UART_RX_InterruptEnable(void)
{
     bf0:	df 93       	push	r29
     bf2:	cf 93       	push	r28
     bf4:	cd b7       	in	r28, 0x3d	; 61
     bf6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,RXCIE);
     bf8:	aa e2       	ldi	r26, 0x2A	; 42
     bfa:	b0 e0       	ldi	r27, 0x00	; 0
     bfc:	ea e2       	ldi	r30, 0x2A	; 42
     bfe:	f0 e0       	ldi	r31, 0x00	; 0
     c00:	80 81       	ld	r24, Z
     c02:	80 68       	ori	r24, 0x80	; 128
     c04:	8c 93       	st	X, r24
}
     c06:	cf 91       	pop	r28
     c08:	df 91       	pop	r29
     c0a:	08 95       	ret

00000c0c <UART_RX_InterruptDisable>:

void UART_RX_InterruptDisable(void)
{
     c0c:	df 93       	push	r29
     c0e:	cf 93       	push	r28
     c10:	cd b7       	in	r28, 0x3d	; 61
     c12:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(UCSRB,RXCIE);
     c14:	aa e2       	ldi	r26, 0x2A	; 42
     c16:	b0 e0       	ldi	r27, 0x00	; 0
     c18:	ea e2       	ldi	r30, 0x2A	; 42
     c1a:	f0 e0       	ldi	r31, 0x00	; 0
     c1c:	80 81       	ld	r24, Z
     c1e:	8f 77       	andi	r24, 0x7F	; 127
     c20:	8c 93       	st	X, r24
}
     c22:	cf 91       	pop	r28
     c24:	df 91       	pop	r29
     c26:	08 95       	ret

00000c28 <UART_TX_InterruptEnable>:

void UART_TX_InterruptEnable(void)
{
     c28:	df 93       	push	r29
     c2a:	cf 93       	push	r28
     c2c:	cd b7       	in	r28, 0x3d	; 61
     c2e:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,TXCIE);
     c30:	aa e2       	ldi	r26, 0x2A	; 42
     c32:	b0 e0       	ldi	r27, 0x00	; 0
     c34:	ea e2       	ldi	r30, 0x2A	; 42
     c36:	f0 e0       	ldi	r31, 0x00	; 0
     c38:	80 81       	ld	r24, Z
     c3a:	80 64       	ori	r24, 0x40	; 64
     c3c:	8c 93       	st	X, r24
}
     c3e:	cf 91       	pop	r28
     c40:	df 91       	pop	r29
     c42:	08 95       	ret

00000c44 <UART_TX_InterruptDisable>:

void UART_TX_InterruptDisable(void)
{
     c44:	df 93       	push	r29
     c46:	cf 93       	push	r28
     c48:	cd b7       	in	r28, 0x3d	; 61
     c4a:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(UCSRB,TXCIE);
     c4c:	aa e2       	ldi	r26, 0x2A	; 42
     c4e:	b0 e0       	ldi	r27, 0x00	; 0
     c50:	ea e2       	ldi	r30, 0x2A	; 42
     c52:	f0 e0       	ldi	r31, 0x00	; 0
     c54:	80 81       	ld	r24, Z
     c56:	8f 7b       	andi	r24, 0xBF	; 191
     c58:	8c 93       	st	X, r24
}
     c5a:	cf 91       	pop	r28
     c5c:	df 91       	pop	r29
     c5e:	08 95       	ret

00000c60 <UART_RX_SetCallBack>:
/*****************************************Set Call Back Functions*********************************************/	
void UART_RX_SetCallBack(void (*LocalFptr)(void))
{
     c60:	df 93       	push	r29
     c62:	cf 93       	push	r28
     c64:	00 d0       	rcall	.+0      	; 0xc66 <UART_RX_SetCallBack+0x6>
     c66:	cd b7       	in	r28, 0x3d	; 61
     c68:	de b7       	in	r29, 0x3e	; 62
     c6a:	9a 83       	std	Y+2, r25	; 0x02
     c6c:	89 83       	std	Y+1, r24	; 0x01
	UART_RX_Fptr = LocalFptr;
     c6e:	89 81       	ldd	r24, Y+1	; 0x01
     c70:	9a 81       	ldd	r25, Y+2	; 0x02
     c72:	90 93 55 01 	sts	0x0155, r25
     c76:	80 93 54 01 	sts	0x0154, r24
}
     c7a:	0f 90       	pop	r0
     c7c:	0f 90       	pop	r0
     c7e:	cf 91       	pop	r28
     c80:	df 91       	pop	r29
     c82:	08 95       	ret

00000c84 <UART_TX_SetCallBack>:

void UART_TX_SetCallBack(void (*LocalFptr)(void))
{
     c84:	df 93       	push	r29
     c86:	cf 93       	push	r28
     c88:	00 d0       	rcall	.+0      	; 0xc8a <UART_TX_SetCallBack+0x6>
     c8a:	cd b7       	in	r28, 0x3d	; 61
     c8c:	de b7       	in	r29, 0x3e	; 62
     c8e:	9a 83       	std	Y+2, r25	; 0x02
     c90:	89 83       	std	Y+1, r24	; 0x01
	UART_TX_Fptr = LocalFptr;
     c92:	89 81       	ldd	r24, Y+1	; 0x01
     c94:	9a 81       	ldd	r25, Y+2	; 0x02
     c96:	90 93 57 01 	sts	0x0157, r25
     c9a:	80 93 56 01 	sts	0x0156, r24
}
     c9e:	0f 90       	pop	r0
     ca0:	0f 90       	pop	r0
     ca2:	cf 91       	pop	r28
     ca4:	df 91       	pop	r29
     ca6:	08 95       	ret

00000ca8 <__vector_13>:
/***********************************************ISR ************************************************************/
ISR(USART_RXC_vect)
{
     ca8:	1f 92       	push	r1
     caa:	0f 92       	push	r0
     cac:	0f b6       	in	r0, 0x3f	; 63
     cae:	0f 92       	push	r0
     cb0:	11 24       	eor	r1, r1
     cb2:	2f 93       	push	r18
     cb4:	3f 93       	push	r19
     cb6:	4f 93       	push	r20
     cb8:	5f 93       	push	r21
     cba:	6f 93       	push	r22
     cbc:	7f 93       	push	r23
     cbe:	8f 93       	push	r24
     cc0:	9f 93       	push	r25
     cc2:	af 93       	push	r26
     cc4:	bf 93       	push	r27
     cc6:	ef 93       	push	r30
     cc8:	ff 93       	push	r31
     cca:	df 93       	push	r29
     ccc:	cf 93       	push	r28
     cce:	cd b7       	in	r28, 0x3d	; 61
     cd0:	de b7       	in	r29, 0x3e	; 62
	if (UART_RX_Fptr!=NULLPTR)
     cd2:	80 91 54 01 	lds	r24, 0x0154
     cd6:	90 91 55 01 	lds	r25, 0x0155
     cda:	00 97       	sbiw	r24, 0x00	; 0
     cdc:	29 f0       	breq	.+10     	; 0xce8 <__vector_13+0x40>
	{
		UART_RX_Fptr();
     cde:	e0 91 54 01 	lds	r30, 0x0154
     ce2:	f0 91 55 01 	lds	r31, 0x0155
     ce6:	09 95       	icall
	}
}
     ce8:	cf 91       	pop	r28
     cea:	df 91       	pop	r29
     cec:	ff 91       	pop	r31
     cee:	ef 91       	pop	r30
     cf0:	bf 91       	pop	r27
     cf2:	af 91       	pop	r26
     cf4:	9f 91       	pop	r25
     cf6:	8f 91       	pop	r24
     cf8:	7f 91       	pop	r23
     cfa:	6f 91       	pop	r22
     cfc:	5f 91       	pop	r21
     cfe:	4f 91       	pop	r20
     d00:	3f 91       	pop	r19
     d02:	2f 91       	pop	r18
     d04:	0f 90       	pop	r0
     d06:	0f be       	out	0x3f, r0	; 63
     d08:	0f 90       	pop	r0
     d0a:	1f 90       	pop	r1
     d0c:	18 95       	reti

00000d0e <__vector_15>:

ISR(USART_TXC_vect)
{
     d0e:	1f 92       	push	r1
     d10:	0f 92       	push	r0
     d12:	0f b6       	in	r0, 0x3f	; 63
     d14:	0f 92       	push	r0
     d16:	11 24       	eor	r1, r1
     d18:	2f 93       	push	r18
     d1a:	3f 93       	push	r19
     d1c:	4f 93       	push	r20
     d1e:	5f 93       	push	r21
     d20:	6f 93       	push	r22
     d22:	7f 93       	push	r23
     d24:	8f 93       	push	r24
     d26:	9f 93       	push	r25
     d28:	af 93       	push	r26
     d2a:	bf 93       	push	r27
     d2c:	ef 93       	push	r30
     d2e:	ff 93       	push	r31
     d30:	df 93       	push	r29
     d32:	cf 93       	push	r28
     d34:	cd b7       	in	r28, 0x3d	; 61
     d36:	de b7       	in	r29, 0x3e	; 62
	if (UART_TX_Fptr!=NULLPTR)
     d38:	80 91 56 01 	lds	r24, 0x0156
     d3c:	90 91 57 01 	lds	r25, 0x0157
     d40:	00 97       	sbiw	r24, 0x00	; 0
     d42:	29 f0       	breq	.+10     	; 0xd4e <__vector_15+0x40>
	{
		UART_TX_Fptr();
     d44:	e0 91 56 01 	lds	r30, 0x0156
     d48:	f0 91 57 01 	lds	r31, 0x0157
     d4c:	09 95       	icall
	}
}
     d4e:	cf 91       	pop	r28
     d50:	df 91       	pop	r29
     d52:	ff 91       	pop	r31
     d54:	ef 91       	pop	r30
     d56:	bf 91       	pop	r27
     d58:	af 91       	pop	r26
     d5a:	9f 91       	pop	r25
     d5c:	8f 91       	pop	r24
     d5e:	7f 91       	pop	r23
     d60:	6f 91       	pop	r22
     d62:	5f 91       	pop	r21
     d64:	4f 91       	pop	r20
     d66:	3f 91       	pop	r19
     d68:	2f 91       	pop	r18
     d6a:	0f 90       	pop	r0
     d6c:	0f be       	out	0x3f, r0	; 63
     d6e:	0f 90       	pop	r0
     d70:	1f 90       	pop	r1
     d72:	18 95       	reti

00000d74 <UART_SendByteNoBlock>:


/****************************************Send and receive functions with no ckecking********************************/

void UART_SendByteNoBlock(uint8 data)
{
     d74:	df 93       	push	r29
     d76:	cf 93       	push	r28
     d78:	0f 92       	push	r0
     d7a:	cd b7       	in	r28, 0x3d	; 61
     d7c:	de b7       	in	r29, 0x3e	; 62
     d7e:	89 83       	std	Y+1, r24	; 0x01
	UDR = data;
     d80:	ec e2       	ldi	r30, 0x2C	; 44
     d82:	f0 e0       	ldi	r31, 0x00	; 0
     d84:	89 81       	ldd	r24, Y+1	; 0x01
     d86:	80 83       	st	Z, r24
}
     d88:	0f 90       	pop	r0
     d8a:	cf 91       	pop	r28
     d8c:	df 91       	pop	r29
     d8e:	08 95       	ret

00000d90 <UART_ReceiveByteNoBlock>:

uint8 UART_ReceiveByteNoBlock(void)
{
     d90:	df 93       	push	r29
     d92:	cf 93       	push	r28
     d94:	cd b7       	in	r28, 0x3d	; 61
     d96:	de b7       	in	r29, 0x3e	; 62
	return UDR;
     d98:	ec e2       	ldi	r30, 0x2C	; 44
     d9a:	f0 e0       	ldi	r31, 0x00	; 0
     d9c:	80 81       	ld	r24, Z
}
     d9e:	cf 91       	pop	r28
     da0:	df 91       	pop	r29
     da2:	08 95       	ret

00000da4 <UART_SendByte>:
/****************************************Send and receive functions with polling     ********************************/
void UART_SendByte(uint8 data)
{
     da4:	df 93       	push	r29
     da6:	cf 93       	push	r28
     da8:	0f 92       	push	r0
     daa:	cd b7       	in	r28, 0x3d	; 61
     dac:	de b7       	in	r29, 0x3e	; 62
     dae:	89 83       	std	Y+1, r24	; 0x01
	/*UDRE flag is set when the buffer is empty and ready
	for transmitting a new byte so wait until this flag is set to one 
	and it will cleared by hardware when u write  new data to puffer.*/
	while(!(GET_BIT(UCSRA,UDRE)));  
     db0:	eb e2       	ldi	r30, 0x2B	; 43
     db2:	f0 e0       	ldi	r31, 0x00	; 0
     db4:	80 81       	ld	r24, Z
     db6:	82 95       	swap	r24
     db8:	86 95       	lsr	r24
     dba:	87 70       	andi	r24, 0x07	; 7
     dbc:	88 2f       	mov	r24, r24
     dbe:	90 e0       	ldi	r25, 0x00	; 0
     dc0:	81 70       	andi	r24, 0x01	; 1
     dc2:	90 70       	andi	r25, 0x00	; 0
     dc4:	00 97       	sbiw	r24, 0x00	; 0
     dc6:	a1 f3       	breq	.-24     	; 0xdb0 <UART_SendByte+0xc>
	UDR = data;
     dc8:	ec e2       	ldi	r30, 0x2C	; 44
     dca:	f0 e0       	ldi	r31, 0x00	; 0
     dcc:	89 81       	ldd	r24, Y+1	; 0x01
     dce:	80 83       	st	Z, r24
}
     dd0:	0f 90       	pop	r0
     dd2:	cf 91       	pop	r28
     dd4:	df 91       	pop	r29
     dd6:	08 95       	ret

00000dd8 <UART_ReceiveByte>:

uint8 UART_ReceiveByte(void)
{
     dd8:	df 93       	push	r29
     dda:	cf 93       	push	r28
     ddc:	cd b7       	in	r28, 0x3d	; 61
     dde:	de b7       	in	r29, 0x3e	; 62
	/*RXC flag is set when the UART receive data so  wait until this flag is set to one
	and it will cleared by hardware when u read the data*/
	while(!(GET_BIT(UCSRA,RXC)));  
     de0:	eb e2       	ldi	r30, 0x2B	; 43
     de2:	f0 e0       	ldi	r31, 0x00	; 0
     de4:	80 81       	ld	r24, Z
     de6:	88 23       	and	r24, r24
     de8:	dc f7       	brge	.-10     	; 0xde0 <UART_ReceiveByte+0x8>
	return UDR;
     dea:	ec e2       	ldi	r30, 0x2C	; 44
     dec:	f0 e0       	ldi	r31, 0x00	; 0
     dee:	80 81       	ld	r24, Z
}
     df0:	cf 91       	pop	r28
     df2:	df 91       	pop	r29
     df4:	08 95       	ret

00000df6 <UART_Receive_NoBlock>:


uint8 UART_Receive_NoBlock(uint8*pdata)
{
     df6:	df 93       	push	r29
     df8:	cf 93       	push	r28
     dfa:	00 d0       	rcall	.+0      	; 0xdfc <UART_Receive_NoBlock+0x6>
     dfc:	0f 92       	push	r0
     dfe:	cd b7       	in	r28, 0x3d	; 61
     e00:	de b7       	in	r29, 0x3e	; 62
     e02:	9b 83       	std	Y+3, r25	; 0x03
     e04:	8a 83       	std	Y+2, r24	; 0x02
	uint8 status=0;
     e06:	19 82       	std	Y+1, r1	; 0x01
	if(GET_BIT(UCSRA,RXC))
     e08:	eb e2       	ldi	r30, 0x2B	; 43
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 81       	ld	r24, Z
     e0e:	88 23       	and	r24, r24
     e10:	4c f4       	brge	.+18     	; 0xe24 <UART_Receive_NoBlock+0x2e>
	{
		*pdata=UDR;
     e12:	ec e2       	ldi	r30, 0x2C	; 44
     e14:	f0 e0       	ldi	r31, 0x00	; 0
     e16:	80 81       	ld	r24, Z
     e18:	ea 81       	ldd	r30, Y+2	; 0x02
     e1a:	fb 81       	ldd	r31, Y+3	; 0x03
     e1c:	80 83       	st	Z, r24
		status=1;
     e1e:	81 e0       	ldi	r24, 0x01	; 1
     e20:	89 83       	std	Y+1, r24	; 0x01
     e22:	01 c0       	rjmp	.+2      	; 0xe26 <UART_Receive_NoBlock+0x30>
	}
	else
	{
	status=0;
     e24:	19 82       	std	Y+1, r1	; 0x01
	}
	return status;
     e26:	89 81       	ldd	r24, Y+1	; 0x01
}
     e28:	0f 90       	pop	r0
     e2a:	0f 90       	pop	r0
     e2c:	0f 90       	pop	r0
     e2e:	cf 91       	pop	r28
     e30:	df 91       	pop	r29
     e32:	08 95       	ret

00000e34 <TIMER0_Init>:
	TIMER0_CTC_MODE,
	TIMER0_FASTPWM_MODE
 * @param oc_mode
 */
void TIMER0_Init( TIMER0_Mode_t mode,TIMER0_Prescalar scaler ,TIMER0_OC0Mode_tt oc_mode)
{
     e34:	df 93       	push	r29
     e36:	cf 93       	push	r28
     e38:	cd b7       	in	r28, 0x3d	; 61
     e3a:	de b7       	in	r29, 0x3e	; 62
     e3c:	27 97       	sbiw	r28, 0x07	; 7
     e3e:	0f b6       	in	r0, 0x3f	; 63
     e40:	f8 94       	cli
     e42:	de bf       	out	0x3e, r29	; 62
     e44:	0f be       	out	0x3f, r0	; 63
     e46:	cd bf       	out	0x3d, r28	; 61
     e48:	89 83       	std	Y+1, r24	; 0x01
     e4a:	6a 83       	std	Y+2, r22	; 0x02
     e4c:	4b 83       	std	Y+3, r20	; 0x03
	 0 0 Normal 0xFF Immediate MAX
	 0 1 PWM, Phase Correct 0xFF TOP BOTTOM
	 1 0 CTC OCR0 Immediate MAX
	 1 1 Fast PWM 0xFF BOTTOM MAX
	 */
	switch (mode)
     e4e:	89 81       	ldd	r24, Y+1	; 0x01
     e50:	28 2f       	mov	r18, r24
     e52:	30 e0       	ldi	r19, 0x00	; 0
     e54:	3f 83       	std	Y+7, r19	; 0x07
     e56:	2e 83       	std	Y+6, r18	; 0x06
     e58:	8e 81       	ldd	r24, Y+6	; 0x06
     e5a:	9f 81       	ldd	r25, Y+7	; 0x07
     e5c:	81 30       	cpi	r24, 0x01	; 1
     e5e:	91 05       	cpc	r25, r1
     e60:	21 f1       	breq	.+72     	; 0xeaa <TIMER0_Init+0x76>
     e62:	2e 81       	ldd	r18, Y+6	; 0x06
     e64:	3f 81       	ldd	r19, Y+7	; 0x07
     e66:	22 30       	cpi	r18, 0x02	; 2
     e68:	31 05       	cpc	r19, r1
     e6a:	2c f4       	brge	.+10     	; 0xe76 <TIMER0_Init+0x42>
     e6c:	8e 81       	ldd	r24, Y+6	; 0x06
     e6e:	9f 81       	ldd	r25, Y+7	; 0x07
     e70:	00 97       	sbiw	r24, 0x00	; 0
     e72:	61 f0       	breq	.+24     	; 0xe8c <TIMER0_Init+0x58>
     e74:	46 c0       	rjmp	.+140    	; 0xf02 <TIMER0_Init+0xce>
     e76:	2e 81       	ldd	r18, Y+6	; 0x06
     e78:	3f 81       	ldd	r19, Y+7	; 0x07
     e7a:	22 30       	cpi	r18, 0x02	; 2
     e7c:	31 05       	cpc	r19, r1
     e7e:	21 f1       	breq	.+72     	; 0xec8 <TIMER0_Init+0x94>
     e80:	8e 81       	ldd	r24, Y+6	; 0x06
     e82:	9f 81       	ldd	r25, Y+7	; 0x07
     e84:	83 30       	cpi	r24, 0x03	; 3
     e86:	91 05       	cpc	r25, r1
     e88:	71 f1       	breq	.+92     	; 0xee6 <TIMER0_Init+0xb2>
     e8a:	3b c0       	rjmp	.+118    	; 0xf02 <TIMER0_Init+0xce>
	{
	case TIMER0_NORMAL_MODE:
		CLEAR_BIT(TCCR0,WGM00);
     e8c:	a3 e5       	ldi	r26, 0x53	; 83
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	e3 e5       	ldi	r30, 0x53	; 83
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	80 81       	ld	r24, Z
     e96:	8f 7b       	andi	r24, 0xBF	; 191
     e98:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,WGM01);
     e9a:	a3 e5       	ldi	r26, 0x53	; 83
     e9c:	b0 e0       	ldi	r27, 0x00	; 0
     e9e:	e3 e5       	ldi	r30, 0x53	; 83
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	80 81       	ld	r24, Z
     ea4:	87 7f       	andi	r24, 0xF7	; 247
     ea6:	8c 93       	st	X, r24
     ea8:	2c c0       	rjmp	.+88     	; 0xf02 <TIMER0_Init+0xce>
		break;
	case TIMER0_PHASECORRECT_MODE:
		SET_BIT(TCCR0,WGM00);
     eaa:	a3 e5       	ldi	r26, 0x53	; 83
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	e3 e5       	ldi	r30, 0x53	; 83
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	80 64       	ori	r24, 0x40	; 64
     eb6:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,WGM01);
     eb8:	a3 e5       	ldi	r26, 0x53	; 83
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e3 e5       	ldi	r30, 0x53	; 83
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	87 7f       	andi	r24, 0xF7	; 247
     ec4:	8c 93       	st	X, r24
     ec6:	1d c0       	rjmp	.+58     	; 0xf02 <TIMER0_Init+0xce>
		break;
	case TIMER0_CTC_MODE:
		CLEAR_BIT(TCCR0,WGM00);
     ec8:	a3 e5       	ldi	r26, 0x53	; 83
     eca:	b0 e0       	ldi	r27, 0x00	; 0
     ecc:	e3 e5       	ldi	r30, 0x53	; 83
     ece:	f0 e0       	ldi	r31, 0x00	; 0
     ed0:	80 81       	ld	r24, Z
     ed2:	8f 7b       	andi	r24, 0xBF	; 191
     ed4:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
     ed6:	a3 e5       	ldi	r26, 0x53	; 83
     ed8:	b0 e0       	ldi	r27, 0x00	; 0
     eda:	e3 e5       	ldi	r30, 0x53	; 83
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	88 60       	ori	r24, 0x08	; 8
     ee2:	8c 93       	st	X, r24
     ee4:	0e c0       	rjmp	.+28     	; 0xf02 <TIMER0_Init+0xce>
		break;
	case TIMER0_FASTPWM_MODE:
		SET_BIT(TCCR0,WGM00);
     ee6:	a3 e5       	ldi	r26, 0x53	; 83
     ee8:	b0 e0       	ldi	r27, 0x00	; 0
     eea:	e3 e5       	ldi	r30, 0x53	; 83
     eec:	f0 e0       	ldi	r31, 0x00	; 0
     eee:	80 81       	ld	r24, Z
     ef0:	80 64       	ori	r24, 0x40	; 64
     ef2:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
     ef4:	a3 e5       	ldi	r26, 0x53	; 83
     ef6:	b0 e0       	ldi	r27, 0x00	; 0
     ef8:	e3 e5       	ldi	r30, 0x53	; 83
     efa:	f0 e0       	ldi	r31, 0x00	; 0
     efc:	80 81       	ld	r24, Z
     efe:	88 60       	ori	r24, 0x08	; 8
     f00:	8c 93       	st	X, r24

		break;
	}


	TIMER0_CONTROL_PRES_ADJ(scaler);
     f02:	a3 e5       	ldi	r26, 0x53	; 83
     f04:	b0 e0       	ldi	r27, 0x00	; 0
     f06:	e3 e5       	ldi	r30, 0x53	; 83
     f08:	f0 e0       	ldi	r31, 0x00	; 0
     f0a:	80 81       	ld	r24, Z
     f0c:	98 2f       	mov	r25, r24
     f0e:	98 7f       	andi	r25, 0xF8	; 248
     f10:	8a 81       	ldd	r24, Y+2	; 0x02
     f12:	89 2b       	or	r24, r25
     f14:	8c 93       	st	X, r24
	scaler0_global=scaler;
     f16:	8a 81       	ldd	r24, Y+2	; 0x02
     f18:	80 93 5a 01 	sts	0x015A, r24
	switch (oc_mode)
     f1c:	8b 81       	ldd	r24, Y+3	; 0x03
     f1e:	28 2f       	mov	r18, r24
     f20:	30 e0       	ldi	r19, 0x00	; 0
     f22:	3d 83       	std	Y+5, r19	; 0x05
     f24:	2c 83       	std	Y+4, r18	; 0x04
     f26:	8c 81       	ldd	r24, Y+4	; 0x04
     f28:	9d 81       	ldd	r25, Y+5	; 0x05
     f2a:	81 30       	cpi	r24, 0x01	; 1
     f2c:	91 05       	cpc	r25, r1
     f2e:	21 f1       	breq	.+72     	; 0xf78 <TIMER0_Init+0x144>
     f30:	2c 81       	ldd	r18, Y+4	; 0x04
     f32:	3d 81       	ldd	r19, Y+5	; 0x05
     f34:	22 30       	cpi	r18, 0x02	; 2
     f36:	31 05       	cpc	r19, r1
     f38:	2c f4       	brge	.+10     	; 0xf44 <TIMER0_Init+0x110>
     f3a:	8c 81       	ldd	r24, Y+4	; 0x04
     f3c:	9d 81       	ldd	r25, Y+5	; 0x05
     f3e:	00 97       	sbiw	r24, 0x00	; 0
     f40:	61 f0       	breq	.+24     	; 0xf5a <TIMER0_Init+0x126>
     f42:	46 c0       	rjmp	.+140    	; 0xfd0 <TIMER0_Init+0x19c>
     f44:	2c 81       	ldd	r18, Y+4	; 0x04
     f46:	3d 81       	ldd	r19, Y+5	; 0x05
     f48:	22 30       	cpi	r18, 0x02	; 2
     f4a:	31 05       	cpc	r19, r1
     f4c:	21 f1       	breq	.+72     	; 0xf96 <TIMER0_Init+0x162>
     f4e:	8c 81       	ldd	r24, Y+4	; 0x04
     f50:	9d 81       	ldd	r25, Y+5	; 0x05
     f52:	83 30       	cpi	r24, 0x03	; 3
     f54:	91 05       	cpc	r25, r1
     f56:	71 f1       	breq	.+92     	; 0xfb4 <TIMER0_Init+0x180>
     f58:	3b c0       	rjmp	.+118    	; 0xfd0 <TIMER0_Init+0x19c>
	{
	case OCO_DISCONNECTED:
		CLEAR_BIT(TCCR0,COM00);
     f5a:	a3 e5       	ldi	r26, 0x53	; 83
     f5c:	b0 e0       	ldi	r27, 0x00	; 0
     f5e:	e3 e5       	ldi	r30, 0x53	; 83
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	80 81       	ld	r24, Z
     f64:	8f 7e       	andi	r24, 0xEF	; 239
     f66:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,COM01);
     f68:	a3 e5       	ldi	r26, 0x53	; 83
     f6a:	b0 e0       	ldi	r27, 0x00	; 0
     f6c:	e3 e5       	ldi	r30, 0x53	; 83
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	80 81       	ld	r24, Z
     f72:	8f 7d       	andi	r24, 0xDF	; 223
     f74:	8c 93       	st	X, r24
     f76:	2c c0       	rjmp	.+88     	; 0xfd0 <TIMER0_Init+0x19c>
		break;
	case OCO_TOGGLE:
		SET_BIT(TCCR0,COM00);
     f78:	a3 e5       	ldi	r26, 0x53	; 83
     f7a:	b0 e0       	ldi	r27, 0x00	; 0
     f7c:	e3 e5       	ldi	r30, 0x53	; 83
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	80 81       	ld	r24, Z
     f82:	80 61       	ori	r24, 0x10	; 16
     f84:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,COM01);
     f86:	a3 e5       	ldi	r26, 0x53	; 83
     f88:	b0 e0       	ldi	r27, 0x00	; 0
     f8a:	e3 e5       	ldi	r30, 0x53	; 83
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	80 81       	ld	r24, Z
     f90:	8f 7d       	andi	r24, 0xDF	; 223
     f92:	8c 93       	st	X, r24
     f94:	1d c0       	rjmp	.+58     	; 0xfd0 <TIMER0_Init+0x19c>
		break;
	case OCO_NON_INVERTING:
		CLEAR_BIT(TCCR0,COM00);
     f96:	a3 e5       	ldi	r26, 0x53	; 83
     f98:	b0 e0       	ldi	r27, 0x00	; 0
     f9a:	e3 e5       	ldi	r30, 0x53	; 83
     f9c:	f0 e0       	ldi	r31, 0x00	; 0
     f9e:	80 81       	ld	r24, Z
     fa0:	8f 7e       	andi	r24, 0xEF	; 239
     fa2:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
     fa4:	a3 e5       	ldi	r26, 0x53	; 83
     fa6:	b0 e0       	ldi	r27, 0x00	; 0
     fa8:	e3 e5       	ldi	r30, 0x53	; 83
     faa:	f0 e0       	ldi	r31, 0x00	; 0
     fac:	80 81       	ld	r24, Z
     fae:	80 62       	ori	r24, 0x20	; 32
     fb0:	8c 93       	st	X, r24
     fb2:	0e c0       	rjmp	.+28     	; 0xfd0 <TIMER0_Init+0x19c>
		break;
	case OCO_INVERTING:
		SET_BIT(TCCR0,COM00);
     fb4:	a3 e5       	ldi	r26, 0x53	; 83
     fb6:	b0 e0       	ldi	r27, 0x00	; 0
     fb8:	e3 e5       	ldi	r30, 0x53	; 83
     fba:	f0 e0       	ldi	r31, 0x00	; 0
     fbc:	80 81       	ld	r24, Z
     fbe:	80 61       	ori	r24, 0x10	; 16
     fc0:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
     fc2:	a3 e5       	ldi	r26, 0x53	; 83
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	e3 e5       	ldi	r30, 0x53	; 83
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	80 62       	ori	r24, 0x20	; 32
     fce:	8c 93       	st	X, r24
		break;
	}


}
     fd0:	27 96       	adiw	r28, 0x07	; 7
     fd2:	0f b6       	in	r0, 0x3f	; 63
     fd4:	f8 94       	cli
     fd6:	de bf       	out	0x3e, r29	; 62
     fd8:	0f be       	out	0x3f, r0	; 63
     fda:	cd bf       	out	0x3d, r28	; 61
     fdc:	cf 91       	pop	r28
     fde:	df 91       	pop	r29
     fe0:	08 95       	ret

00000fe2 <TIMER2_Init>:

void TIMER2_Init( TIMER2_Mode_t mode,TIMER2_Prescalar scaler ,TIMER2_OC0Mode_tt oc_mode)
{
     fe2:	df 93       	push	r29
     fe4:	cf 93       	push	r28
     fe6:	cd b7       	in	r28, 0x3d	; 61
     fe8:	de b7       	in	r29, 0x3e	; 62
     fea:	27 97       	sbiw	r28, 0x07	; 7
     fec:	0f b6       	in	r0, 0x3f	; 63
     fee:	f8 94       	cli
     ff0:	de bf       	out	0x3e, r29	; 62
     ff2:	0f be       	out	0x3f, r0	; 63
     ff4:	cd bf       	out	0x3d, r28	; 61
     ff6:	89 83       	std	Y+1, r24	; 0x01
     ff8:	6a 83       	std	Y+2, r22	; 0x02
     ffa:	4b 83       	std	Y+3, r20	; 0x03
	 0 0 Normal 0xFF Immediate MAX
	 0 1 PWM, Phase Correct 0xFF TOP BOTTOM
	 1 0 CTC OCR0 Immediate MAX
	 1 1 Fast PWM 0xFF BOTTOM MAX
	 */
	switch (mode)
     ffc:	89 81       	ldd	r24, Y+1	; 0x01
     ffe:	28 2f       	mov	r18, r24
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	3f 83       	std	Y+7, r19	; 0x07
    1004:	2e 83       	std	Y+6, r18	; 0x06
    1006:	8e 81       	ldd	r24, Y+6	; 0x06
    1008:	9f 81       	ldd	r25, Y+7	; 0x07
    100a:	81 30       	cpi	r24, 0x01	; 1
    100c:	91 05       	cpc	r25, r1
    100e:	21 f1       	breq	.+72     	; 0x1058 <TIMER2_Init+0x76>
    1010:	2e 81       	ldd	r18, Y+6	; 0x06
    1012:	3f 81       	ldd	r19, Y+7	; 0x07
    1014:	22 30       	cpi	r18, 0x02	; 2
    1016:	31 05       	cpc	r19, r1
    1018:	2c f4       	brge	.+10     	; 0x1024 <TIMER2_Init+0x42>
    101a:	8e 81       	ldd	r24, Y+6	; 0x06
    101c:	9f 81       	ldd	r25, Y+7	; 0x07
    101e:	00 97       	sbiw	r24, 0x00	; 0
    1020:	61 f0       	breq	.+24     	; 0x103a <TIMER2_Init+0x58>
    1022:	46 c0       	rjmp	.+140    	; 0x10b0 <TIMER2_Init+0xce>
    1024:	2e 81       	ldd	r18, Y+6	; 0x06
    1026:	3f 81       	ldd	r19, Y+7	; 0x07
    1028:	22 30       	cpi	r18, 0x02	; 2
    102a:	31 05       	cpc	r19, r1
    102c:	21 f1       	breq	.+72     	; 0x1076 <TIMER2_Init+0x94>
    102e:	8e 81       	ldd	r24, Y+6	; 0x06
    1030:	9f 81       	ldd	r25, Y+7	; 0x07
    1032:	83 30       	cpi	r24, 0x03	; 3
    1034:	91 05       	cpc	r25, r1
    1036:	71 f1       	breq	.+92     	; 0x1094 <TIMER2_Init+0xb2>
    1038:	3b c0       	rjmp	.+118    	; 0x10b0 <TIMER2_Init+0xce>
	{
	case TIMER2_NORMAL_MODE:
		CLEAR_BIT(TCCR2,WGM20);
    103a:	a5 e4       	ldi	r26, 0x45	; 69
    103c:	b0 e0       	ldi	r27, 0x00	; 0
    103e:	e5 e4       	ldi	r30, 0x45	; 69
    1040:	f0 e0       	ldi	r31, 0x00	; 0
    1042:	80 81       	ld	r24, Z
    1044:	8f 7b       	andi	r24, 0xBF	; 191
    1046:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,WGM21);
    1048:	a5 e4       	ldi	r26, 0x45	; 69
    104a:	b0 e0       	ldi	r27, 0x00	; 0
    104c:	e5 e4       	ldi	r30, 0x45	; 69
    104e:	f0 e0       	ldi	r31, 0x00	; 0
    1050:	80 81       	ld	r24, Z
    1052:	87 7f       	andi	r24, 0xF7	; 247
    1054:	8c 93       	st	X, r24
    1056:	2c c0       	rjmp	.+88     	; 0x10b0 <TIMER2_Init+0xce>
		break;
	case TIMER2_PHASECORRECT_MODE:
		SET_BIT(TCCR2,WGM20);
    1058:	a5 e4       	ldi	r26, 0x45	; 69
    105a:	b0 e0       	ldi	r27, 0x00	; 0
    105c:	e5 e4       	ldi	r30, 0x45	; 69
    105e:	f0 e0       	ldi	r31, 0x00	; 0
    1060:	80 81       	ld	r24, Z
    1062:	80 64       	ori	r24, 0x40	; 64
    1064:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,WGM21);
    1066:	a5 e4       	ldi	r26, 0x45	; 69
    1068:	b0 e0       	ldi	r27, 0x00	; 0
    106a:	e5 e4       	ldi	r30, 0x45	; 69
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	87 7f       	andi	r24, 0xF7	; 247
    1072:	8c 93       	st	X, r24
    1074:	1d c0       	rjmp	.+58     	; 0x10b0 <TIMER2_Init+0xce>
		break;
	case TIMER2_CTC_MODE:
		CLEAR_BIT(TCCR2,WGM20);
    1076:	a5 e4       	ldi	r26, 0x45	; 69
    1078:	b0 e0       	ldi	r27, 0x00	; 0
    107a:	e5 e4       	ldi	r30, 0x45	; 69
    107c:	f0 e0       	ldi	r31, 0x00	; 0
    107e:	80 81       	ld	r24, Z
    1080:	8f 7b       	andi	r24, 0xBF	; 191
    1082:	8c 93       	st	X, r24
		SET_BIT(TCCR2,WGM21);
    1084:	a5 e4       	ldi	r26, 0x45	; 69
    1086:	b0 e0       	ldi	r27, 0x00	; 0
    1088:	e5 e4       	ldi	r30, 0x45	; 69
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	88 60       	ori	r24, 0x08	; 8
    1090:	8c 93       	st	X, r24
    1092:	0e c0       	rjmp	.+28     	; 0x10b0 <TIMER2_Init+0xce>
		break;
	case TIMER2_FASTPWM_MODE:
		SET_BIT(TCCR2,WGM20);
    1094:	a5 e4       	ldi	r26, 0x45	; 69
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	e5 e4       	ldi	r30, 0x45	; 69
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	80 64       	ori	r24, 0x40	; 64
    10a0:	8c 93       	st	X, r24
		SET_BIT(TCCR2,WGM21);
    10a2:	a5 e4       	ldi	r26, 0x45	; 69
    10a4:	b0 e0       	ldi	r27, 0x00	; 0
    10a6:	e5 e4       	ldi	r30, 0x45	; 69
    10a8:	f0 e0       	ldi	r31, 0x00	; 0
    10aa:	80 81       	ld	r24, Z
    10ac:	88 60       	ori	r24, 0x08	; 8
    10ae:	8c 93       	st	X, r24

		break;
	}


	TIMER2_CONTROL_PRES_ADJ(scaler);
    10b0:	a5 e4       	ldi	r26, 0x45	; 69
    10b2:	b0 e0       	ldi	r27, 0x00	; 0
    10b4:	e5 e4       	ldi	r30, 0x45	; 69
    10b6:	f0 e0       	ldi	r31, 0x00	; 0
    10b8:	80 81       	ld	r24, Z
    10ba:	98 2f       	mov	r25, r24
    10bc:	98 7f       	andi	r25, 0xF8	; 248
    10be:	8a 81       	ldd	r24, Y+2	; 0x02
    10c0:	89 2b       	or	r24, r25
    10c2:	8c 93       	st	X, r24
	scaler2_global=scaler;
    10c4:	8a 81       	ldd	r24, Y+2	; 0x02
    10c6:	80 93 5c 01 	sts	0x015C, r24
	switch (oc_mode)
    10ca:	8b 81       	ldd	r24, Y+3	; 0x03
    10cc:	28 2f       	mov	r18, r24
    10ce:	30 e0       	ldi	r19, 0x00	; 0
    10d0:	3d 83       	std	Y+5, r19	; 0x05
    10d2:	2c 83       	std	Y+4, r18	; 0x04
    10d4:	8c 81       	ldd	r24, Y+4	; 0x04
    10d6:	9d 81       	ldd	r25, Y+5	; 0x05
    10d8:	81 30       	cpi	r24, 0x01	; 1
    10da:	91 05       	cpc	r25, r1
    10dc:	21 f1       	breq	.+72     	; 0x1126 <TIMER2_Init+0x144>
    10de:	2c 81       	ldd	r18, Y+4	; 0x04
    10e0:	3d 81       	ldd	r19, Y+5	; 0x05
    10e2:	22 30       	cpi	r18, 0x02	; 2
    10e4:	31 05       	cpc	r19, r1
    10e6:	2c f4       	brge	.+10     	; 0x10f2 <TIMER2_Init+0x110>
    10e8:	8c 81       	ldd	r24, Y+4	; 0x04
    10ea:	9d 81       	ldd	r25, Y+5	; 0x05
    10ec:	00 97       	sbiw	r24, 0x00	; 0
    10ee:	61 f0       	breq	.+24     	; 0x1108 <TIMER2_Init+0x126>
    10f0:	46 c0       	rjmp	.+140    	; 0x117e <TIMER2_Init+0x19c>
    10f2:	2c 81       	ldd	r18, Y+4	; 0x04
    10f4:	3d 81       	ldd	r19, Y+5	; 0x05
    10f6:	22 30       	cpi	r18, 0x02	; 2
    10f8:	31 05       	cpc	r19, r1
    10fa:	21 f1       	breq	.+72     	; 0x1144 <TIMER2_Init+0x162>
    10fc:	8c 81       	ldd	r24, Y+4	; 0x04
    10fe:	9d 81       	ldd	r25, Y+5	; 0x05
    1100:	83 30       	cpi	r24, 0x03	; 3
    1102:	91 05       	cpc	r25, r1
    1104:	71 f1       	breq	.+92     	; 0x1162 <TIMER2_Init+0x180>
    1106:	3b c0       	rjmp	.+118    	; 0x117e <TIMER2_Init+0x19c>
	{
	case OC2_DISCONNECTED:
		CLEAR_BIT(TCCR2,COM20);
    1108:	a5 e4       	ldi	r26, 0x45	; 69
    110a:	b0 e0       	ldi	r27, 0x00	; 0
    110c:	e5 e4       	ldi	r30, 0x45	; 69
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	80 81       	ld	r24, Z
    1112:	8f 7e       	andi	r24, 0xEF	; 239
    1114:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,COM21);
    1116:	a5 e4       	ldi	r26, 0x45	; 69
    1118:	b0 e0       	ldi	r27, 0x00	; 0
    111a:	e5 e4       	ldi	r30, 0x45	; 69
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	80 81       	ld	r24, Z
    1120:	8f 7d       	andi	r24, 0xDF	; 223
    1122:	8c 93       	st	X, r24
    1124:	2c c0       	rjmp	.+88     	; 0x117e <TIMER2_Init+0x19c>
		break;
	case OC2_TOGGLE:
		SET_BIT(TCCR2,COM20);
    1126:	a5 e4       	ldi	r26, 0x45	; 69
    1128:	b0 e0       	ldi	r27, 0x00	; 0
    112a:	e5 e4       	ldi	r30, 0x45	; 69
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	80 81       	ld	r24, Z
    1130:	80 61       	ori	r24, 0x10	; 16
    1132:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,COM21);
    1134:	a5 e4       	ldi	r26, 0x45	; 69
    1136:	b0 e0       	ldi	r27, 0x00	; 0
    1138:	e5 e4       	ldi	r30, 0x45	; 69
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	80 81       	ld	r24, Z
    113e:	8f 7d       	andi	r24, 0xDF	; 223
    1140:	8c 93       	st	X, r24
    1142:	1d c0       	rjmp	.+58     	; 0x117e <TIMER2_Init+0x19c>
		break;
	case OC2_NON_INVERTING:
		CLEAR_BIT(TCCR2,COM20);
    1144:	a5 e4       	ldi	r26, 0x45	; 69
    1146:	b0 e0       	ldi	r27, 0x00	; 0
    1148:	e5 e4       	ldi	r30, 0x45	; 69
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	8f 7e       	andi	r24, 0xEF	; 239
    1150:	8c 93       	st	X, r24
		SET_BIT(TCCR2,COM21);
    1152:	a5 e4       	ldi	r26, 0x45	; 69
    1154:	b0 e0       	ldi	r27, 0x00	; 0
    1156:	e5 e4       	ldi	r30, 0x45	; 69
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	80 81       	ld	r24, Z
    115c:	80 62       	ori	r24, 0x20	; 32
    115e:	8c 93       	st	X, r24
    1160:	0e c0       	rjmp	.+28     	; 0x117e <TIMER2_Init+0x19c>
		break;
	case OC2_INVERTING:
		SET_BIT(TCCR2,COM20);
    1162:	a5 e4       	ldi	r26, 0x45	; 69
    1164:	b0 e0       	ldi	r27, 0x00	; 0
    1166:	e5 e4       	ldi	r30, 0x45	; 69
    1168:	f0 e0       	ldi	r31, 0x00	; 0
    116a:	80 81       	ld	r24, Z
    116c:	80 61       	ori	r24, 0x10	; 16
    116e:	8c 93       	st	X, r24
		SET_BIT(TCCR2,COM21);
    1170:	a5 e4       	ldi	r26, 0x45	; 69
    1172:	b0 e0       	ldi	r27, 0x00	; 0
    1174:	e5 e4       	ldi	r30, 0x45	; 69
    1176:	f0 e0       	ldi	r31, 0x00	; 0
    1178:	80 81       	ld	r24, Z
    117a:	80 62       	ori	r24, 0x20	; 32
    117c:	8c 93       	st	X, r24
		break;
	}


}
    117e:	27 96       	adiw	r28, 0x07	; 7
    1180:	0f b6       	in	r0, 0x3f	; 63
    1182:	f8 94       	cli
    1184:	de bf       	out	0x3e, r29	; 62
    1186:	0f be       	out	0x3f, r0	; 63
    1188:	cd bf       	out	0x3d, r28	; 61
    118a:	cf 91       	pop	r28
    118c:	df 91       	pop	r29
    118e:	08 95       	ret

00001190 <TIMER0_OV_InterruptEnable>:

void TIMER0_OV_InterruptEnable(void)
{
    1190:	df 93       	push	r29
    1192:	cf 93       	push	r28
    1194:	cd b7       	in	r28, 0x3d	; 61
    1196:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE0);
    1198:	a9 e5       	ldi	r26, 0x59	; 89
    119a:	b0 e0       	ldi	r27, 0x00	; 0
    119c:	e9 e5       	ldi	r30, 0x59	; 89
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	80 81       	ld	r24, Z
    11a2:	81 60       	ori	r24, 0x01	; 1
    11a4:	8c 93       	st	X, r24
}
    11a6:	cf 91       	pop	r28
    11a8:	df 91       	pop	r29
    11aa:	08 95       	ret

000011ac <TIMER0_OV_InterruptDisable>:
void TIMER0_OV_InterruptDisable(void)
{
    11ac:	df 93       	push	r29
    11ae:	cf 93       	push	r28
    11b0:	cd b7       	in	r28, 0x3d	; 61
    11b2:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TOIE0);
    11b4:	a9 e5       	ldi	r26, 0x59	; 89
    11b6:	b0 e0       	ldi	r27, 0x00	; 0
    11b8:	e9 e5       	ldi	r30, 0x59	; 89
    11ba:	f0 e0       	ldi	r31, 0x00	; 0
    11bc:	80 81       	ld	r24, Z
    11be:	8e 7f       	andi	r24, 0xFE	; 254
    11c0:	8c 93       	st	X, r24
}
    11c2:	cf 91       	pop	r28
    11c4:	df 91       	pop	r29
    11c6:	08 95       	ret

000011c8 <TIMER0_OC_InterruptEnable>:
void TIMER0_OC_InterruptEnable(void)
{
    11c8:	df 93       	push	r29
    11ca:	cf 93       	push	r28
    11cc:	cd b7       	in	r28, 0x3d	; 61
    11ce:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE0);
    11d0:	a9 e5       	ldi	r26, 0x59	; 89
    11d2:	b0 e0       	ldi	r27, 0x00	; 0
    11d4:	e9 e5       	ldi	r30, 0x59	; 89
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	80 81       	ld	r24, Z
    11da:	82 60       	ori	r24, 0x02	; 2
    11dc:	8c 93       	st	X, r24
}
    11de:	cf 91       	pop	r28
    11e0:	df 91       	pop	r29
    11e2:	08 95       	ret

000011e4 <TIMER0_OC_InterruptDisable>:
void TIMER0_OC_InterruptDisable(void)
{
    11e4:	df 93       	push	r29
    11e6:	cf 93       	push	r28
    11e8:	cd b7       	in	r28, 0x3d	; 61
    11ea:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE0);
    11ec:	a9 e5       	ldi	r26, 0x59	; 89
    11ee:	b0 e0       	ldi	r27, 0x00	; 0
    11f0:	e9 e5       	ldi	r30, 0x59	; 89
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	80 81       	ld	r24, Z
    11f6:	8d 7f       	andi	r24, 0xFD	; 253
    11f8:	8c 93       	st	X, r24
}
    11fa:	cf 91       	pop	r28
    11fc:	df 91       	pop	r29
    11fe:	08 95       	ret

00001200 <TIMER0_OVF_SetCallBack>:
void TIMER0_OVF_SetCallBack(void(*LocalFptr)(void))
{
    1200:	df 93       	push	r29
    1202:	cf 93       	push	r28
    1204:	00 d0       	rcall	.+0      	; 0x1206 <TIMER0_OVF_SetCallBack+0x6>
    1206:	cd b7       	in	r28, 0x3d	; 61
    1208:	de b7       	in	r29, 0x3e	; 62
    120a:	9a 83       	std	Y+2, r25	; 0x02
    120c:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_OVF_Fptr=LocalFptr;
    120e:	89 81       	ldd	r24, Y+1	; 0x01
    1210:	9a 81       	ldd	r25, Y+2	; 0x02
    1212:	90 93 5e 01 	sts	0x015E, r25
    1216:	80 93 5d 01 	sts	0x015D, r24
}
    121a:	0f 90       	pop	r0
    121c:	0f 90       	pop	r0
    121e:	cf 91       	pop	r28
    1220:	df 91       	pop	r29
    1222:	08 95       	ret

00001224 <TIMER0_CMP_SetCallBack>:
void TIMER0_CMP_SetCallBack(void(*LocalFptr)(void))
{
    1224:	df 93       	push	r29
    1226:	cf 93       	push	r28
    1228:	00 d0       	rcall	.+0      	; 0x122a <TIMER0_CMP_SetCallBack+0x6>
    122a:	cd b7       	in	r28, 0x3d	; 61
    122c:	de b7       	in	r29, 0x3e	; 62
    122e:	9a 83       	std	Y+2, r25	; 0x02
    1230:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_CMP_Fptr=LocalFptr;
    1232:	89 81       	ldd	r24, Y+1	; 0x01
    1234:	9a 81       	ldd	r25, Y+2	; 0x02
    1236:	90 93 60 01 	sts	0x0160, r25
    123a:	80 93 5f 01 	sts	0x015F, r24
}
    123e:	0f 90       	pop	r0
    1240:	0f 90       	pop	r0
    1242:	cf 91       	pop	r28
    1244:	df 91       	pop	r29
    1246:	08 95       	ret

00001248 <TIMER0_reload>:
void TIMER0_reload(uint8 TIMER0_val)
{
    1248:	df 93       	push	r29
    124a:	cf 93       	push	r28
    124c:	0f 92       	push	r0
    124e:	cd b7       	in	r28, 0x3d	; 61
    1250:	de b7       	in	r29, 0x3e	; 62
    1252:	89 83       	std	Y+1, r24	; 0x01
	TCNT0=TIMER0_val;
    1254:	e2 e5       	ldi	r30, 0x52	; 82
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	89 81       	ldd	r24, Y+1	; 0x01
    125a:	80 83       	st	Z, r24
}
    125c:	0f 90       	pop	r0
    125e:	cf 91       	pop	r28
    1260:	df 91       	pop	r29
    1262:	08 95       	ret

00001264 <TIMER0_Compare_reload>:
void TIMER0_Compare_reload(uint8 TIMER0_comp_val)
{
    1264:	df 93       	push	r29
    1266:	cf 93       	push	r28
    1268:	0f 92       	push	r0
    126a:	cd b7       	in	r28, 0x3d	; 61
    126c:	de b7       	in	r29, 0x3e	; 62
    126e:	89 83       	std	Y+1, r24	; 0x01
	OCR0=TIMER0_comp_val;
    1270:	ec e5       	ldi	r30, 0x5C	; 92
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	89 81       	ldd	r24, Y+1	; 0x01
    1276:	80 83       	st	Z, r24
}
    1278:	0f 90       	pop	r0
    127a:	cf 91       	pop	r28
    127c:	df 91       	pop	r29
    127e:	08 95       	ret

00001280 <Get_Current_Timer>:
uint8 Get_Current_Timer()
{
    1280:	df 93       	push	r29
    1282:	cf 93       	push	r28
    1284:	cd b7       	in	r28, 0x3d	; 61
    1286:	de b7       	in	r29, 0x3e	; 62
	return TCNT0;
    1288:	e2 e5       	ldi	r30, 0x52	; 82
    128a:	f0 e0       	ldi	r31, 0x00	; 0
    128c:	80 81       	ld	r24, Z
}
    128e:	cf 91       	pop	r28
    1290:	df 91       	pop	r29
    1292:	08 95       	ret

00001294 <TIMER0_Stop>:
void TIMER0_Stop()
{
    1294:	df 93       	push	r29
    1296:	cf 93       	push	r28
    1298:	cd b7       	in	r28, 0x3d	; 61
    129a:	de b7       	in	r29, 0x3e	; 62
	PORT_CLEAR_MASK(TCCR0,TIM_STOP);
    129c:	a3 e5       	ldi	r26, 0x53	; 83
    129e:	b0 e0       	ldi	r27, 0x00	; 0
    12a0:	e3 e5       	ldi	r30, 0x53	; 83
    12a2:	f0 e0       	ldi	r31, 0x00	; 0
    12a4:	80 81       	ld	r24, Z
    12a6:	88 7f       	andi	r24, 0xF8	; 248
    12a8:	8c 93       	st	X, r24
}
    12aa:	cf 91       	pop	r28
    12ac:	df 91       	pop	r29
    12ae:	08 95       	ret

000012b0 <TIMER0_restart>:
void TIMER0_restart(){
    12b0:	df 93       	push	r29
    12b2:	cf 93       	push	r28
    12b4:	cd b7       	in	r28, 0x3d	; 61
    12b6:	de b7       	in	r29, 0x3e	; 62

	TCCR0|=scaler0_global;
    12b8:	a3 e5       	ldi	r26, 0x53	; 83
    12ba:	b0 e0       	ldi	r27, 0x00	; 0
    12bc:	e3 e5       	ldi	r30, 0x53	; 83
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	90 81       	ld	r25, Z
    12c2:	80 91 5a 01 	lds	r24, 0x015A
    12c6:	89 2b       	or	r24, r25
    12c8:	8c 93       	st	X, r24
}
    12ca:	cf 91       	pop	r28
    12cc:	df 91       	pop	r29
    12ce:	08 95       	ret

000012d0 <TIMER2_OC_InterruptEnable>:
//void TIMER2_OV_InterruptDisable(void)
//{
//	CLEAR_BIT(TIMSK,TOIE2);
//}
void TIMER2_OC_InterruptEnable(void)
{
    12d0:	df 93       	push	r29
    12d2:	cf 93       	push	r28
    12d4:	cd b7       	in	r28, 0x3d	; 61
    12d6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE2);
    12d8:	a9 e5       	ldi	r26, 0x59	; 89
    12da:	b0 e0       	ldi	r27, 0x00	; 0
    12dc:	e9 e5       	ldi	r30, 0x59	; 89
    12de:	f0 e0       	ldi	r31, 0x00	; 0
    12e0:	80 81       	ld	r24, Z
    12e2:	80 68       	ori	r24, 0x80	; 128
    12e4:	8c 93       	st	X, r24
}
    12e6:	cf 91       	pop	r28
    12e8:	df 91       	pop	r29
    12ea:	08 95       	ret

000012ec <TIMER2_OC_InterruptDisable>:
void TIMER2_OC_InterruptDisable(void)
{
    12ec:	df 93       	push	r29
    12ee:	cf 93       	push	r28
    12f0:	cd b7       	in	r28, 0x3d	; 61
    12f2:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE2);
    12f4:	a9 e5       	ldi	r26, 0x59	; 89
    12f6:	b0 e0       	ldi	r27, 0x00	; 0
    12f8:	e9 e5       	ldi	r30, 0x59	; 89
    12fa:	f0 e0       	ldi	r31, 0x00	; 0
    12fc:	80 81       	ld	r24, Z
    12fe:	8f 77       	andi	r24, 0x7F	; 127
    1300:	8c 93       	st	X, r24
}
    1302:	cf 91       	pop	r28
    1304:	df 91       	pop	r29
    1306:	08 95       	ret

00001308 <TIMER2_OVF_SetCallBack>:
void TIMER2_OVF_SetCallBack(void(*LocalFptr)(void))
{
    1308:	df 93       	push	r29
    130a:	cf 93       	push	r28
    130c:	00 d0       	rcall	.+0      	; 0x130e <TIMER2_OVF_SetCallBack+0x6>
    130e:	cd b7       	in	r28, 0x3d	; 61
    1310:	de b7       	in	r29, 0x3e	; 62
    1312:	9a 83       	std	Y+2, r25	; 0x02
    1314:	89 83       	std	Y+1, r24	; 0x01
	TIMER2_OVF_Fptr=LocalFptr;
    1316:	89 81       	ldd	r24, Y+1	; 0x01
    1318:	9a 81       	ldd	r25, Y+2	; 0x02
    131a:	90 93 62 01 	sts	0x0162, r25
    131e:	80 93 61 01 	sts	0x0161, r24
}
    1322:	0f 90       	pop	r0
    1324:	0f 90       	pop	r0
    1326:	cf 91       	pop	r28
    1328:	df 91       	pop	r29
    132a:	08 95       	ret

0000132c <TIMER2_CMP_SetCallBack>:
void TIMER2_CMP_SetCallBack(void(*LocalFptr)(void))
{
    132c:	df 93       	push	r29
    132e:	cf 93       	push	r28
    1330:	00 d0       	rcall	.+0      	; 0x1332 <TIMER2_CMP_SetCallBack+0x6>
    1332:	cd b7       	in	r28, 0x3d	; 61
    1334:	de b7       	in	r29, 0x3e	; 62
    1336:	9a 83       	std	Y+2, r25	; 0x02
    1338:	89 83       	std	Y+1, r24	; 0x01
	TIMER2_CMP_Fptr=LocalFptr;
    133a:	89 81       	ldd	r24, Y+1	; 0x01
    133c:	9a 81       	ldd	r25, Y+2	; 0x02
    133e:	90 93 64 01 	sts	0x0164, r25
    1342:	80 93 63 01 	sts	0x0163, r24
}
    1346:	0f 90       	pop	r0
    1348:	0f 90       	pop	r0
    134a:	cf 91       	pop	r28
    134c:	df 91       	pop	r29
    134e:	08 95       	ret

00001350 <TIMER2_reload>:
void TIMER2_reload(uint8 TIMER2_val)
{
    1350:	df 93       	push	r29
    1352:	cf 93       	push	r28
    1354:	0f 92       	push	r0
    1356:	cd b7       	in	r28, 0x3d	; 61
    1358:	de b7       	in	r29, 0x3e	; 62
    135a:	89 83       	std	Y+1, r24	; 0x01
	TCNT2=TIMER2_val;
    135c:	e4 e4       	ldi	r30, 0x44	; 68
    135e:	f0 e0       	ldi	r31, 0x00	; 0
    1360:	89 81       	ldd	r24, Y+1	; 0x01
    1362:	80 83       	st	Z, r24
}
    1364:	0f 90       	pop	r0
    1366:	cf 91       	pop	r28
    1368:	df 91       	pop	r29
    136a:	08 95       	ret

0000136c <TIMER2_Compare_reload>:
void TIMER2_Compare_reload(uint8 TIMER2_comp_val)
{
    136c:	df 93       	push	r29
    136e:	cf 93       	push	r28
    1370:	0f 92       	push	r0
    1372:	cd b7       	in	r28, 0x3d	; 61
    1374:	de b7       	in	r29, 0x3e	; 62
    1376:	89 83       	std	Y+1, r24	; 0x01
	OCR2=TIMER2_comp_val;
    1378:	e3 e4       	ldi	r30, 0x43	; 67
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	89 81       	ldd	r24, Y+1	; 0x01
    137e:	80 83       	st	Z, r24
}
    1380:	0f 90       	pop	r0
    1382:	cf 91       	pop	r28
    1384:	df 91       	pop	r29
    1386:	08 95       	ret

00001388 <Get_Current_Timer2>:
uint8 Get_Current_Timer2()
{
    1388:	df 93       	push	r29
    138a:	cf 93       	push	r28
    138c:	cd b7       	in	r28, 0x3d	; 61
    138e:	de b7       	in	r29, 0x3e	; 62
	return TCNT2;
    1390:	e4 e4       	ldi	r30, 0x44	; 68
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
}
    1396:	cf 91       	pop	r28
    1398:	df 91       	pop	r29
    139a:	08 95       	ret

0000139c <TIMER2_Stop>:
void TIMER2_Stop()
{
    139c:	df 93       	push	r29
    139e:	cf 93       	push	r28
    13a0:	cd b7       	in	r28, 0x3d	; 61
    13a2:	de b7       	in	r29, 0x3e	; 62
	PORT_CLEAR_MASK(TCCR2,TIM_STOP);
    13a4:	a5 e4       	ldi	r26, 0x45	; 69
    13a6:	b0 e0       	ldi	r27, 0x00	; 0
    13a8:	e5 e4       	ldi	r30, 0x45	; 69
    13aa:	f0 e0       	ldi	r31, 0x00	; 0
    13ac:	80 81       	ld	r24, Z
    13ae:	88 7f       	andi	r24, 0xF8	; 248
    13b0:	8c 93       	st	X, r24
}
    13b2:	cf 91       	pop	r28
    13b4:	df 91       	pop	r29
    13b6:	08 95       	ret

000013b8 <TIMER2_restart>:
void TIMER2_restart(){
    13b8:	df 93       	push	r29
    13ba:	cf 93       	push	r28
    13bc:	cd b7       	in	r28, 0x3d	; 61
    13be:	de b7       	in	r29, 0x3e	; 62

	TCCR2|=scaler2_global;
    13c0:	a5 e4       	ldi	r26, 0x45	; 69
    13c2:	b0 e0       	ldi	r27, 0x00	; 0
    13c4:	e5 e4       	ldi	r30, 0x45	; 69
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	90 81       	ld	r25, Z
    13ca:	80 91 5c 01 	lds	r24, 0x015C
    13ce:	89 2b       	or	r24, r25
    13d0:	8c 93       	st	X, r24
}
    13d2:	cf 91       	pop	r28
    13d4:	df 91       	pop	r29
    13d6:	08 95       	ret

000013d8 <Timer2_SetInterruptTime_us>:
void Timer2_SetInterruptTime_us (uint8 time,void(*LocalFptr)(void))
{
    13d8:	df 93       	push	r29
    13da:	cf 93       	push	r28
    13dc:	00 d0       	rcall	.+0      	; 0x13de <Timer2_SetInterruptTime_us+0x6>
    13de:	0f 92       	push	r0
    13e0:	cd b7       	in	r28, 0x3d	; 61
    13e2:	de b7       	in	r29, 0x3e	; 62
    13e4:	89 83       	std	Y+1, r24	; 0x01
    13e6:	7b 83       	std	Y+3, r23	; 0x03
    13e8:	6a 83       	std	Y+2, r22	; 0x02
	TCNT2=0;
    13ea:	e4 e4       	ldi	r30, 0x44	; 68
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	10 82       	st	Z, r1
	TIMER2_Init(TIMER2_CTC_MODE,TIMER2_SCALER_8,OC2_DISCONNECTED);
    13f0:	82 e0       	ldi	r24, 0x02	; 2
    13f2:	62 e0       	ldi	r22, 0x02	; 2
    13f4:	40 e0       	ldi	r20, 0x00	; 0
    13f6:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <TIMER2_Init>
	OCR2=((time));//(P/F)*(OCR-1)
    13fa:	e3 e4       	ldi	r30, 0x43	; 67
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	89 81       	ldd	r24, Y+1	; 0x01
    1400:	80 83       	st	Z, r24
	TIMER2_CMP_SetCallBack(LocalFptr);
    1402:	8a 81       	ldd	r24, Y+2	; 0x02
    1404:	9b 81       	ldd	r25, Y+3	; 0x03
    1406:	0e 94 96 09 	call	0x132c	; 0x132c <TIMER2_CMP_SetCallBack>
	TIMER2_OC_InterruptEnable();
    140a:	0e 94 68 09 	call	0x12d0	; 0x12d0 <TIMER2_OC_InterruptEnable>
}
    140e:	0f 90       	pop	r0
    1410:	0f 90       	pop	r0
    1412:	0f 90       	pop	r0
    1414:	cf 91       	pop	r28
    1416:	df 91       	pop	r29
    1418:	08 95       	ret

0000141a <Timer1_Init>:
/*************************************************TIMER 1 **************************************************/


void Timer1_Init( Timer1Mode_t mode,Timer1Scaler_t scaler,OC1A_Mode_t oc1a_mode,OC1B_Mode_t oc1b_mode)

{
    141a:	df 93       	push	r29
    141c:	cf 93       	push	r28
    141e:	cd b7       	in	r28, 0x3d	; 61
    1420:	de b7       	in	r29, 0x3e	; 62
    1422:	2a 97       	sbiw	r28, 0x0a	; 10
    1424:	0f b6       	in	r0, 0x3f	; 63
    1426:	f8 94       	cli
    1428:	de bf       	out	0x3e, r29	; 62
    142a:	0f be       	out	0x3f, r0	; 63
    142c:	cd bf       	out	0x3d, r28	; 61
    142e:	89 83       	std	Y+1, r24	; 0x01
    1430:	6a 83       	std	Y+2, r22	; 0x02
    1432:	4b 83       	std	Y+3, r20	; 0x03
    1434:	2c 83       	std	Y+4, r18	; 0x04
	Timer/Counter1
	Control Register A 
	TCCR1A
			COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10 
	 */
	switch (mode)
    1436:	89 81       	ldd	r24, Y+1	; 0x01
    1438:	28 2f       	mov	r18, r24
    143a:	30 e0       	ldi	r19, 0x00	; 0
    143c:	3a 87       	std	Y+10, r19	; 0x0a
    143e:	29 87       	std	Y+9, r18	; 0x09
    1440:	89 85       	ldd	r24, Y+9	; 0x09
    1442:	9a 85       	ldd	r25, Y+10	; 0x0a
    1444:	82 30       	cpi	r24, 0x02	; 2
    1446:	91 05       	cpc	r25, r1
    1448:	09 f4       	brne	.+2      	; 0x144c <Timer1_Init+0x32>
    144a:	56 c0       	rjmp	.+172    	; 0x14f8 <Timer1_Init+0xde>
    144c:	29 85       	ldd	r18, Y+9	; 0x09
    144e:	3a 85       	ldd	r19, Y+10	; 0x0a
    1450:	23 30       	cpi	r18, 0x03	; 3
    1452:	31 05       	cpc	r19, r1
    1454:	54 f4       	brge	.+20     	; 0x146a <Timer1_Init+0x50>
    1456:	89 85       	ldd	r24, Y+9	; 0x09
    1458:	9a 85       	ldd	r25, Y+10	; 0x0a
    145a:	00 97       	sbiw	r24, 0x00	; 0
    145c:	99 f0       	breq	.+38     	; 0x1484 <Timer1_Init+0x6a>
    145e:	29 85       	ldd	r18, Y+9	; 0x09
    1460:	3a 85       	ldd	r19, Y+10	; 0x0a
    1462:	21 30       	cpi	r18, 0x01	; 1
    1464:	31 05       	cpc	r19, r1
    1466:	59 f1       	breq	.+86     	; 0x14be <Timer1_Init+0xa4>
    1468:	9d c0       	rjmp	.+314    	; 0x15a4 <Timer1_Init+0x18a>
    146a:	89 85       	ldd	r24, Y+9	; 0x09
    146c:	9a 85       	ldd	r25, Y+10	; 0x0a
    146e:	83 30       	cpi	r24, 0x03	; 3
    1470:	91 05       	cpc	r25, r1
    1472:	09 f4       	brne	.+2      	; 0x1476 <Timer1_Init+0x5c>
    1474:	5e c0       	rjmp	.+188    	; 0x1532 <Timer1_Init+0x118>
    1476:	29 85       	ldd	r18, Y+9	; 0x09
    1478:	3a 85       	ldd	r19, Y+10	; 0x0a
    147a:	24 30       	cpi	r18, 0x04	; 4
    147c:	31 05       	cpc	r19, r1
    147e:	09 f4       	brne	.+2      	; 0x1482 <Timer1_Init+0x68>
    1480:	75 c0       	rjmp	.+234    	; 0x156c <Timer1_Init+0x152>
    1482:	90 c0       	rjmp	.+288    	; 0x15a4 <Timer1_Init+0x18a>
	{
	case TIMER1_NORMAL_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    1484:	af e4       	ldi	r26, 0x4F	; 79
    1486:	b0 e0       	ldi	r27, 0x00	; 0
    1488:	ef e4       	ldi	r30, 0x4F	; 79
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	80 81       	ld	r24, Z
    148e:	8e 7f       	andi	r24, 0xFE	; 254
    1490:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    1492:	af e4       	ldi	r26, 0x4F	; 79
    1494:	b0 e0       	ldi	r27, 0x00	; 0
    1496:	ef e4       	ldi	r30, 0x4F	; 79
    1498:	f0 e0       	ldi	r31, 0x00	; 0
    149a:	80 81       	ld	r24, Z
    149c:	8d 7f       	andi	r24, 0xFD	; 253
    149e:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM12);
    14a0:	ae e4       	ldi	r26, 0x4E	; 78
    14a2:	b0 e0       	ldi	r27, 0x00	; 0
    14a4:	ee e4       	ldi	r30, 0x4E	; 78
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	87 7f       	andi	r24, 0xF7	; 247
    14ac:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM13);
    14ae:	ae e4       	ldi	r26, 0x4E	; 78
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	ee e4       	ldi	r30, 0x4E	; 78
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	80 81       	ld	r24, Z
    14b8:	8f 7e       	andi	r24, 0xEF	; 239
    14ba:	8c 93       	st	X, r24
    14bc:	73 c0       	rjmp	.+230    	; 0x15a4 <Timer1_Init+0x18a>
		break;
	case TIMER1_CTC_ICR_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    14be:	af e4       	ldi	r26, 0x4F	; 79
    14c0:	b0 e0       	ldi	r27, 0x00	; 0
    14c2:	ef e4       	ldi	r30, 0x4F	; 79
    14c4:	f0 e0       	ldi	r31, 0x00	; 0
    14c6:	80 81       	ld	r24, Z
    14c8:	8e 7f       	andi	r24, 0xFE	; 254
    14ca:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    14cc:	af e4       	ldi	r26, 0x4F	; 79
    14ce:	b0 e0       	ldi	r27, 0x00	; 0
    14d0:	ef e4       	ldi	r30, 0x4F	; 79
    14d2:	f0 e0       	ldi	r31, 0x00	; 0
    14d4:	80 81       	ld	r24, Z
    14d6:	8d 7f       	andi	r24, 0xFD	; 253
    14d8:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    14da:	ae e4       	ldi	r26, 0x4E	; 78
    14dc:	b0 e0       	ldi	r27, 0x00	; 0
    14de:	ee e4       	ldi	r30, 0x4E	; 78
    14e0:	f0 e0       	ldi	r31, 0x00	; 0
    14e2:	80 81       	ld	r24, Z
    14e4:	88 60       	ori	r24, 0x08	; 8
    14e6:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    14e8:	ae e4       	ldi	r26, 0x4E	; 78
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	ee e4       	ldi	r30, 0x4E	; 78
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	80 61       	ori	r24, 0x10	; 16
    14f4:	8c 93       	st	X, r24
    14f6:	56 c0       	rjmp	.+172    	; 0x15a4 <Timer1_Init+0x18a>
		break;

	case TIMER1_CTC_OCRA_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    14f8:	af e4       	ldi	r26, 0x4F	; 79
    14fa:	b0 e0       	ldi	r27, 0x00	; 0
    14fc:	ef e4       	ldi	r30, 0x4F	; 79
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	80 81       	ld	r24, Z
    1502:	8e 7f       	andi	r24, 0xFE	; 254
    1504:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    1506:	af e4       	ldi	r26, 0x4F	; 79
    1508:	b0 e0       	ldi	r27, 0x00	; 0
    150a:	ef e4       	ldi	r30, 0x4F	; 79
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	80 81       	ld	r24, Z
    1510:	8d 7f       	andi	r24, 0xFD	; 253
    1512:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    1514:	ae e4       	ldi	r26, 0x4E	; 78
    1516:	b0 e0       	ldi	r27, 0x00	; 0
    1518:	ee e4       	ldi	r30, 0x4E	; 78
    151a:	f0 e0       	ldi	r31, 0x00	; 0
    151c:	80 81       	ld	r24, Z
    151e:	88 60       	ori	r24, 0x08	; 8
    1520:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM13);
    1522:	ae e4       	ldi	r26, 0x4E	; 78
    1524:	b0 e0       	ldi	r27, 0x00	; 0
    1526:	ee e4       	ldi	r30, 0x4E	; 78
    1528:	f0 e0       	ldi	r31, 0x00	; 0
    152a:	80 81       	ld	r24, Z
    152c:	8f 7e       	andi	r24, 0xEF	; 239
    152e:	8c 93       	st	X, r24
    1530:	39 c0       	rjmp	.+114    	; 0x15a4 <Timer1_Init+0x18a>
		break;

	case TIMER1_FASTPWM_ICR_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    1532:	af e4       	ldi	r26, 0x4F	; 79
    1534:	b0 e0       	ldi	r27, 0x00	; 0
    1536:	ef e4       	ldi	r30, 0x4F	; 79
    1538:	f0 e0       	ldi	r31, 0x00	; 0
    153a:	80 81       	ld	r24, Z
    153c:	8e 7f       	andi	r24, 0xFE	; 254
    153e:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    1540:	af e4       	ldi	r26, 0x4F	; 79
    1542:	b0 e0       	ldi	r27, 0x00	; 0
    1544:	ef e4       	ldi	r30, 0x4F	; 79
    1546:	f0 e0       	ldi	r31, 0x00	; 0
    1548:	80 81       	ld	r24, Z
    154a:	82 60       	ori	r24, 0x02	; 2
    154c:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    154e:	ae e4       	ldi	r26, 0x4E	; 78
    1550:	b0 e0       	ldi	r27, 0x00	; 0
    1552:	ee e4       	ldi	r30, 0x4E	; 78
    1554:	f0 e0       	ldi	r31, 0x00	; 0
    1556:	80 81       	ld	r24, Z
    1558:	88 60       	ori	r24, 0x08	; 8
    155a:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    155c:	ae e4       	ldi	r26, 0x4E	; 78
    155e:	b0 e0       	ldi	r27, 0x00	; 0
    1560:	ee e4       	ldi	r30, 0x4E	; 78
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	80 81       	ld	r24, Z
    1566:	80 61       	ori	r24, 0x10	; 16
    1568:	8c 93       	st	X, r24
    156a:	1c c0       	rjmp	.+56     	; 0x15a4 <Timer1_Init+0x18a>
		break;

	case TIMER1_FASTPWM_OCRA_TOP_MODE:
		SET_BIT(TCCR1A,WGM10);
    156c:	af e4       	ldi	r26, 0x4F	; 79
    156e:	b0 e0       	ldi	r27, 0x00	; 0
    1570:	ef e4       	ldi	r30, 0x4F	; 79
    1572:	f0 e0       	ldi	r31, 0x00	; 0
    1574:	80 81       	ld	r24, Z
    1576:	81 60       	ori	r24, 0x01	; 1
    1578:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    157a:	af e4       	ldi	r26, 0x4F	; 79
    157c:	b0 e0       	ldi	r27, 0x00	; 0
    157e:	ef e4       	ldi	r30, 0x4F	; 79
    1580:	f0 e0       	ldi	r31, 0x00	; 0
    1582:	80 81       	ld	r24, Z
    1584:	82 60       	ori	r24, 0x02	; 2
    1586:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    1588:	ae e4       	ldi	r26, 0x4E	; 78
    158a:	b0 e0       	ldi	r27, 0x00	; 0
    158c:	ee e4       	ldi	r30, 0x4E	; 78
    158e:	f0 e0       	ldi	r31, 0x00	; 0
    1590:	80 81       	ld	r24, Z
    1592:	88 60       	ori	r24, 0x08	; 8
    1594:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    1596:	ae e4       	ldi	r26, 0x4E	; 78
    1598:	b0 e0       	ldi	r27, 0x00	; 0
    159a:	ee e4       	ldi	r30, 0x4E	; 78
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	80 61       	ori	r24, 0x10	; 16
    15a2:	8c 93       	st	X, r24
		break;
	}
	switch (oc1a_mode)
    15a4:	8b 81       	ldd	r24, Y+3	; 0x03
    15a6:	28 2f       	mov	r18, r24
    15a8:	30 e0       	ldi	r19, 0x00	; 0
    15aa:	38 87       	std	Y+8, r19	; 0x08
    15ac:	2f 83       	std	Y+7, r18	; 0x07
    15ae:	8f 81       	ldd	r24, Y+7	; 0x07
    15b0:	98 85       	ldd	r25, Y+8	; 0x08
    15b2:	81 30       	cpi	r24, 0x01	; 1
    15b4:	91 05       	cpc	r25, r1
    15b6:	21 f1       	breq	.+72     	; 0x1600 <Timer1_Init+0x1e6>
    15b8:	2f 81       	ldd	r18, Y+7	; 0x07
    15ba:	38 85       	ldd	r19, Y+8	; 0x08
    15bc:	22 30       	cpi	r18, 0x02	; 2
    15be:	31 05       	cpc	r19, r1
    15c0:	2c f4       	brge	.+10     	; 0x15cc <Timer1_Init+0x1b2>
    15c2:	8f 81       	ldd	r24, Y+7	; 0x07
    15c4:	98 85       	ldd	r25, Y+8	; 0x08
    15c6:	00 97       	sbiw	r24, 0x00	; 0
    15c8:	61 f0       	breq	.+24     	; 0x15e2 <Timer1_Init+0x1c8>
    15ca:	46 c0       	rjmp	.+140    	; 0x1658 <Timer1_Init+0x23e>
    15cc:	2f 81       	ldd	r18, Y+7	; 0x07
    15ce:	38 85       	ldd	r19, Y+8	; 0x08
    15d0:	22 30       	cpi	r18, 0x02	; 2
    15d2:	31 05       	cpc	r19, r1
    15d4:	21 f1       	breq	.+72     	; 0x161e <Timer1_Init+0x204>
    15d6:	8f 81       	ldd	r24, Y+7	; 0x07
    15d8:	98 85       	ldd	r25, Y+8	; 0x08
    15da:	83 30       	cpi	r24, 0x03	; 3
    15dc:	91 05       	cpc	r25, r1
    15de:	71 f1       	breq	.+92     	; 0x163c <Timer1_Init+0x222>
    15e0:	3b c0       	rjmp	.+118    	; 0x1658 <Timer1_Init+0x23e>
	{
	case OCRA_DISCONNECTED:
		CLEAR_BIT(TCCR1A,COM1A0);
    15e2:	af e4       	ldi	r26, 0x4F	; 79
    15e4:	b0 e0       	ldi	r27, 0x00	; 0
    15e6:	ef e4       	ldi	r30, 0x4F	; 79
    15e8:	f0 e0       	ldi	r31, 0x00	; 0
    15ea:	80 81       	ld	r24, Z
    15ec:	8f 7b       	andi	r24, 0xBF	; 191
    15ee:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1A1);
    15f0:	af e4       	ldi	r26, 0x4F	; 79
    15f2:	b0 e0       	ldi	r27, 0x00	; 0
    15f4:	ef e4       	ldi	r30, 0x4F	; 79
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	80 81       	ld	r24, Z
    15fa:	8f 77       	andi	r24, 0x7F	; 127
    15fc:	8c 93       	st	X, r24
    15fe:	2c c0       	rjmp	.+88     	; 0x1658 <Timer1_Init+0x23e>
		break;
	case OCRA_TOGGLE:
		SET_BIT(TCCR1A,COM1A0);
    1600:	af e4       	ldi	r26, 0x4F	; 79
    1602:	b0 e0       	ldi	r27, 0x00	; 0
    1604:	ef e4       	ldi	r30, 0x4F	; 79
    1606:	f0 e0       	ldi	r31, 0x00	; 0
    1608:	80 81       	ld	r24, Z
    160a:	80 64       	ori	r24, 0x40	; 64
    160c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1A1);
    160e:	af e4       	ldi	r26, 0x4F	; 79
    1610:	b0 e0       	ldi	r27, 0x00	; 0
    1612:	ef e4       	ldi	r30, 0x4F	; 79
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	80 81       	ld	r24, Z
    1618:	8f 77       	andi	r24, 0x7F	; 127
    161a:	8c 93       	st	X, r24
    161c:	1d c0       	rjmp	.+58     	; 0x1658 <Timer1_Init+0x23e>
		break;
	case OCRA_NON_INVERTING:
		CLEAR_BIT(TCCR1A,COM1A0);
    161e:	af e4       	ldi	r26, 0x4F	; 79
    1620:	b0 e0       	ldi	r27, 0x00	; 0
    1622:	ef e4       	ldi	r30, 0x4F	; 79
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	80 81       	ld	r24, Z
    1628:	8f 7b       	andi	r24, 0xBF	; 191
    162a:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1A1);
    162c:	af e4       	ldi	r26, 0x4F	; 79
    162e:	b0 e0       	ldi	r27, 0x00	; 0
    1630:	ef e4       	ldi	r30, 0x4F	; 79
    1632:	f0 e0       	ldi	r31, 0x00	; 0
    1634:	80 81       	ld	r24, Z
    1636:	80 68       	ori	r24, 0x80	; 128
    1638:	8c 93       	st	X, r24
    163a:	0e c0       	rjmp	.+28     	; 0x1658 <Timer1_Init+0x23e>
		break;
	case OCRA_INVERTING:
		SET_BIT(TCCR1A,COM1A0);
    163c:	af e4       	ldi	r26, 0x4F	; 79
    163e:	b0 e0       	ldi	r27, 0x00	; 0
    1640:	ef e4       	ldi	r30, 0x4F	; 79
    1642:	f0 e0       	ldi	r31, 0x00	; 0
    1644:	80 81       	ld	r24, Z
    1646:	80 64       	ori	r24, 0x40	; 64
    1648:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1A1);
    164a:	af e4       	ldi	r26, 0x4F	; 79
    164c:	b0 e0       	ldi	r27, 0x00	; 0
    164e:	ef e4       	ldi	r30, 0x4F	; 79
    1650:	f0 e0       	ldi	r31, 0x00	; 0
    1652:	80 81       	ld	r24, Z
    1654:	80 68       	ori	r24, 0x80	; 128
    1656:	8c 93       	st	X, r24
		break;
	}
	switch (oc1b_mode)
    1658:	8c 81       	ldd	r24, Y+4	; 0x04
    165a:	28 2f       	mov	r18, r24
    165c:	30 e0       	ldi	r19, 0x00	; 0
    165e:	3e 83       	std	Y+6, r19	; 0x06
    1660:	2d 83       	std	Y+5, r18	; 0x05
    1662:	8d 81       	ldd	r24, Y+5	; 0x05
    1664:	9e 81       	ldd	r25, Y+6	; 0x06
    1666:	81 30       	cpi	r24, 0x01	; 1
    1668:	91 05       	cpc	r25, r1
    166a:	21 f1       	breq	.+72     	; 0x16b4 <Timer1_Init+0x29a>
    166c:	2d 81       	ldd	r18, Y+5	; 0x05
    166e:	3e 81       	ldd	r19, Y+6	; 0x06
    1670:	22 30       	cpi	r18, 0x02	; 2
    1672:	31 05       	cpc	r19, r1
    1674:	2c f4       	brge	.+10     	; 0x1680 <Timer1_Init+0x266>
    1676:	8d 81       	ldd	r24, Y+5	; 0x05
    1678:	9e 81       	ldd	r25, Y+6	; 0x06
    167a:	00 97       	sbiw	r24, 0x00	; 0
    167c:	61 f0       	breq	.+24     	; 0x1696 <Timer1_Init+0x27c>
    167e:	46 c0       	rjmp	.+140    	; 0x170c <Timer1_Init+0x2f2>
    1680:	2d 81       	ldd	r18, Y+5	; 0x05
    1682:	3e 81       	ldd	r19, Y+6	; 0x06
    1684:	22 30       	cpi	r18, 0x02	; 2
    1686:	31 05       	cpc	r19, r1
    1688:	21 f1       	breq	.+72     	; 0x16d2 <Timer1_Init+0x2b8>
    168a:	8d 81       	ldd	r24, Y+5	; 0x05
    168c:	9e 81       	ldd	r25, Y+6	; 0x06
    168e:	83 30       	cpi	r24, 0x03	; 3
    1690:	91 05       	cpc	r25, r1
    1692:	71 f1       	breq	.+92     	; 0x16f0 <Timer1_Init+0x2d6>
    1694:	3b c0       	rjmp	.+118    	; 0x170c <Timer1_Init+0x2f2>
	{
	case OCRB_DISCONNECTED:
		CLEAR_BIT(TCCR1A,COM1B0);
    1696:	af e4       	ldi	r26, 0x4F	; 79
    1698:	b0 e0       	ldi	r27, 0x00	; 0
    169a:	ef e4       	ldi	r30, 0x4F	; 79
    169c:	f0 e0       	ldi	r31, 0x00	; 0
    169e:	80 81       	ld	r24, Z
    16a0:	8f 7e       	andi	r24, 0xEF	; 239
    16a2:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1B1);
    16a4:	af e4       	ldi	r26, 0x4F	; 79
    16a6:	b0 e0       	ldi	r27, 0x00	; 0
    16a8:	ef e4       	ldi	r30, 0x4F	; 79
    16aa:	f0 e0       	ldi	r31, 0x00	; 0
    16ac:	80 81       	ld	r24, Z
    16ae:	8f 7d       	andi	r24, 0xDF	; 223
    16b0:	8c 93       	st	X, r24
    16b2:	2c c0       	rjmp	.+88     	; 0x170c <Timer1_Init+0x2f2>
		break;
	case OCRB_TOGGLE:
		SET_BIT(TCCR1A,COM1B0);
    16b4:	af e4       	ldi	r26, 0x4F	; 79
    16b6:	b0 e0       	ldi	r27, 0x00	; 0
    16b8:	ef e4       	ldi	r30, 0x4F	; 79
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	80 81       	ld	r24, Z
    16be:	80 61       	ori	r24, 0x10	; 16
    16c0:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1B1);
    16c2:	af e4       	ldi	r26, 0x4F	; 79
    16c4:	b0 e0       	ldi	r27, 0x00	; 0
    16c6:	ef e4       	ldi	r30, 0x4F	; 79
    16c8:	f0 e0       	ldi	r31, 0x00	; 0
    16ca:	80 81       	ld	r24, Z
    16cc:	8f 7d       	andi	r24, 0xDF	; 223
    16ce:	8c 93       	st	X, r24
    16d0:	1d c0       	rjmp	.+58     	; 0x170c <Timer1_Init+0x2f2>
		break;
	case OCRB_NON_INVERTING:
		CLEAR_BIT(TCCR1A,COM1B0);
    16d2:	af e4       	ldi	r26, 0x4F	; 79
    16d4:	b0 e0       	ldi	r27, 0x00	; 0
    16d6:	ef e4       	ldi	r30, 0x4F	; 79
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	80 81       	ld	r24, Z
    16dc:	8f 7e       	andi	r24, 0xEF	; 239
    16de:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1B1);
    16e0:	af e4       	ldi	r26, 0x4F	; 79
    16e2:	b0 e0       	ldi	r27, 0x00	; 0
    16e4:	ef e4       	ldi	r30, 0x4F	; 79
    16e6:	f0 e0       	ldi	r31, 0x00	; 0
    16e8:	80 81       	ld	r24, Z
    16ea:	80 62       	ori	r24, 0x20	; 32
    16ec:	8c 93       	st	X, r24
    16ee:	0e c0       	rjmp	.+28     	; 0x170c <Timer1_Init+0x2f2>
		break;
	case OCRB_INVERTING:
		SET_BIT(TCCR1A,COM1B0);
    16f0:	af e4       	ldi	r26, 0x4F	; 79
    16f2:	b0 e0       	ldi	r27, 0x00	; 0
    16f4:	ef e4       	ldi	r30, 0x4F	; 79
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	80 81       	ld	r24, Z
    16fa:	80 61       	ori	r24, 0x10	; 16
    16fc:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1B1);
    16fe:	af e4       	ldi	r26, 0x4F	; 79
    1700:	b0 e0       	ldi	r27, 0x00	; 0
    1702:	ef e4       	ldi	r30, 0x4F	; 79
    1704:	f0 e0       	ldi	r31, 0x00	; 0
    1706:	80 81       	ld	r24, Z
    1708:	80 62       	ori	r24, 0x20	; 32
    170a:	8c 93       	st	X, r24
		break;
	}


	TCCR1B&=0XF8;
    170c:	ae e4       	ldi	r26, 0x4E	; 78
    170e:	b0 e0       	ldi	r27, 0x00	; 0
    1710:	ee e4       	ldi	r30, 0x4E	; 78
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	80 81       	ld	r24, Z
    1716:	88 7f       	andi	r24, 0xF8	; 248
    1718:	8c 93       	st	X, r24
	TCCR1B|=scaler;
    171a:	ae e4       	ldi	r26, 0x4E	; 78
    171c:	b0 e0       	ldi	r27, 0x00	; 0
    171e:	ee e4       	ldi	r30, 0x4E	; 78
    1720:	f0 e0       	ldi	r31, 0x00	; 0
    1722:	90 81       	ld	r25, Z
    1724:	8a 81       	ldd	r24, Y+2	; 0x02
    1726:	89 2b       	or	r24, r25
    1728:	8c 93       	st	X, r24
	scaler1_global=scaler;
    172a:	8a 81       	ldd	r24, Y+2	; 0x02
    172c:	80 93 5b 01 	sts	0x015B, r24
}
    1730:	2a 96       	adiw	r28, 0x0a	; 10
    1732:	0f b6       	in	r0, 0x3f	; 63
    1734:	f8 94       	cli
    1736:	de bf       	out	0x3e, r29	; 62
    1738:	0f be       	out	0x3f, r0	; 63
    173a:	cd bf       	out	0x3d, r28	; 61
    173c:	cf 91       	pop	r28
    173e:	df 91       	pop	r29
    1740:	08 95       	ret

00001742 <Timer1_InputCaptureEdge>:

void Timer1_InputCaptureEdge(ICU_Edge_t edge)
{
    1742:	df 93       	push	r29
    1744:	cf 93       	push	r28
    1746:	0f 92       	push	r0
    1748:	cd b7       	in	r28, 0x3d	; 61
    174a:	de b7       	in	r29, 0x3e	; 62
    174c:	89 83       	std	Y+1, r24	; 0x01
	if(edge==RISING)
    174e:	89 81       	ldd	r24, Y+1	; 0x01
    1750:	88 23       	and	r24, r24
    1752:	41 f4       	brne	.+16     	; 0x1764 <Timer1_InputCaptureEdge+0x22>
		SET_BIT(TCCR1B,ICES1);
    1754:	ae e4       	ldi	r26, 0x4E	; 78
    1756:	b0 e0       	ldi	r27, 0x00	; 0
    1758:	ee e4       	ldi	r30, 0x4E	; 78
    175a:	f0 e0       	ldi	r31, 0x00	; 0
    175c:	80 81       	ld	r24, Z
    175e:	80 64       	ori	r24, 0x40	; 64
    1760:	8c 93       	st	X, r24
    1762:	0a c0       	rjmp	.+20     	; 0x1778 <Timer1_InputCaptureEdge+0x36>

	else if(edge==FALLING)
    1764:	89 81       	ldd	r24, Y+1	; 0x01
    1766:	81 30       	cpi	r24, 0x01	; 1
    1768:	39 f4       	brne	.+14     	; 0x1778 <Timer1_InputCaptureEdge+0x36>
		CLEAR_BIT(TCCR1B,ICES1);
    176a:	ae e4       	ldi	r26, 0x4E	; 78
    176c:	b0 e0       	ldi	r27, 0x00	; 0
    176e:	ee e4       	ldi	r30, 0x4E	; 78
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	8f 7b       	andi	r24, 0xBF	; 191
    1776:	8c 93       	st	X, r24

}
    1778:	0f 90       	pop	r0
    177a:	cf 91       	pop	r28
    177c:	df 91       	pop	r29
    177e:	08 95       	ret

00001780 <Timer1_reload>:

void Timer1_reload(uint16 Timer1_val){TCNT1=Timer1_val;}
    1780:	df 93       	push	r29
    1782:	cf 93       	push	r28
    1784:	00 d0       	rcall	.+0      	; 0x1786 <Timer1_reload+0x6>
    1786:	cd b7       	in	r28, 0x3d	; 61
    1788:	de b7       	in	r29, 0x3e	; 62
    178a:	9a 83       	std	Y+2, r25	; 0x02
    178c:	89 83       	std	Y+1, r24	; 0x01
    178e:	ec e4       	ldi	r30, 0x4C	; 76
    1790:	f0 e0       	ldi	r31, 0x00	; 0
    1792:	89 81       	ldd	r24, Y+1	; 0x01
    1794:	9a 81       	ldd	r25, Y+2	; 0x02
    1796:	91 83       	std	Z+1, r25	; 0x01
    1798:	80 83       	st	Z, r24
    179a:	0f 90       	pop	r0
    179c:	0f 90       	pop	r0
    179e:	cf 91       	pop	r28
    17a0:	df 91       	pop	r29
    17a2:	08 95       	ret

000017a4 <Timer1_CompareA_reload>:
void Timer1_CompareA_reload(uint16 Timer1_compA_val){OCR1A=Timer1_compA_val;}
    17a4:	df 93       	push	r29
    17a6:	cf 93       	push	r28
    17a8:	00 d0       	rcall	.+0      	; 0x17aa <Timer1_CompareA_reload+0x6>
    17aa:	cd b7       	in	r28, 0x3d	; 61
    17ac:	de b7       	in	r29, 0x3e	; 62
    17ae:	9a 83       	std	Y+2, r25	; 0x02
    17b0:	89 83       	std	Y+1, r24	; 0x01
    17b2:	ea e4       	ldi	r30, 0x4A	; 74
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	89 81       	ldd	r24, Y+1	; 0x01
    17b8:	9a 81       	ldd	r25, Y+2	; 0x02
    17ba:	91 83       	std	Z+1, r25	; 0x01
    17bc:	80 83       	st	Z, r24
    17be:	0f 90       	pop	r0
    17c0:	0f 90       	pop	r0
    17c2:	cf 91       	pop	r28
    17c4:	df 91       	pop	r29
    17c6:	08 95       	ret

000017c8 <Timer1_CompareB_reload>:
void Timer1_CompareB_reload(uint16 Timer1_compB_val){OCR1B=Timer1_compB_val;}
    17c8:	df 93       	push	r29
    17ca:	cf 93       	push	r28
    17cc:	00 d0       	rcall	.+0      	; 0x17ce <Timer1_CompareB_reload+0x6>
    17ce:	cd b7       	in	r28, 0x3d	; 61
    17d0:	de b7       	in	r29, 0x3e	; 62
    17d2:	9a 83       	std	Y+2, r25	; 0x02
    17d4:	89 83       	std	Y+1, r24	; 0x01
    17d6:	e8 e4       	ldi	r30, 0x48	; 72
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	89 81       	ldd	r24, Y+1	; 0x01
    17dc:	9a 81       	ldd	r25, Y+2	; 0x02
    17de:	91 83       	std	Z+1, r25	; 0x01
    17e0:	80 83       	st	Z, r24
    17e2:	0f 90       	pop	r0
    17e4:	0f 90       	pop	r0
    17e6:	cf 91       	pop	r28
    17e8:	df 91       	pop	r29
    17ea:	08 95       	ret

000017ec <Timer1_ICU_reload>:
void Timer1_ICU_reload(uint16 Timer1_ICU_val){ICR1=Timer1_ICU_val;}
    17ec:	df 93       	push	r29
    17ee:	cf 93       	push	r28
    17f0:	00 d0       	rcall	.+0      	; 0x17f2 <Timer1_ICU_reload+0x6>
    17f2:	cd b7       	in	r28, 0x3d	; 61
    17f4:	de b7       	in	r29, 0x3e	; 62
    17f6:	9a 83       	std	Y+2, r25	; 0x02
    17f8:	89 83       	std	Y+1, r24	; 0x01
    17fa:	e6 e4       	ldi	r30, 0x46	; 70
    17fc:	f0 e0       	ldi	r31, 0x00	; 0
    17fe:	89 81       	ldd	r24, Y+1	; 0x01
    1800:	9a 81       	ldd	r25, Y+2	; 0x02
    1802:	91 83       	std	Z+1, r25	; 0x01
    1804:	80 83       	st	Z, r24
    1806:	0f 90       	pop	r0
    1808:	0f 90       	pop	r0
    180a:	cf 91       	pop	r28
    180c:	df 91       	pop	r29
    180e:	08 95       	ret

00001810 <Get_Current_Timer1>:
uint16 Get_Current_Timer1(){return TCNT1;}
    1810:	df 93       	push	r29
    1812:	cf 93       	push	r28
    1814:	cd b7       	in	r28, 0x3d	; 61
    1816:	de b7       	in	r29, 0x3e	; 62
    1818:	ec e4       	ldi	r30, 0x4C	; 76
    181a:	f0 e0       	ldi	r31, 0x00	; 0
    181c:	80 81       	ld	r24, Z
    181e:	91 81       	ldd	r25, Z+1	; 0x01
    1820:	cf 91       	pop	r28
    1822:	df 91       	pop	r29
    1824:	08 95       	ret

00001826 <Timer1_Stop>:
void Timer1_Stop()
{
    1826:	df 93       	push	r29
    1828:	cf 93       	push	r28
    182a:	cd b7       	in	r28, 0x3d	; 61
    182c:	de b7       	in	r29, 0x3e	; 62
	PORT_CLEAR_MASK(TCCR1B,TIM_STOP);
    182e:	ae e4       	ldi	r26, 0x4E	; 78
    1830:	b0 e0       	ldi	r27, 0x00	; 0
    1832:	ee e4       	ldi	r30, 0x4E	; 78
    1834:	f0 e0       	ldi	r31, 0x00	; 0
    1836:	80 81       	ld	r24, Z
    1838:	88 7f       	andi	r24, 0xF8	; 248
    183a:	8c 93       	st	X, r24
}
    183c:	cf 91       	pop	r28
    183e:	df 91       	pop	r29
    1840:	08 95       	ret

00001842 <timer1_restart>:
void timer1_restart()
{
    1842:	df 93       	push	r29
    1844:	cf 93       	push	r28
    1846:	cd b7       	in	r28, 0x3d	; 61
    1848:	de b7       	in	r29, 0x3e	; 62
	Timer1_Stop();
    184a:	0e 94 13 0c 	call	0x1826	; 0x1826 <Timer1_Stop>
	TCCR1B|=scaler1_global;
    184e:	ae e4       	ldi	r26, 0x4E	; 78
    1850:	b0 e0       	ldi	r27, 0x00	; 0
    1852:	ee e4       	ldi	r30, 0x4E	; 78
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	90 81       	ld	r25, Z
    1858:	80 91 5b 01 	lds	r24, 0x015B
    185c:	89 2b       	or	r24, r25
    185e:	8c 93       	st	X, r24
}
    1860:	cf 91       	pop	r28
    1862:	df 91       	pop	r29
    1864:	08 95       	ret

00001866 <Timer1_ICU_InterruptEnable>:
/****************************Timer  Interrupt functions**************************************/

void Timer1_ICU_InterruptEnable(void)
{
    1866:	df 93       	push	r29
    1868:	cf 93       	push	r28
    186a:	cd b7       	in	r28, 0x3d	; 61
    186c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TICIE1);
    186e:	a9 e5       	ldi	r26, 0x59	; 89
    1870:	b0 e0       	ldi	r27, 0x00	; 0
    1872:	e9 e5       	ldi	r30, 0x59	; 89
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	80 62       	ori	r24, 0x20	; 32
    187a:	8c 93       	st	X, r24
}
    187c:	cf 91       	pop	r28
    187e:	df 91       	pop	r29
    1880:	08 95       	ret

00001882 <Timer1_ICU_InterruptDisable>:
void Timer1_ICU_InterruptDisable(void)
{
    1882:	df 93       	push	r29
    1884:	cf 93       	push	r28
    1886:	cd b7       	in	r28, 0x3d	; 61
    1888:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TICIE1);
    188a:	a9 e5       	ldi	r26, 0x59	; 89
    188c:	b0 e0       	ldi	r27, 0x00	; 0
    188e:	e9 e5       	ldi	r30, 0x59	; 89
    1890:	f0 e0       	ldi	r31, 0x00	; 0
    1892:	80 81       	ld	r24, Z
    1894:	8f 7d       	andi	r24, 0xDF	; 223
    1896:	8c 93       	st	X, r24
}
    1898:	cf 91       	pop	r28
    189a:	df 91       	pop	r29
    189c:	08 95       	ret

0000189e <Timer1_OVF_InterruptEnable>:
void Timer1_OVF_InterruptEnable(void)
{
    189e:	df 93       	push	r29
    18a0:	cf 93       	push	r28
    18a2:	cd b7       	in	r28, 0x3d	; 61
    18a4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE1);
    18a6:	a9 e5       	ldi	r26, 0x59	; 89
    18a8:	b0 e0       	ldi	r27, 0x00	; 0
    18aa:	e9 e5       	ldi	r30, 0x59	; 89
    18ac:	f0 e0       	ldi	r31, 0x00	; 0
    18ae:	80 81       	ld	r24, Z
    18b0:	84 60       	ori	r24, 0x04	; 4
    18b2:	8c 93       	st	X, r24
}
    18b4:	cf 91       	pop	r28
    18b6:	df 91       	pop	r29
    18b8:	08 95       	ret

000018ba <Timer1_OVF_InterruptDisable>:
void Timer1_OVF_InterruptDisable(void)
{
    18ba:	df 93       	push	r29
    18bc:	cf 93       	push	r28
    18be:	cd b7       	in	r28, 0x3d	; 61
    18c0:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TOIE1);
    18c2:	a9 e5       	ldi	r26, 0x59	; 89
    18c4:	b0 e0       	ldi	r27, 0x00	; 0
    18c6:	e9 e5       	ldi	r30, 0x59	; 89
    18c8:	f0 e0       	ldi	r31, 0x00	; 0
    18ca:	80 81       	ld	r24, Z
    18cc:	8b 7f       	andi	r24, 0xFB	; 251
    18ce:	8c 93       	st	X, r24
}
    18d0:	cf 91       	pop	r28
    18d2:	df 91       	pop	r29
    18d4:	08 95       	ret

000018d6 <Timer1_OCA_InterruptEnable>:
void Timer1_OCA_InterruptEnable(void)
{
    18d6:	df 93       	push	r29
    18d8:	cf 93       	push	r28
    18da:	cd b7       	in	r28, 0x3d	; 61
    18dc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1A);
    18de:	a9 e5       	ldi	r26, 0x59	; 89
    18e0:	b0 e0       	ldi	r27, 0x00	; 0
    18e2:	e9 e5       	ldi	r30, 0x59	; 89
    18e4:	f0 e0       	ldi	r31, 0x00	; 0
    18e6:	80 81       	ld	r24, Z
    18e8:	80 61       	ori	r24, 0x10	; 16
    18ea:	8c 93       	st	X, r24
}
    18ec:	cf 91       	pop	r28
    18ee:	df 91       	pop	r29
    18f0:	08 95       	ret

000018f2 <Timer1_OCA_InterruptDisable>:
void Timer1_OCA_InterruptDisable(void)
{
    18f2:	df 93       	push	r29
    18f4:	cf 93       	push	r28
    18f6:	cd b7       	in	r28, 0x3d	; 61
    18f8:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE1A);
    18fa:	a9 e5       	ldi	r26, 0x59	; 89
    18fc:	b0 e0       	ldi	r27, 0x00	; 0
    18fe:	e9 e5       	ldi	r30, 0x59	; 89
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	8f 7e       	andi	r24, 0xEF	; 239
    1906:	8c 93       	st	X, r24
}
    1908:	cf 91       	pop	r28
    190a:	df 91       	pop	r29
    190c:	08 95       	ret

0000190e <Timer1_OCB_InterruptEnable>:
void Timer1_OCB_InterruptEnable(void)
{
    190e:	df 93       	push	r29
    1910:	cf 93       	push	r28
    1912:	cd b7       	in	r28, 0x3d	; 61
    1914:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1B);
    1916:	a9 e5       	ldi	r26, 0x59	; 89
    1918:	b0 e0       	ldi	r27, 0x00	; 0
    191a:	e9 e5       	ldi	r30, 0x59	; 89
    191c:	f0 e0       	ldi	r31, 0x00	; 0
    191e:	80 81       	ld	r24, Z
    1920:	88 60       	ori	r24, 0x08	; 8
    1922:	8c 93       	st	X, r24
}
    1924:	cf 91       	pop	r28
    1926:	df 91       	pop	r29
    1928:	08 95       	ret

0000192a <Timer1_OCB_InterruptDisable>:
void Timer1_OCB_InterruptDisable(void)
{
    192a:	df 93       	push	r29
    192c:	cf 93       	push	r28
    192e:	cd b7       	in	r28, 0x3d	; 61
    1930:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE1B);
    1932:	a9 e5       	ldi	r26, 0x59	; 89
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	e9 e5       	ldi	r30, 0x59	; 89
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	87 7f       	andi	r24, 0xF7	; 247
    193e:	8c 93       	st	X, r24
}
    1940:	cf 91       	pop	r28
    1942:	df 91       	pop	r29
    1944:	08 95       	ret

00001946 <Timer1_OVF_SetCallBack>:

/*********************************Timer 1 Call Back functions*****************************************/
//Timer1_OVF_SetCallBack
void Timer1_OVF_SetCallBack(void(*LocalFptr)(void))
{
    1946:	df 93       	push	r29
    1948:	cf 93       	push	r28
    194a:	00 d0       	rcall	.+0      	; 0x194c <Timer1_OVF_SetCallBack+0x6>
    194c:	cd b7       	in	r28, 0x3d	; 61
    194e:	de b7       	in	r29, 0x3e	; 62
    1950:	9a 83       	std	Y+2, r25	; 0x02
    1952:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OVF_Fptr=LocalFptr;
    1954:	89 81       	ldd	r24, Y+1	; 0x01
    1956:	9a 81       	ldd	r25, Y+2	; 0x02
    1958:	90 93 66 01 	sts	0x0166, r25
    195c:	80 93 65 01 	sts	0x0165, r24
}
    1960:	0f 90       	pop	r0
    1962:	0f 90       	pop	r0
    1964:	cf 91       	pop	r28
    1966:	df 91       	pop	r29
    1968:	08 95       	ret

0000196a <Timer1_OCA_SetCallBack>:
void Timer1_OCA_SetCallBack(void(*LocalFptr)(void))
{
    196a:	df 93       	push	r29
    196c:	cf 93       	push	r28
    196e:	00 d0       	rcall	.+0      	; 0x1970 <Timer1_OCA_SetCallBack+0x6>
    1970:	cd b7       	in	r28, 0x3d	; 61
    1972:	de b7       	in	r29, 0x3e	; 62
    1974:	9a 83       	std	Y+2, r25	; 0x02
    1976:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OCA_Fptr=LocalFptr;
    1978:	89 81       	ldd	r24, Y+1	; 0x01
    197a:	9a 81       	ldd	r25, Y+2	; 0x02
    197c:	90 93 68 01 	sts	0x0168, r25
    1980:	80 93 67 01 	sts	0x0167, r24
}
    1984:	0f 90       	pop	r0
    1986:	0f 90       	pop	r0
    1988:	cf 91       	pop	r28
    198a:	df 91       	pop	r29
    198c:	08 95       	ret

0000198e <Timer1_OCB_SetCallBack>:
void Timer1_OCB_SetCallBack(void(*LocalFptr)(void))
{
    198e:	df 93       	push	r29
    1990:	cf 93       	push	r28
    1992:	00 d0       	rcall	.+0      	; 0x1994 <Timer1_OCB_SetCallBack+0x6>
    1994:	cd b7       	in	r28, 0x3d	; 61
    1996:	de b7       	in	r29, 0x3e	; 62
    1998:	9a 83       	std	Y+2, r25	; 0x02
    199a:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OCB_Fptr=LocalFptr;
    199c:	89 81       	ldd	r24, Y+1	; 0x01
    199e:	9a 81       	ldd	r25, Y+2	; 0x02
    19a0:	90 93 6a 01 	sts	0x016A, r25
    19a4:	80 93 69 01 	sts	0x0169, r24
}
    19a8:	0f 90       	pop	r0
    19aa:	0f 90       	pop	r0
    19ac:	cf 91       	pop	r28
    19ae:	df 91       	pop	r29
    19b0:	08 95       	ret

000019b2 <Timer1_ICU_SetCallBack>:
void Timer1_ICU_SetCallBack(void(*LocalFptr)(void))
{
    19b2:	df 93       	push	r29
    19b4:	cf 93       	push	r28
    19b6:	00 d0       	rcall	.+0      	; 0x19b8 <Timer1_ICU_SetCallBack+0x6>
    19b8:	cd b7       	in	r28, 0x3d	; 61
    19ba:	de b7       	in	r29, 0x3e	; 62
    19bc:	9a 83       	std	Y+2, r25	; 0x02
    19be:	89 83       	std	Y+1, r24	; 0x01
	Timer1_ICU_Fptr=LocalFptr;
    19c0:	89 81       	ldd	r24, Y+1	; 0x01
    19c2:	9a 81       	ldd	r25, Y+2	; 0x02
    19c4:	90 93 6c 01 	sts	0x016C, r25
    19c8:	80 93 6b 01 	sts	0x016B, r24
}
    19cc:	0f 90       	pop	r0
    19ce:	0f 90       	pop	r0
    19d0:	cf 91       	pop	r28
    19d2:	df 91       	pop	r29
    19d4:	08 95       	ret

000019d6 <__vector_10>:
//	{
//		TIMER0_OVF_Fptr();
//	}
//}
ISR(TIMER0_COMP_vect)
{
    19d6:	1f 92       	push	r1
    19d8:	0f 92       	push	r0
    19da:	0f b6       	in	r0, 0x3f	; 63
    19dc:	0f 92       	push	r0
    19de:	11 24       	eor	r1, r1
    19e0:	2f 93       	push	r18
    19e2:	3f 93       	push	r19
    19e4:	4f 93       	push	r20
    19e6:	5f 93       	push	r21
    19e8:	6f 93       	push	r22
    19ea:	7f 93       	push	r23
    19ec:	8f 93       	push	r24
    19ee:	9f 93       	push	r25
    19f0:	af 93       	push	r26
    19f2:	bf 93       	push	r27
    19f4:	ef 93       	push	r30
    19f6:	ff 93       	push	r31
    19f8:	df 93       	push	r29
    19fa:	cf 93       	push	r28
    19fc:	cd b7       	in	r28, 0x3d	; 61
    19fe:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_CMP_Fptr!=NULLPTR)
    1a00:	80 91 5f 01 	lds	r24, 0x015F
    1a04:	90 91 60 01 	lds	r25, 0x0160
    1a08:	00 97       	sbiw	r24, 0x00	; 0
    1a0a:	29 f0       	breq	.+10     	; 0x1a16 <__vector_10+0x40>
	{
		TIMER0_CMP_Fptr();
    1a0c:	e0 91 5f 01 	lds	r30, 0x015F
    1a10:	f0 91 60 01 	lds	r31, 0x0160
    1a14:	09 95       	icall
	}
}
    1a16:	cf 91       	pop	r28
    1a18:	df 91       	pop	r29
    1a1a:	ff 91       	pop	r31
    1a1c:	ef 91       	pop	r30
    1a1e:	bf 91       	pop	r27
    1a20:	af 91       	pop	r26
    1a22:	9f 91       	pop	r25
    1a24:	8f 91       	pop	r24
    1a26:	7f 91       	pop	r23
    1a28:	6f 91       	pop	r22
    1a2a:	5f 91       	pop	r21
    1a2c:	4f 91       	pop	r20
    1a2e:	3f 91       	pop	r19
    1a30:	2f 91       	pop	r18
    1a32:	0f 90       	pop	r0
    1a34:	0f be       	out	0x3f, r0	; 63
    1a36:	0f 90       	pop	r0
    1a38:	1f 90       	pop	r1
    1a3a:	18 95       	reti

00001a3c <__vector_5>:
ISR(TIMER2_OVF_vect)
{
    1a3c:	1f 92       	push	r1
    1a3e:	0f 92       	push	r0
    1a40:	0f b6       	in	r0, 0x3f	; 63
    1a42:	0f 92       	push	r0
    1a44:	11 24       	eor	r1, r1
    1a46:	2f 93       	push	r18
    1a48:	3f 93       	push	r19
    1a4a:	4f 93       	push	r20
    1a4c:	5f 93       	push	r21
    1a4e:	6f 93       	push	r22
    1a50:	7f 93       	push	r23
    1a52:	8f 93       	push	r24
    1a54:	9f 93       	push	r25
    1a56:	af 93       	push	r26
    1a58:	bf 93       	push	r27
    1a5a:	ef 93       	push	r30
    1a5c:	ff 93       	push	r31
    1a5e:	df 93       	push	r29
    1a60:	cf 93       	push	r28
    1a62:	cd b7       	in	r28, 0x3d	; 61
    1a64:	de b7       	in	r29, 0x3e	; 62
	if(TIMER2_OVF_Fptr!=NULLPTR)
    1a66:	80 91 61 01 	lds	r24, 0x0161
    1a6a:	90 91 62 01 	lds	r25, 0x0162
    1a6e:	00 97       	sbiw	r24, 0x00	; 0
    1a70:	29 f0       	breq	.+10     	; 0x1a7c <__vector_5+0x40>
	{
		TIMER2_OVF_Fptr();
    1a72:	e0 91 61 01 	lds	r30, 0x0161
    1a76:	f0 91 62 01 	lds	r31, 0x0162
    1a7a:	09 95       	icall
	}
}
    1a7c:	cf 91       	pop	r28
    1a7e:	df 91       	pop	r29
    1a80:	ff 91       	pop	r31
    1a82:	ef 91       	pop	r30
    1a84:	bf 91       	pop	r27
    1a86:	af 91       	pop	r26
    1a88:	9f 91       	pop	r25
    1a8a:	8f 91       	pop	r24
    1a8c:	7f 91       	pop	r23
    1a8e:	6f 91       	pop	r22
    1a90:	5f 91       	pop	r21
    1a92:	4f 91       	pop	r20
    1a94:	3f 91       	pop	r19
    1a96:	2f 91       	pop	r18
    1a98:	0f 90       	pop	r0
    1a9a:	0f be       	out	0x3f, r0	; 63
    1a9c:	0f 90       	pop	r0
    1a9e:	1f 90       	pop	r1
    1aa0:	18 95       	reti

00001aa2 <__vector_4>:
ISR(TIMER2_COMP_vect)
{
    1aa2:	1f 92       	push	r1
    1aa4:	0f 92       	push	r0
    1aa6:	0f b6       	in	r0, 0x3f	; 63
    1aa8:	0f 92       	push	r0
    1aaa:	11 24       	eor	r1, r1
    1aac:	2f 93       	push	r18
    1aae:	3f 93       	push	r19
    1ab0:	4f 93       	push	r20
    1ab2:	5f 93       	push	r21
    1ab4:	6f 93       	push	r22
    1ab6:	7f 93       	push	r23
    1ab8:	8f 93       	push	r24
    1aba:	9f 93       	push	r25
    1abc:	af 93       	push	r26
    1abe:	bf 93       	push	r27
    1ac0:	ef 93       	push	r30
    1ac2:	ff 93       	push	r31
    1ac4:	df 93       	push	r29
    1ac6:	cf 93       	push	r28
    1ac8:	cd b7       	in	r28, 0x3d	; 61
    1aca:	de b7       	in	r29, 0x3e	; 62
	if(TIMER2_CMP_Fptr!=NULLPTR)
    1acc:	80 91 63 01 	lds	r24, 0x0163
    1ad0:	90 91 64 01 	lds	r25, 0x0164
    1ad4:	00 97       	sbiw	r24, 0x00	; 0
    1ad6:	29 f0       	breq	.+10     	; 0x1ae2 <__vector_4+0x40>
	{
		TIMER2_CMP_Fptr();
    1ad8:	e0 91 63 01 	lds	r30, 0x0163
    1adc:	f0 91 64 01 	lds	r31, 0x0164
    1ae0:	09 95       	icall
	}
}
    1ae2:	cf 91       	pop	r28
    1ae4:	df 91       	pop	r29
    1ae6:	ff 91       	pop	r31
    1ae8:	ef 91       	pop	r30
    1aea:	bf 91       	pop	r27
    1aec:	af 91       	pop	r26
    1aee:	9f 91       	pop	r25
    1af0:	8f 91       	pop	r24
    1af2:	7f 91       	pop	r23
    1af4:	6f 91       	pop	r22
    1af6:	5f 91       	pop	r21
    1af8:	4f 91       	pop	r20
    1afa:	3f 91       	pop	r19
    1afc:	2f 91       	pop	r18
    1afe:	0f 90       	pop	r0
    1b00:	0f be       	out	0x3f, r0	; 63
    1b02:	0f 90       	pop	r0
    1b04:	1f 90       	pop	r1
    1b06:	18 95       	reti

00001b08 <__vector_9>:
ISR(TIMER1_OVF_vect)
{
    1b08:	1f 92       	push	r1
    1b0a:	0f 92       	push	r0
    1b0c:	0f b6       	in	r0, 0x3f	; 63
    1b0e:	0f 92       	push	r0
    1b10:	11 24       	eor	r1, r1
    1b12:	2f 93       	push	r18
    1b14:	3f 93       	push	r19
    1b16:	4f 93       	push	r20
    1b18:	5f 93       	push	r21
    1b1a:	6f 93       	push	r22
    1b1c:	7f 93       	push	r23
    1b1e:	8f 93       	push	r24
    1b20:	9f 93       	push	r25
    1b22:	af 93       	push	r26
    1b24:	bf 93       	push	r27
    1b26:	ef 93       	push	r30
    1b28:	ff 93       	push	r31
    1b2a:	df 93       	push	r29
    1b2c:	cf 93       	push	r28
    1b2e:	cd b7       	in	r28, 0x3d	; 61
    1b30:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OVF_Fptr!=NULLPTR)
    1b32:	80 91 65 01 	lds	r24, 0x0165
    1b36:	90 91 66 01 	lds	r25, 0x0166
    1b3a:	00 97       	sbiw	r24, 0x00	; 0
    1b3c:	29 f0       	breq	.+10     	; 0x1b48 <__vector_9+0x40>
	{
		Timer1_OVF_Fptr();
    1b3e:	e0 91 65 01 	lds	r30, 0x0165
    1b42:	f0 91 66 01 	lds	r31, 0x0166
    1b46:	09 95       	icall
	}
}
    1b48:	cf 91       	pop	r28
    1b4a:	df 91       	pop	r29
    1b4c:	ff 91       	pop	r31
    1b4e:	ef 91       	pop	r30
    1b50:	bf 91       	pop	r27
    1b52:	af 91       	pop	r26
    1b54:	9f 91       	pop	r25
    1b56:	8f 91       	pop	r24
    1b58:	7f 91       	pop	r23
    1b5a:	6f 91       	pop	r22
    1b5c:	5f 91       	pop	r21
    1b5e:	4f 91       	pop	r20
    1b60:	3f 91       	pop	r19
    1b62:	2f 91       	pop	r18
    1b64:	0f 90       	pop	r0
    1b66:	0f be       	out	0x3f, r0	; 63
    1b68:	0f 90       	pop	r0
    1b6a:	1f 90       	pop	r1
    1b6c:	18 95       	reti

00001b6e <__vector_7>:

ISR(TIMER1_COMPA_vect)
{
    1b6e:	1f 92       	push	r1
    1b70:	0f 92       	push	r0
    1b72:	0f b6       	in	r0, 0x3f	; 63
    1b74:	0f 92       	push	r0
    1b76:	11 24       	eor	r1, r1
    1b78:	2f 93       	push	r18
    1b7a:	3f 93       	push	r19
    1b7c:	4f 93       	push	r20
    1b7e:	5f 93       	push	r21
    1b80:	6f 93       	push	r22
    1b82:	7f 93       	push	r23
    1b84:	8f 93       	push	r24
    1b86:	9f 93       	push	r25
    1b88:	af 93       	push	r26
    1b8a:	bf 93       	push	r27
    1b8c:	ef 93       	push	r30
    1b8e:	ff 93       	push	r31
    1b90:	df 93       	push	r29
    1b92:	cf 93       	push	r28
    1b94:	cd b7       	in	r28, 0x3d	; 61
    1b96:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OCA_Fptr!=NULLPTR)
    1b98:	80 91 67 01 	lds	r24, 0x0167
    1b9c:	90 91 68 01 	lds	r25, 0x0168
    1ba0:	00 97       	sbiw	r24, 0x00	; 0
    1ba2:	29 f0       	breq	.+10     	; 0x1bae <__vector_7+0x40>
	{
		Timer1_OCA_Fptr();
    1ba4:	e0 91 67 01 	lds	r30, 0x0167
    1ba8:	f0 91 68 01 	lds	r31, 0x0168
    1bac:	09 95       	icall
	}
}
    1bae:	cf 91       	pop	r28
    1bb0:	df 91       	pop	r29
    1bb2:	ff 91       	pop	r31
    1bb4:	ef 91       	pop	r30
    1bb6:	bf 91       	pop	r27
    1bb8:	af 91       	pop	r26
    1bba:	9f 91       	pop	r25
    1bbc:	8f 91       	pop	r24
    1bbe:	7f 91       	pop	r23
    1bc0:	6f 91       	pop	r22
    1bc2:	5f 91       	pop	r21
    1bc4:	4f 91       	pop	r20
    1bc6:	3f 91       	pop	r19
    1bc8:	2f 91       	pop	r18
    1bca:	0f 90       	pop	r0
    1bcc:	0f be       	out	0x3f, r0	; 63
    1bce:	0f 90       	pop	r0
    1bd0:	1f 90       	pop	r1
    1bd2:	18 95       	reti

00001bd4 <__vector_8>:
ISR(TIMER1_COMPB_vect)
{
    1bd4:	1f 92       	push	r1
    1bd6:	0f 92       	push	r0
    1bd8:	0f b6       	in	r0, 0x3f	; 63
    1bda:	0f 92       	push	r0
    1bdc:	11 24       	eor	r1, r1
    1bde:	2f 93       	push	r18
    1be0:	3f 93       	push	r19
    1be2:	4f 93       	push	r20
    1be4:	5f 93       	push	r21
    1be6:	6f 93       	push	r22
    1be8:	7f 93       	push	r23
    1bea:	8f 93       	push	r24
    1bec:	9f 93       	push	r25
    1bee:	af 93       	push	r26
    1bf0:	bf 93       	push	r27
    1bf2:	ef 93       	push	r30
    1bf4:	ff 93       	push	r31
    1bf6:	df 93       	push	r29
    1bf8:	cf 93       	push	r28
    1bfa:	cd b7       	in	r28, 0x3d	; 61
    1bfc:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OCB_Fptr!=NULLPTR)
    1bfe:	80 91 69 01 	lds	r24, 0x0169
    1c02:	90 91 6a 01 	lds	r25, 0x016A
    1c06:	00 97       	sbiw	r24, 0x00	; 0
    1c08:	29 f0       	breq	.+10     	; 0x1c14 <__vector_8+0x40>
	{
		Timer1_OCB_Fptr();
    1c0a:	e0 91 69 01 	lds	r30, 0x0169
    1c0e:	f0 91 6a 01 	lds	r31, 0x016A
    1c12:	09 95       	icall
	}
}
    1c14:	cf 91       	pop	r28
    1c16:	df 91       	pop	r29
    1c18:	ff 91       	pop	r31
    1c1a:	ef 91       	pop	r30
    1c1c:	bf 91       	pop	r27
    1c1e:	af 91       	pop	r26
    1c20:	9f 91       	pop	r25
    1c22:	8f 91       	pop	r24
    1c24:	7f 91       	pop	r23
    1c26:	6f 91       	pop	r22
    1c28:	5f 91       	pop	r21
    1c2a:	4f 91       	pop	r20
    1c2c:	3f 91       	pop	r19
    1c2e:	2f 91       	pop	r18
    1c30:	0f 90       	pop	r0
    1c32:	0f be       	out	0x3f, r0	; 63
    1c34:	0f 90       	pop	r0
    1c36:	1f 90       	pop	r1
    1c38:	18 95       	reti

00001c3a <__vector_6>:
ISR(TIMER1_CAPT_vect)
{
    1c3a:	1f 92       	push	r1
    1c3c:	0f 92       	push	r0
    1c3e:	0f b6       	in	r0, 0x3f	; 63
    1c40:	0f 92       	push	r0
    1c42:	11 24       	eor	r1, r1
    1c44:	2f 93       	push	r18
    1c46:	3f 93       	push	r19
    1c48:	4f 93       	push	r20
    1c4a:	5f 93       	push	r21
    1c4c:	6f 93       	push	r22
    1c4e:	7f 93       	push	r23
    1c50:	8f 93       	push	r24
    1c52:	9f 93       	push	r25
    1c54:	af 93       	push	r26
    1c56:	bf 93       	push	r27
    1c58:	ef 93       	push	r30
    1c5a:	ff 93       	push	r31
    1c5c:	df 93       	push	r29
    1c5e:	cf 93       	push	r28
    1c60:	cd b7       	in	r28, 0x3d	; 61
    1c62:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_ICU_Fptr!=NULLPTR)
    1c64:	80 91 6b 01 	lds	r24, 0x016B
    1c68:	90 91 6c 01 	lds	r25, 0x016C
    1c6c:	00 97       	sbiw	r24, 0x00	; 0
    1c6e:	29 f0       	breq	.+10     	; 0x1c7a <__vector_6+0x40>
	{
		Timer1_ICU_Fptr();
    1c70:	e0 91 6b 01 	lds	r30, 0x016B
    1c74:	f0 91 6c 01 	lds	r31, 0x016C
    1c78:	09 95       	icall
	}
}
    1c7a:	cf 91       	pop	r28
    1c7c:	df 91       	pop	r29
    1c7e:	ff 91       	pop	r31
    1c80:	ef 91       	pop	r30
    1c82:	bf 91       	pop	r27
    1c84:	af 91       	pop	r26
    1c86:	9f 91       	pop	r25
    1c88:	8f 91       	pop	r24
    1c8a:	7f 91       	pop	r23
    1c8c:	6f 91       	pop	r22
    1c8e:	5f 91       	pop	r21
    1c90:	4f 91       	pop	r20
    1c92:	3f 91       	pop	r19
    1c94:	2f 91       	pop	r18
    1c96:	0f 90       	pop	r0
    1c98:	0f be       	out	0x3f, r0	; 63
    1c9a:	0f 90       	pop	r0
    1c9c:	1f 90       	pop	r1
    1c9e:	18 95       	reti

00001ca0 <PWM_Init>:

/*****************************************************************************************/

/**********************************************PWM*********************************************************/
void PWM_Init(void)
{
    1ca0:	df 93       	push	r29
    1ca2:	cf 93       	push	r28
    1ca4:	cd b7       	in	r28, 0x3d	; 61
    1ca6:	de b7       	in	r29, 0x3e	; 62

	Timer1_Init(TIMER1_FASTPWM_ICR_TOP_MODE,TIMER1_SCALER_8,OCRA_NON_INVERTING,OCRB_DISCONNECTED);
    1ca8:	83 e0       	ldi	r24, 0x03	; 3
    1caa:	62 e0       	ldi	r22, 0x02	; 2
    1cac:	42 e0       	ldi	r20, 0x02	; 2
    1cae:	20 e0       	ldi	r18, 0x00	; 0
    1cb0:	0e 94 0d 0a 	call	0x141a	; 0x141a <Timer1_Init>

}
    1cb4:	cf 91       	pop	r28
    1cb6:	df 91       	pop	r29
    1cb8:	08 95       	ret

00001cba <PWM_Freq_KHZ_>:

void PWM_Freq_KHZ_(uint16 freq)
{
    1cba:	df 93       	push	r29
    1cbc:	cf 93       	push	r28
    1cbe:	00 d0       	rcall	.+0      	; 0x1cc0 <PWM_Freq_KHZ_+0x6>
    1cc0:	00 d0       	rcall	.+0      	; 0x1cc2 <PWM_Freq_KHZ_+0x8>
    1cc2:	cd b7       	in	r28, 0x3d	; 61
    1cc4:	de b7       	in	r29, 0x3e	; 62
    1cc6:	9c 83       	std	Y+4, r25	; 0x04
    1cc8:	8b 83       	std	Y+3, r24	; 0x03
#if defined(F_CPU)&& (F_CPU==8000000)
	if (freq==0)
    1cca:	8b 81       	ldd	r24, Y+3	; 0x03
    1ccc:	9c 81       	ldd	r25, Y+4	; 0x04
    1cce:	00 97       	sbiw	r24, 0x00	; 0
    1cd0:	d1 f4       	brne	.+52     	; 0x1d06 <PWM_Freq_KHZ_+0x4c>
	{
		uint16 Ttotal=1000/freq;
    1cd2:	88 ee       	ldi	r24, 0xE8	; 232
    1cd4:	93 e0       	ldi	r25, 0x03	; 3
    1cd6:	2b 81       	ldd	r18, Y+3	; 0x03
    1cd8:	3c 81       	ldd	r19, Y+4	; 0x04
    1cda:	b9 01       	movw	r22, r18
    1cdc:	0e 94 bb 22 	call	0x4576	; 0x4576 <__udivmodhi4>
    1ce0:	cb 01       	movw	r24, r22
    1ce2:	9a 83       	std	Y+2, r25	; 0x02
    1ce4:	89 83       	std	Y+1, r24	; 0x01
		if (Ttotal>=1)
    1ce6:	89 81       	ldd	r24, Y+1	; 0x01
    1ce8:	9a 81       	ldd	r25, Y+2	; 0x02
    1cea:	00 97       	sbiw	r24, 0x00	; 0
    1cec:	41 f0       	breq	.+16     	; 0x1cfe <PWM_Freq_KHZ_+0x44>
		{
			ICR1=Ttotal-1;
    1cee:	e6 e4       	ldi	r30, 0x46	; 70
    1cf0:	f0 e0       	ldi	r31, 0x00	; 0
    1cf2:	89 81       	ldd	r24, Y+1	; 0x01
    1cf4:	9a 81       	ldd	r25, Y+2	; 0x02
    1cf6:	01 97       	sbiw	r24, 0x01	; 1
    1cf8:	91 83       	std	Z+1, r25	; 0x01
    1cfa:	80 83       	st	Z, r24
    1cfc:	04 c0       	rjmp	.+8      	; 0x1d06 <PWM_Freq_KHZ_+0x4c>
		}
		else ICR1=0;
    1cfe:	e6 e4       	ldi	r30, 0x46	; 70
    1d00:	f0 e0       	ldi	r31, 0x00	; 0
    1d02:	11 82       	std	Z+1, r1	; 0x01
    1d04:	10 82       	st	Z, r1

	}
#else
#warning "FCPU MUST TO BE 8 MHZ"
#endif
}
    1d06:	0f 90       	pop	r0
    1d08:	0f 90       	pop	r0
    1d0a:	0f 90       	pop	r0
    1d0c:	0f 90       	pop	r0
    1d0e:	cf 91       	pop	r28
    1d10:	df 91       	pop	r29
    1d12:	08 95       	ret

00001d14 <PWM_Freq_HZ>:
void PWM_Freq_HZ(uint16 freq)
{
    1d14:	df 93       	push	r29
    1d16:	cf 93       	push	r28
    1d18:	00 d0       	rcall	.+0      	; 0x1d1a <PWM_Freq_HZ+0x6>
    1d1a:	00 d0       	rcall	.+0      	; 0x1d1c <PWM_Freq_HZ+0x8>
    1d1c:	cd b7       	in	r28, 0x3d	; 61
    1d1e:	de b7       	in	r29, 0x3e	; 62
    1d20:	9c 83       	std	Y+4, r25	; 0x04
    1d22:	8b 83       	std	Y+3, r24	; 0x03
#if defined(F_CPU)&& (F_CPU==8000000)
	if (freq==0)
    1d24:	8b 81       	ldd	r24, Y+3	; 0x03
    1d26:	9c 81       	ldd	r25, Y+4	; 0x04
    1d28:	00 97       	sbiw	r24, 0x00	; 0
    1d2a:	09 f5       	brne	.+66     	; 0x1d6e <PWM_Freq_HZ+0x5a>
	{
		uint16 Ttotal=(uint32)1000000/freq;
    1d2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d2e:	9c 81       	ldd	r25, Y+4	; 0x04
    1d30:	9c 01       	movw	r18, r24
    1d32:	40 e0       	ldi	r20, 0x00	; 0
    1d34:	50 e0       	ldi	r21, 0x00	; 0
    1d36:	80 e4       	ldi	r24, 0x40	; 64
    1d38:	92 e4       	ldi	r25, 0x42	; 66
    1d3a:	af e0       	ldi	r26, 0x0F	; 15
    1d3c:	b0 e0       	ldi	r27, 0x00	; 0
    1d3e:	bc 01       	movw	r22, r24
    1d40:	cd 01       	movw	r24, r26
    1d42:	0e 94 e2 22 	call	0x45c4	; 0x45c4 <__udivmodsi4>
    1d46:	da 01       	movw	r26, r20
    1d48:	c9 01       	movw	r24, r18
    1d4a:	9a 83       	std	Y+2, r25	; 0x02
    1d4c:	89 83       	std	Y+1, r24	; 0x01
		if (Ttotal>=1)
    1d4e:	89 81       	ldd	r24, Y+1	; 0x01
    1d50:	9a 81       	ldd	r25, Y+2	; 0x02
    1d52:	00 97       	sbiw	r24, 0x00	; 0
    1d54:	41 f0       	breq	.+16     	; 0x1d66 <PWM_Freq_HZ+0x52>
		{
			ICR1=Ttotal-1;
    1d56:	e6 e4       	ldi	r30, 0x46	; 70
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	89 81       	ldd	r24, Y+1	; 0x01
    1d5c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d5e:	01 97       	sbiw	r24, 0x01	; 1
    1d60:	91 83       	std	Z+1, r25	; 0x01
    1d62:	80 83       	st	Z, r24
    1d64:	04 c0       	rjmp	.+8      	; 0x1d6e <PWM_Freq_HZ+0x5a>
		}
		else ICR1=0;
    1d66:	e6 e4       	ldi	r30, 0x46	; 70
    1d68:	f0 e0       	ldi	r31, 0x00	; 0
    1d6a:	11 82       	std	Z+1, r1	; 0x01
    1d6c:	10 82       	st	Z, r1
#else
#warning "FCPU MUST TO BE 8 MHZ"
#endif


}
    1d6e:	0f 90       	pop	r0
    1d70:	0f 90       	pop	r0
    1d72:	0f 90       	pop	r0
    1d74:	0f 90       	pop	r0
    1d76:	cf 91       	pop	r28
    1d78:	df 91       	pop	r29
    1d7a:	08 95       	ret

00001d7c <AnalogWrite>:
void AnalogWrite(enAnalogPin_t enAnalogPin,uint16 value )
{
    1d7c:	df 93       	push	r29
    1d7e:	cf 93       	push	r28
    1d80:	00 d0       	rcall	.+0      	; 0x1d82 <AnalogWrite+0x6>
    1d82:	00 d0       	rcall	.+0      	; 0x1d84 <AnalogWrite+0x8>
    1d84:	0f 92       	push	r0
    1d86:	cd b7       	in	r28, 0x3d	; 61
    1d88:	de b7       	in	r29, 0x3e	; 62
    1d8a:	89 83       	std	Y+1, r24	; 0x01
    1d8c:	7b 83       	std	Y+3, r23	; 0x03
    1d8e:	6a 83       	std	Y+2, r22	; 0x02
	static uint8 inital0=0;
	static uint8 inital1b=0;
	static uint8 inital1a=0;
	static uint8 inital2=0;

	switch(enAnalogPin)
    1d90:	89 81       	ldd	r24, Y+1	; 0x01
    1d92:	28 2f       	mov	r18, r24
    1d94:	30 e0       	ldi	r19, 0x00	; 0
    1d96:	3d 83       	std	Y+5, r19	; 0x05
    1d98:	2c 83       	std	Y+4, r18	; 0x04
    1d9a:	8c 81       	ldd	r24, Y+4	; 0x04
    1d9c:	9d 81       	ldd	r25, Y+5	; 0x05
    1d9e:	81 30       	cpi	r24, 0x01	; 1
    1da0:	91 05       	cpc	r25, r1
    1da2:	39 f1       	breq	.+78     	; 0x1df2 <AnalogWrite+0x76>
    1da4:	2c 81       	ldd	r18, Y+4	; 0x04
    1da6:	3d 81       	ldd	r19, Y+5	; 0x05
    1da8:	22 30       	cpi	r18, 0x02	; 2
    1daa:	31 05       	cpc	r19, r1
    1dac:	2c f4       	brge	.+10     	; 0x1db8 <AnalogWrite+0x3c>
    1dae:	8c 81       	ldd	r24, Y+4	; 0x04
    1db0:	9d 81       	ldd	r25, Y+5	; 0x05
    1db2:	00 97       	sbiw	r24, 0x00	; 0
    1db4:	69 f0       	breq	.+26     	; 0x1dd0 <AnalogWrite+0x54>
    1db6:	63 c0       	rjmp	.+198    	; 0x1e7e <AnalogWrite+0x102>
    1db8:	2c 81       	ldd	r18, Y+4	; 0x04
    1dba:	3d 81       	ldd	r19, Y+5	; 0x05
    1dbc:	22 30       	cpi	r18, 0x02	; 2
    1dbe:	31 05       	cpc	r19, r1
    1dc0:	99 f1       	breq	.+102    	; 0x1e28 <AnalogWrite+0xac>
    1dc2:	8c 81       	ldd	r24, Y+4	; 0x04
    1dc4:	9d 81       	ldd	r25, Y+5	; 0x05
    1dc6:	83 30       	cpi	r24, 0x03	; 3
    1dc8:	91 05       	cpc	r25, r1
    1dca:	09 f4       	brne	.+2      	; 0x1dce <AnalogWrite+0x52>
    1dcc:	48 c0       	rjmp	.+144    	; 0x1e5e <AnalogWrite+0xe2>
    1dce:	57 c0       	rjmp	.+174    	; 0x1e7e <AnalogWrite+0x102>
	{
	case OCO_PB3:
		if(inital0==0)
    1dd0:	80 91 70 01 	lds	r24, 0x0170
    1dd4:	88 23       	and	r24, r24
    1dd6:	29 f4       	brne	.+10     	; 0x1de2 <AnalogWrite+0x66>
			TIMER0_Init(TIMER0_FASTPWM_MODE, TIMER0_SCALER_8, OCO_NON_INVERTING);
    1dd8:	83 e0       	ldi	r24, 0x03	; 3
    1dda:	62 e0       	ldi	r22, 0x02	; 2
    1ddc:	42 e0       	ldi	r20, 0x02	; 2
    1dde:	0e 94 1a 07 	call	0xe34	; 0xe34 <TIMER0_Init>
		OCR0=value;
    1de2:	ec e5       	ldi	r30, 0x5C	; 92
    1de4:	f0 e0       	ldi	r31, 0x00	; 0
    1de6:	8a 81       	ldd	r24, Y+2	; 0x02
    1de8:	80 83       	st	Z, r24
		inital0=1;
    1dea:	81 e0       	ldi	r24, 0x01	; 1
    1dec:	80 93 70 01 	sts	0x0170, r24
    1df0:	46 c0       	rjmp	.+140    	; 0x1e7e <AnalogWrite+0x102>
		break;
	case OC1B_PD4:
		if(inital1b==0)
    1df2:	80 91 6f 01 	lds	r24, 0x016F
    1df6:	88 23       	and	r24, r24
    1df8:	31 f4       	brne	.+12     	; 0x1e06 <AnalogWrite+0x8a>
			Timer1_Init(TIMER1_FASTPWM_ICR_TOP_MODE,TIMER1_SCALER_8,OCRA_NON_INVERTING,OCRB_NON_INVERTING);
    1dfa:	83 e0       	ldi	r24, 0x03	; 3
    1dfc:	62 e0       	ldi	r22, 0x02	; 2
    1dfe:	42 e0       	ldi	r20, 0x02	; 2
    1e00:	22 e0       	ldi	r18, 0x02	; 2
    1e02:	0e 94 0d 0a 	call	0x141a	; 0x141a <Timer1_Init>
		ICR1L=255;
    1e06:	e6 e4       	ldi	r30, 0x46	; 70
    1e08:	f0 e0       	ldi	r31, 0x00	; 0
    1e0a:	8f ef       	ldi	r24, 0xFF	; 255
    1e0c:	80 83       	st	Z, r24
		ICR1H=0;
    1e0e:	e7 e4       	ldi	r30, 0x47	; 71
    1e10:	f0 e0       	ldi	r31, 0x00	; 0
    1e12:	10 82       	st	Z, r1
		OCR1B=value;
    1e14:	e8 e4       	ldi	r30, 0x48	; 72
    1e16:	f0 e0       	ldi	r31, 0x00	; 0
    1e18:	8a 81       	ldd	r24, Y+2	; 0x02
    1e1a:	9b 81       	ldd	r25, Y+3	; 0x03
    1e1c:	91 83       	std	Z+1, r25	; 0x01
    1e1e:	80 83       	st	Z, r24
		inital1b=1;
    1e20:	81 e0       	ldi	r24, 0x01	; 1
    1e22:	80 93 6f 01 	sts	0x016F, r24
    1e26:	2b c0       	rjmp	.+86     	; 0x1e7e <AnalogWrite+0x102>
		break;
	case OC1A_PD5:
		if(inital1a==0)
    1e28:	80 91 6e 01 	lds	r24, 0x016E
    1e2c:	88 23       	and	r24, r24
    1e2e:	31 f4       	brne	.+12     	; 0x1e3c <AnalogWrite+0xc0>
			Timer1_Init(TIMER1_FASTPWM_ICR_TOP_MODE,TIMER1_SCALER_8,OCRA_NON_INVERTING,OCRB_NON_INVERTING);
    1e30:	83 e0       	ldi	r24, 0x03	; 3
    1e32:	62 e0       	ldi	r22, 0x02	; 2
    1e34:	42 e0       	ldi	r20, 0x02	; 2
    1e36:	22 e0       	ldi	r18, 0x02	; 2
    1e38:	0e 94 0d 0a 	call	0x141a	; 0x141a <Timer1_Init>
		ICR1L=255;
    1e3c:	e6 e4       	ldi	r30, 0x46	; 70
    1e3e:	f0 e0       	ldi	r31, 0x00	; 0
    1e40:	8f ef       	ldi	r24, 0xFF	; 255
    1e42:	80 83       	st	Z, r24
		ICR1H=0;
    1e44:	e7 e4       	ldi	r30, 0x47	; 71
    1e46:	f0 e0       	ldi	r31, 0x00	; 0
    1e48:	10 82       	st	Z, r1
		OCR1A=value;
    1e4a:	ea e4       	ldi	r30, 0x4A	; 74
    1e4c:	f0 e0       	ldi	r31, 0x00	; 0
    1e4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e50:	9b 81       	ldd	r25, Y+3	; 0x03
    1e52:	91 83       	std	Z+1, r25	; 0x01
    1e54:	80 83       	st	Z, r24
		inital1a=1;
    1e56:	81 e0       	ldi	r24, 0x01	; 1
    1e58:	80 93 6e 01 	sts	0x016E, r24
    1e5c:	10 c0       	rjmp	.+32     	; 0x1e7e <AnalogWrite+0x102>
		break;
	case OC2_PD7:
		if(inital2==0)
    1e5e:	80 91 6d 01 	lds	r24, 0x016D
    1e62:	88 23       	and	r24, r24
    1e64:	29 f4       	brne	.+10     	; 0x1e70 <AnalogWrite+0xf4>
		{
			TIMER2_Init(TIMER2_FASTPWM_MODE, TIMER2_SCALER_8, OC2_NON_INVERTING);
    1e66:	83 e0       	ldi	r24, 0x03	; 3
    1e68:	62 e0       	ldi	r22, 0x02	; 2
    1e6a:	42 e0       	ldi	r20, 0x02	; 2
    1e6c:	0e 94 f1 07 	call	0xfe2	; 0xfe2 <TIMER2_Init>

		}
		OCR2=value;
    1e70:	e3 e4       	ldi	r30, 0x43	; 67
    1e72:	f0 e0       	ldi	r31, 0x00	; 0
    1e74:	8a 81       	ldd	r24, Y+2	; 0x02
    1e76:	80 83       	st	Z, r24
		inital2=1;
    1e78:	81 e0       	ldi	r24, 0x01	; 1
    1e7a:	80 93 6d 01 	sts	0x016D, r24
		break;

	}

}
    1e7e:	0f 90       	pop	r0
    1e80:	0f 90       	pop	r0
    1e82:	0f 90       	pop	r0
    1e84:	0f 90       	pop	r0
    1e86:	0f 90       	pop	r0
    1e88:	cf 91       	pop	r28
    1e8a:	df 91       	pop	r29
    1e8c:	08 95       	ret

00001e8e <PWM_Duty>:

void PWM_Duty(uint16 duty)
{
    1e8e:	ef 92       	push	r14
    1e90:	ff 92       	push	r15
    1e92:	0f 93       	push	r16
    1e94:	1f 93       	push	r17
    1e96:	df 93       	push	r29
    1e98:	cf 93       	push	r28
    1e9a:	00 d0       	rcall	.+0      	; 0x1e9c <PWM_Duty+0xe>
    1e9c:	00 d0       	rcall	.+0      	; 0x1e9e <PWM_Duty+0x10>
    1e9e:	cd b7       	in	r28, 0x3d	; 61
    1ea0:	de b7       	in	r29, 0x3e	; 62
    1ea2:	9c 83       	std	Y+4, r25	; 0x04
    1ea4:	8b 83       	std	Y+3, r24	; 0x03
	if (duty<=100)
    1ea6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea8:	9c 81       	ldd	r25, Y+4	; 0x04
    1eaa:	85 36       	cpi	r24, 0x65	; 101
    1eac:	91 05       	cpc	r25, r1
    1eae:	80 f5       	brcc	.+96     	; 0x1f10 <PWM_Duty+0x82>
	{
		uint16 Ton=((uint32)duty*(ICR1+1))/100;
    1eb0:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb2:	9c 81       	ldd	r25, Y+4	; 0x04
    1eb4:	7c 01       	movw	r14, r24
    1eb6:	00 e0       	ldi	r16, 0x00	; 0
    1eb8:	10 e0       	ldi	r17, 0x00	; 0
    1eba:	e6 e4       	ldi	r30, 0x46	; 70
    1ebc:	f0 e0       	ldi	r31, 0x00	; 0
    1ebe:	80 81       	ld	r24, Z
    1ec0:	91 81       	ldd	r25, Z+1	; 0x01
    1ec2:	01 96       	adiw	r24, 0x01	; 1
    1ec4:	9c 01       	movw	r18, r24
    1ec6:	40 e0       	ldi	r20, 0x00	; 0
    1ec8:	50 e0       	ldi	r21, 0x00	; 0
    1eca:	c8 01       	movw	r24, r16
    1ecc:	b7 01       	movw	r22, r14
    1ece:	0e 94 9c 22 	call	0x4538	; 0x4538 <__mulsi3>
    1ed2:	dc 01       	movw	r26, r24
    1ed4:	cb 01       	movw	r24, r22
    1ed6:	24 e6       	ldi	r18, 0x64	; 100
    1ed8:	30 e0       	ldi	r19, 0x00	; 0
    1eda:	40 e0       	ldi	r20, 0x00	; 0
    1edc:	50 e0       	ldi	r21, 0x00	; 0
    1ede:	bc 01       	movw	r22, r24
    1ee0:	cd 01       	movw	r24, r26
    1ee2:	0e 94 e2 22 	call	0x45c4	; 0x45c4 <__udivmodsi4>
    1ee6:	da 01       	movw	r26, r20
    1ee8:	c9 01       	movw	r24, r18
    1eea:	9a 83       	std	Y+2, r25	; 0x02
    1eec:	89 83       	std	Y+1, r24	; 0x01
		if (Ton>1)
    1eee:	89 81       	ldd	r24, Y+1	; 0x01
    1ef0:	9a 81       	ldd	r25, Y+2	; 0x02
    1ef2:	82 30       	cpi	r24, 0x02	; 2
    1ef4:	91 05       	cpc	r25, r1
    1ef6:	40 f0       	brcs	.+16     	; 0x1f08 <PWM_Duty+0x7a>
		{
			OCR1A=Ton-1;
    1ef8:	ea e4       	ldi	r30, 0x4A	; 74
    1efa:	f0 e0       	ldi	r31, 0x00	; 0
    1efc:	89 81       	ldd	r24, Y+1	; 0x01
    1efe:	9a 81       	ldd	r25, Y+2	; 0x02
    1f00:	01 97       	sbiw	r24, 0x01	; 1
    1f02:	91 83       	std	Z+1, r25	; 0x01
    1f04:	80 83       	st	Z, r24
    1f06:	04 c0       	rjmp	.+8      	; 0x1f10 <PWM_Duty+0x82>
		}
		else
			OCR1A=0;
    1f08:	ea e4       	ldi	r30, 0x4A	; 74
    1f0a:	f0 e0       	ldi	r31, 0x00	; 0
    1f0c:	11 82       	std	Z+1, r1	; 0x01
    1f0e:	10 82       	st	Z, r1
	}
}
    1f10:	0f 90       	pop	r0
    1f12:	0f 90       	pop	r0
    1f14:	0f 90       	pop	r0
    1f16:	0f 90       	pop	r0
    1f18:	cf 91       	pop	r28
    1f1a:	df 91       	pop	r29
    1f1c:	1f 91       	pop	r17
    1f1e:	0f 91       	pop	r16
    1f20:	ff 90       	pop	r15
    1f22:	ef 90       	pop	r14
    1f24:	08 95       	ret

00001f26 <Timer1_SetInterruptTime_us>:
/******************************************Set Interrupt Time******************************************************/

void Timer1_SetInterruptTime_us (uint32 time,void(*LocalFptr)(void))
{
    1f26:	df 93       	push	r29
    1f28:	cf 93       	push	r28
    1f2a:	00 d0       	rcall	.+0      	; 0x1f2c <Timer1_SetInterruptTime_us+0x6>
    1f2c:	00 d0       	rcall	.+0      	; 0x1f2e <Timer1_SetInterruptTime_us+0x8>
    1f2e:	00 d0       	rcall	.+0      	; 0x1f30 <Timer1_SetInterruptTime_us+0xa>
    1f30:	cd b7       	in	r28, 0x3d	; 61
    1f32:	de b7       	in	r29, 0x3e	; 62
    1f34:	69 83       	std	Y+1, r22	; 0x01
    1f36:	7a 83       	std	Y+2, r23	; 0x02
    1f38:	8b 83       	std	Y+3, r24	; 0x03
    1f3a:	9c 83       	std	Y+4, r25	; 0x04
    1f3c:	5e 83       	std	Y+6, r21	; 0x06
    1f3e:	4d 83       	std	Y+5, r20	; 0x05
	Timer1_reload(0);
    1f40:	80 e0       	ldi	r24, 0x00	; 0
    1f42:	90 e0       	ldi	r25, 0x00	; 0
    1f44:	0e 94 c0 0b 	call	0x1780	; 0x1780 <Timer1_reload>
	Timer1_Init(TIMER1_CTC_OCRA_TOP_MODE,TIMER1_SCALER_8,OCRA_DISCONNECTED,OCRB_DISCONNECTED);
    1f48:	82 e0       	ldi	r24, 0x02	; 2
    1f4a:	62 e0       	ldi	r22, 0x02	; 2
    1f4c:	40 e0       	ldi	r20, 0x00	; 0
    1f4e:	20 e0       	ldi	r18, 0x00	; 0
    1f50:	0e 94 0d 0a 	call	0x141a	; 0x141a <Timer1_Init>
	OCR1A=((uint32)(time*1))-1;//us
    1f54:	ea e4       	ldi	r30, 0x4A	; 74
    1f56:	f0 e0       	ldi	r31, 0x00	; 0
    1f58:	89 81       	ldd	r24, Y+1	; 0x01
    1f5a:	9a 81       	ldd	r25, Y+2	; 0x02
    1f5c:	01 97       	sbiw	r24, 0x01	; 1
    1f5e:	91 83       	std	Z+1, r25	; 0x01
    1f60:	80 83       	st	Z, r24
	Timer1_OCA_SetCallBack(LocalFptr);
    1f62:	8d 81       	ldd	r24, Y+5	; 0x05
    1f64:	9e 81       	ldd	r25, Y+6	; 0x06
    1f66:	0e 94 b5 0c 	call	0x196a	; 0x196a <Timer1_OCA_SetCallBack>
	Timer1_OCA_InterruptEnable();
    1f6a:	0e 94 6b 0c 	call	0x18d6	; 0x18d6 <Timer1_OCA_InterruptEnable>

}
    1f6e:	26 96       	adiw	r28, 0x06	; 6
    1f70:	0f b6       	in	r0, 0x3f	; 63
    1f72:	f8 94       	cli
    1f74:	de bf       	out	0x3e, r29	; 62
    1f76:	0f be       	out	0x3f, r0	; 63
    1f78:	cd bf       	out	0x3d, r28	; 61
    1f7a:	cf 91       	pop	r28
    1f7c:	df 91       	pop	r29
    1f7e:	08 95       	ret

00001f80 <GPIO_init_pin>:
	         -> GPIO_OUTPUT
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
 **********************************************************************/
GPIO_error_t GPIO_init_pin(uint8 reg, uint8 pin, uint8 dir) {
    1f80:	df 93       	push	r29
    1f82:	cf 93       	push	r28
    1f84:	00 d0       	rcall	.+0      	; 0x1f86 <GPIO_init_pin+0x6>
    1f86:	00 d0       	rcall	.+0      	; 0x1f88 <GPIO_init_pin+0x8>
    1f88:	cd b7       	in	r28, 0x3d	; 61
    1f8a:	de b7       	in	r29, 0x3e	; 62
    1f8c:	8a 83       	std	Y+2, r24	; 0x02
    1f8e:	6b 83       	std	Y+3, r22	; 0x03
    1f90:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS;
    1f92:	81 e0       	ldi	r24, 0x01	; 1
    1f94:	89 83       	std	Y+1, r24	; 0x01
	if ((GPIO_OUTPUT == dir||GPIO_INPUT == dir)
    1f96:	8c 81       	ldd	r24, Y+4	; 0x04
    1f98:	81 30       	cpi	r24, 0x01	; 1
    1f9a:	19 f0       	breq	.+6      	; 0x1fa2 <GPIO_init_pin+0x22>
    1f9c:	8c 81       	ldd	r24, Y+4	; 0x04
    1f9e:	88 23       	and	r24, r24
    1fa0:	c9 f5       	brne	.+114    	; 0x2014 <GPIO_init_pin+0x94>
    1fa2:	8b 81       	ldd	r24, Y+3	; 0x03
    1fa4:	88 30       	cpi	r24, 0x08	; 8
    1fa6:	b0 f5       	brcc	.+108    	; 0x2014 <GPIO_init_pin+0x94>
    1fa8:	8a 81       	ldd	r24, Y+2	; 0x02
    1faa:	84 30       	cpi	r24, 0x04	; 4
    1fac:	98 f5       	brcc	.+102    	; 0x2014 <GPIO_init_pin+0x94>
			&&(pin<=7)
			&&(reg<=3)
	)
	{
		WRITE_BIT(*registers_dir[reg], pin , dir);
    1fae:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb0:	88 2f       	mov	r24, r24
    1fb2:	90 e0       	ldi	r25, 0x00	; 0
    1fb4:	88 0f       	add	r24, r24
    1fb6:	99 1f       	adc	r25, r25
    1fb8:	fc 01       	movw	r30, r24
    1fba:	e4 55       	subi	r30, 0x54	; 84
    1fbc:	ff 4f       	sbci	r31, 0xFF	; 255
    1fbe:	a0 81       	ld	r26, Z
    1fc0:	b1 81       	ldd	r27, Z+1	; 0x01
    1fc2:	8a 81       	ldd	r24, Y+2	; 0x02
    1fc4:	88 2f       	mov	r24, r24
    1fc6:	90 e0       	ldi	r25, 0x00	; 0
    1fc8:	88 0f       	add	r24, r24
    1fca:	99 1f       	adc	r25, r25
    1fcc:	fc 01       	movw	r30, r24
    1fce:	e4 55       	subi	r30, 0x54	; 84
    1fd0:	ff 4f       	sbci	r31, 0xFF	; 255
    1fd2:	01 90       	ld	r0, Z+
    1fd4:	f0 81       	ld	r31, Z
    1fd6:	e0 2d       	mov	r30, r0
    1fd8:	80 81       	ld	r24, Z
    1fda:	48 2f       	mov	r20, r24
    1fdc:	8b 81       	ldd	r24, Y+3	; 0x03
    1fde:	28 2f       	mov	r18, r24
    1fe0:	30 e0       	ldi	r19, 0x00	; 0
    1fe2:	81 e0       	ldi	r24, 0x01	; 1
    1fe4:	90 e0       	ldi	r25, 0x00	; 0
    1fe6:	02 c0       	rjmp	.+4      	; 0x1fec <GPIO_init_pin+0x6c>
    1fe8:	88 0f       	add	r24, r24
    1fea:	99 1f       	adc	r25, r25
    1fec:	2a 95       	dec	r18
    1fee:	e2 f7       	brpl	.-8      	; 0x1fe8 <GPIO_init_pin+0x68>
    1ff0:	80 95       	com	r24
    1ff2:	48 23       	and	r20, r24
    1ff4:	8c 81       	ldd	r24, Y+4	; 0x04
    1ff6:	28 2f       	mov	r18, r24
    1ff8:	30 e0       	ldi	r19, 0x00	; 0
    1ffa:	8b 81       	ldd	r24, Y+3	; 0x03
    1ffc:	88 2f       	mov	r24, r24
    1ffe:	90 e0       	ldi	r25, 0x00	; 0
    2000:	b9 01       	movw	r22, r18
    2002:	02 c0       	rjmp	.+4      	; 0x2008 <GPIO_init_pin+0x88>
    2004:	66 0f       	add	r22, r22
    2006:	77 1f       	adc	r23, r23
    2008:	8a 95       	dec	r24
    200a:	e2 f7       	brpl	.-8      	; 0x2004 <GPIO_init_pin+0x84>
    200c:	cb 01       	movw	r24, r22
    200e:	84 2b       	or	r24, r20
    2010:	8c 93       	st	X, r24
    2012:	02 c0       	rjmp	.+4      	; 0x2018 <GPIO_init_pin+0x98>
	}
	else
	{

		state=F_PASS;
    2014:	82 e0       	ldi	r24, 0x02	; 2
    2016:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    2018:	89 81       	ldd	r24, Y+1	; 0x01
}
    201a:	0f 90       	pop	r0
    201c:	0f 90       	pop	r0
    201e:	0f 90       	pop	r0
    2020:	0f 90       	pop	r0
    2022:	cf 91       	pop	r28
    2024:	df 91       	pop	r29
    2026:	08 95       	ret

00002028 <GPIO_init_port>:
example:
		GPIO_init_port(GPIO_A,0x0f);
		DDRA |=0x0f; 0bxxxx 1111
************************************************************/

void GPIO_init_port(uint8 reg, uint8 val) {
    2028:	df 93       	push	r29
    202a:	cf 93       	push	r28
    202c:	00 d0       	rcall	.+0      	; 0x202e <GPIO_init_port+0x6>
    202e:	cd b7       	in	r28, 0x3d	; 61
    2030:	de b7       	in	r29, 0x3e	; 62
    2032:	89 83       	std	Y+1, r24	; 0x01
    2034:	6a 83       	std	Y+2, r22	; 0x02
	WRITE_PORT(*registers_dir[reg],val) ;
    2036:	89 81       	ldd	r24, Y+1	; 0x01
    2038:	88 2f       	mov	r24, r24
    203a:	90 e0       	ldi	r25, 0x00	; 0
    203c:	88 0f       	add	r24, r24
    203e:	99 1f       	adc	r25, r25
    2040:	fc 01       	movw	r30, r24
    2042:	e4 55       	subi	r30, 0x54	; 84
    2044:	ff 4f       	sbci	r31, 0xFF	; 255
    2046:	01 90       	ld	r0, Z+
    2048:	f0 81       	ld	r31, Z
    204a:	e0 2d       	mov	r30, r0
    204c:	8a 81       	ldd	r24, Y+2	; 0x02
    204e:	80 83       	st	Z, r24

}
    2050:	0f 90       	pop	r0
    2052:	0f 90       	pop	r0
    2054:	cf 91       	pop	r28
    2056:	df 91       	pop	r29
    2058:	08 95       	ret

0000205a <GPIO_init_port_mask>:
void GPIO_init_port_mask(uint8 reg, uint8 val)
{
    205a:	df 93       	push	r29
    205c:	cf 93       	push	r28
    205e:	00 d0       	rcall	.+0      	; 0x2060 <GPIO_init_port_mask+0x6>
    2060:	cd b7       	in	r28, 0x3d	; 61
    2062:	de b7       	in	r29, 0x3e	; 62
    2064:	89 83       	std	Y+1, r24	; 0x01
    2066:	6a 83       	std	Y+2, r22	; 0x02
	PORT_SET_MASK(*registers_dir[reg], val);
    2068:	89 81       	ldd	r24, Y+1	; 0x01
    206a:	88 2f       	mov	r24, r24
    206c:	90 e0       	ldi	r25, 0x00	; 0
    206e:	88 0f       	add	r24, r24
    2070:	99 1f       	adc	r25, r25
    2072:	fc 01       	movw	r30, r24
    2074:	e4 55       	subi	r30, 0x54	; 84
    2076:	ff 4f       	sbci	r31, 0xFF	; 255
    2078:	a0 81       	ld	r26, Z
    207a:	b1 81       	ldd	r27, Z+1	; 0x01
    207c:	89 81       	ldd	r24, Y+1	; 0x01
    207e:	88 2f       	mov	r24, r24
    2080:	90 e0       	ldi	r25, 0x00	; 0
    2082:	88 0f       	add	r24, r24
    2084:	99 1f       	adc	r25, r25
    2086:	fc 01       	movw	r30, r24
    2088:	e4 55       	subi	r30, 0x54	; 84
    208a:	ff 4f       	sbci	r31, 0xFF	; 255
    208c:	01 90       	ld	r0, Z+
    208e:	f0 81       	ld	r31, Z
    2090:	e0 2d       	mov	r30, r0
    2092:	90 81       	ld	r25, Z
    2094:	8a 81       	ldd	r24, Y+2	; 0x02
    2096:	89 2b       	or	r24, r25
    2098:	8c 93       	st	X, r24
}
    209a:	0f 90       	pop	r0
    209c:	0f 90       	pop	r0
    209e:	cf 91       	pop	r28
    20a0:	df 91       	pop	r29
    20a2:	08 95       	ret

000020a4 <GPIO_write_pin>:
	         -> LOW
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
 */
GPIO_error_t GPIO_write_pin(uint8 reg, uint8 pin, uint8 val) {
    20a4:	df 93       	push	r29
    20a6:	cf 93       	push	r28
    20a8:	00 d0       	rcall	.+0      	; 0x20aa <GPIO_write_pin+0x6>
    20aa:	00 d0       	rcall	.+0      	; 0x20ac <GPIO_write_pin+0x8>
    20ac:	cd b7       	in	r28, 0x3d	; 61
    20ae:	de b7       	in	r29, 0x3e	; 62
    20b0:	8a 83       	std	Y+2, r24	; 0x02
    20b2:	6b 83       	std	Y+3, r22	; 0x03
    20b4:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS ;
    20b6:	81 e0       	ldi	r24, 0x01	; 1
    20b8:	89 83       	std	Y+1, r24	; 0x01
	if ((HIGH == val||(LOW == val))&&(pin<=MAX_PINS)) {
    20ba:	8c 81       	ldd	r24, Y+4	; 0x04
    20bc:	81 30       	cpi	r24, 0x01	; 1
    20be:	19 f0       	breq	.+6      	; 0x20c6 <GPIO_write_pin+0x22>
    20c0:	8c 81       	ldd	r24, Y+4	; 0x04
    20c2:	88 23       	and	r24, r24
    20c4:	b1 f5       	brne	.+108    	; 0x2132 <GPIO_write_pin+0x8e>
    20c6:	8b 81       	ldd	r24, Y+3	; 0x03
    20c8:	88 30       	cpi	r24, 0x08	; 8
    20ca:	98 f5       	brcc	.+102    	; 0x2132 <GPIO_write_pin+0x8e>
		WRITE_BIT(*registers_data[reg], pin , val);
    20cc:	8a 81       	ldd	r24, Y+2	; 0x02
    20ce:	88 2f       	mov	r24, r24
    20d0:	90 e0       	ldi	r25, 0x00	; 0
    20d2:	88 0f       	add	r24, r24
    20d4:	99 1f       	adc	r25, r25
    20d6:	fc 01       	movw	r30, r24
    20d8:	ec 54       	subi	r30, 0x4C	; 76
    20da:	ff 4f       	sbci	r31, 0xFF	; 255
    20dc:	a0 81       	ld	r26, Z
    20de:	b1 81       	ldd	r27, Z+1	; 0x01
    20e0:	8a 81       	ldd	r24, Y+2	; 0x02
    20e2:	88 2f       	mov	r24, r24
    20e4:	90 e0       	ldi	r25, 0x00	; 0
    20e6:	88 0f       	add	r24, r24
    20e8:	99 1f       	adc	r25, r25
    20ea:	fc 01       	movw	r30, r24
    20ec:	ec 54       	subi	r30, 0x4C	; 76
    20ee:	ff 4f       	sbci	r31, 0xFF	; 255
    20f0:	01 90       	ld	r0, Z+
    20f2:	f0 81       	ld	r31, Z
    20f4:	e0 2d       	mov	r30, r0
    20f6:	80 81       	ld	r24, Z
    20f8:	48 2f       	mov	r20, r24
    20fa:	8b 81       	ldd	r24, Y+3	; 0x03
    20fc:	28 2f       	mov	r18, r24
    20fe:	30 e0       	ldi	r19, 0x00	; 0
    2100:	81 e0       	ldi	r24, 0x01	; 1
    2102:	90 e0       	ldi	r25, 0x00	; 0
    2104:	02 c0       	rjmp	.+4      	; 0x210a <GPIO_write_pin+0x66>
    2106:	88 0f       	add	r24, r24
    2108:	99 1f       	adc	r25, r25
    210a:	2a 95       	dec	r18
    210c:	e2 f7       	brpl	.-8      	; 0x2106 <GPIO_write_pin+0x62>
    210e:	80 95       	com	r24
    2110:	48 23       	and	r20, r24
    2112:	8c 81       	ldd	r24, Y+4	; 0x04
    2114:	28 2f       	mov	r18, r24
    2116:	30 e0       	ldi	r19, 0x00	; 0
    2118:	8b 81       	ldd	r24, Y+3	; 0x03
    211a:	88 2f       	mov	r24, r24
    211c:	90 e0       	ldi	r25, 0x00	; 0
    211e:	b9 01       	movw	r22, r18
    2120:	02 c0       	rjmp	.+4      	; 0x2126 <GPIO_write_pin+0x82>
    2122:	66 0f       	add	r22, r22
    2124:	77 1f       	adc	r23, r23
    2126:	8a 95       	dec	r24
    2128:	e2 f7       	brpl	.-8      	; 0x2122 <GPIO_write_pin+0x7e>
    212a:	cb 01       	movw	r24, r22
    212c:	84 2b       	or	r24, r20
    212e:	8c 93       	st	X, r24
    2130:	02 c0       	rjmp	.+4      	; 0x2136 <GPIO_write_pin+0x92>
	}
	else
	{
		state = F_PASS;
    2132:	82 e0       	ldi	r24, 0x02	; 2
    2134:	89 83       	std	Y+1, r24	; 0x01
	}

	return state;
    2136:	89 81       	ldd	r24, Y+1	; 0x01
}
    2138:	0f 90       	pop	r0
    213a:	0f 90       	pop	r0
    213c:	0f 90       	pop	r0
    213e:	0f 90       	pop	r0
    2140:	cf 91       	pop	r28
    2142:	df 91       	pop	r29
    2144:	08 95       	ret

00002146 <GPIO_write_port>:
 * Func : write_port
 * Args : reg -> register name(BASE_A,BASE_B,BASE_C,or BASE_D)
	   : val -> PORT_HIGH
	         -> PORT_LOW
 */
void GPIO_write_port(uint8 reg, uint8 val) {
    2146:	df 93       	push	r29
    2148:	cf 93       	push	r28
    214a:	00 d0       	rcall	.+0      	; 0x214c <GPIO_write_port+0x6>
    214c:	cd b7       	in	r28, 0x3d	; 61
    214e:	de b7       	in	r29, 0x3e	; 62
    2150:	89 83       	std	Y+1, r24	; 0x01
    2152:	6a 83       	std	Y+2, r22	; 0x02
	WRITE_PORT(*registers_data[reg], val);
    2154:	89 81       	ldd	r24, Y+1	; 0x01
    2156:	88 2f       	mov	r24, r24
    2158:	90 e0       	ldi	r25, 0x00	; 0
    215a:	88 0f       	add	r24, r24
    215c:	99 1f       	adc	r25, r25
    215e:	fc 01       	movw	r30, r24
    2160:	ec 54       	subi	r30, 0x4C	; 76
    2162:	ff 4f       	sbci	r31, 0xFF	; 255
    2164:	01 90       	ld	r0, Z+
    2166:	f0 81       	ld	r31, Z
    2168:	e0 2d       	mov	r30, r0
    216a:	8a 81       	ldd	r24, Y+2	; 0x02
    216c:	80 83       	st	Z, r24

}
    216e:	0f 90       	pop	r0
    2170:	0f 90       	pop	r0
    2172:	cf 91       	pop	r28
    2174:	df 91       	pop	r29
    2176:	08 95       	ret

00002178 <GPIO_write_port_set_mask>:
void GPIO_write_port_set_mask(uint8 reg, uint8 val){
    2178:	df 93       	push	r29
    217a:	cf 93       	push	r28
    217c:	00 d0       	rcall	.+0      	; 0x217e <GPIO_write_port_set_mask+0x6>
    217e:	cd b7       	in	r28, 0x3d	; 61
    2180:	de b7       	in	r29, 0x3e	; 62
    2182:	89 83       	std	Y+1, r24	; 0x01
    2184:	6a 83       	std	Y+2, r22	; 0x02
	PORT_SET_MASK(*registers_data[reg], val);
    2186:	89 81       	ldd	r24, Y+1	; 0x01
    2188:	88 2f       	mov	r24, r24
    218a:	90 e0       	ldi	r25, 0x00	; 0
    218c:	88 0f       	add	r24, r24
    218e:	99 1f       	adc	r25, r25
    2190:	fc 01       	movw	r30, r24
    2192:	ec 54       	subi	r30, 0x4C	; 76
    2194:	ff 4f       	sbci	r31, 0xFF	; 255
    2196:	a0 81       	ld	r26, Z
    2198:	b1 81       	ldd	r27, Z+1	; 0x01
    219a:	89 81       	ldd	r24, Y+1	; 0x01
    219c:	88 2f       	mov	r24, r24
    219e:	90 e0       	ldi	r25, 0x00	; 0
    21a0:	88 0f       	add	r24, r24
    21a2:	99 1f       	adc	r25, r25
    21a4:	fc 01       	movw	r30, r24
    21a6:	ec 54       	subi	r30, 0x4C	; 76
    21a8:	ff 4f       	sbci	r31, 0xFF	; 255
    21aa:	01 90       	ld	r0, Z+
    21ac:	f0 81       	ld	r31, Z
    21ae:	e0 2d       	mov	r30, r0
    21b0:	90 81       	ld	r25, Z
    21b2:	8a 81       	ldd	r24, Y+2	; 0x02
    21b4:	89 2b       	or	r24, r25
    21b6:	8c 93       	st	X, r24
}
    21b8:	0f 90       	pop	r0
    21ba:	0f 90       	pop	r0
    21bc:	cf 91       	pop	r28
    21be:	df 91       	pop	r29
    21c0:	08 95       	ret

000021c2 <GPIO_write_port_clear_mask>:
void GPIO_write_port_clear_mask(uint8 reg, uint8 val){
    21c2:	df 93       	push	r29
    21c4:	cf 93       	push	r28
    21c6:	00 d0       	rcall	.+0      	; 0x21c8 <GPIO_write_port_clear_mask+0x6>
    21c8:	cd b7       	in	r28, 0x3d	; 61
    21ca:	de b7       	in	r29, 0x3e	; 62
    21cc:	89 83       	std	Y+1, r24	; 0x01
    21ce:	6a 83       	std	Y+2, r22	; 0x02
	PORT_CLEAR_MASK(*registers_data[reg], val);
    21d0:	89 81       	ldd	r24, Y+1	; 0x01
    21d2:	88 2f       	mov	r24, r24
    21d4:	90 e0       	ldi	r25, 0x00	; 0
    21d6:	88 0f       	add	r24, r24
    21d8:	99 1f       	adc	r25, r25
    21da:	fc 01       	movw	r30, r24
    21dc:	ec 54       	subi	r30, 0x4C	; 76
    21de:	ff 4f       	sbci	r31, 0xFF	; 255
    21e0:	a0 81       	ld	r26, Z
    21e2:	b1 81       	ldd	r27, Z+1	; 0x01
    21e4:	89 81       	ldd	r24, Y+1	; 0x01
    21e6:	88 2f       	mov	r24, r24
    21e8:	90 e0       	ldi	r25, 0x00	; 0
    21ea:	88 0f       	add	r24, r24
    21ec:	99 1f       	adc	r25, r25
    21ee:	fc 01       	movw	r30, r24
    21f0:	ec 54       	subi	r30, 0x4C	; 76
    21f2:	ff 4f       	sbci	r31, 0xFF	; 255
    21f4:	01 90       	ld	r0, Z+
    21f6:	f0 81       	ld	r31, Z
    21f8:	e0 2d       	mov	r30, r0
    21fa:	80 81       	ld	r24, Z
    21fc:	98 2f       	mov	r25, r24
    21fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2200:	80 95       	com	r24
    2202:	89 23       	and	r24, r25
    2204:	8c 93       	st	X, r24
}
    2206:	0f 90       	pop	r0
    2208:	0f 90       	pop	r0
    220a:	cf 91       	pop	r28
    220c:	df 91       	pop	r29
    220e:	08 95       	ret

00002210 <GPIO_write_port_mask>:

void GPIO_write_port_mask(uint8 reg, uint8 setval,uint8 clearval){
    2210:	df 93       	push	r29
    2212:	cf 93       	push	r28
    2214:	00 d0       	rcall	.+0      	; 0x2216 <GPIO_write_port_mask+0x6>
    2216:	0f 92       	push	r0
    2218:	cd b7       	in	r28, 0x3d	; 61
    221a:	de b7       	in	r29, 0x3e	; 62
    221c:	89 83       	std	Y+1, r24	; 0x01
    221e:	6a 83       	std	Y+2, r22	; 0x02
    2220:	4b 83       	std	Y+3, r20	; 0x03
	PORT_MASK(*registers_data[reg], setval,clearval);
    2222:	89 81       	ldd	r24, Y+1	; 0x01
    2224:	88 2f       	mov	r24, r24
    2226:	90 e0       	ldi	r25, 0x00	; 0
    2228:	88 0f       	add	r24, r24
    222a:	99 1f       	adc	r25, r25
    222c:	fc 01       	movw	r30, r24
    222e:	ec 54       	subi	r30, 0x4C	; 76
    2230:	ff 4f       	sbci	r31, 0xFF	; 255
    2232:	a0 81       	ld	r26, Z
    2234:	b1 81       	ldd	r27, Z+1	; 0x01
    2236:	89 81       	ldd	r24, Y+1	; 0x01
    2238:	88 2f       	mov	r24, r24
    223a:	90 e0       	ldi	r25, 0x00	; 0
    223c:	88 0f       	add	r24, r24
    223e:	99 1f       	adc	r25, r25
    2240:	fc 01       	movw	r30, r24
    2242:	ec 54       	subi	r30, 0x4C	; 76
    2244:	ff 4f       	sbci	r31, 0xFF	; 255
    2246:	01 90       	ld	r0, Z+
    2248:	f0 81       	ld	r31, Z
    224a:	e0 2d       	mov	r30, r0
    224c:	80 81       	ld	r24, Z
    224e:	98 2f       	mov	r25, r24
    2250:	8b 81       	ldd	r24, Y+3	; 0x03
    2252:	80 95       	com	r24
    2254:	98 23       	and	r25, r24
    2256:	8a 81       	ldd	r24, Y+2	; 0x02
    2258:	89 2b       	or	r24, r25
    225a:	8c 93       	st	X, r24
}
    225c:	0f 90       	pop	r0
    225e:	0f 90       	pop	r0
    2260:	0f 90       	pop	r0
    2262:	cf 91       	pop	r28
    2264:	df 91       	pop	r29
    2266:	08 95       	ret

00002268 <GPIO_read_pin_argument>:
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
		  GPIO_read_pin_argument(GPIO_A,2,&x);
 */
GPIO_error_t GPIO_read_pin_argument(uint8 reg, uint8 pin, uint8 * data) {
    2268:	df 93       	push	r29
    226a:	cf 93       	push	r28
    226c:	00 d0       	rcall	.+0      	; 0x226e <GPIO_read_pin_argument+0x6>
    226e:	00 d0       	rcall	.+0      	; 0x2270 <GPIO_read_pin_argument+0x8>
    2270:	0f 92       	push	r0
    2272:	cd b7       	in	r28, 0x3d	; 61
    2274:	de b7       	in	r29, 0x3e	; 62
    2276:	8a 83       	std	Y+2, r24	; 0x02
    2278:	6b 83       	std	Y+3, r22	; 0x03
    227a:	5d 83       	std	Y+5, r21	; 0x05
    227c:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS;
    227e:	81 e0       	ldi	r24, 0x01	; 1
    2280:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS))
    2282:	8b 81       	ldd	r24, Y+3	; 0x03
    2284:	88 30       	cpi	r24, 0x08	; 8
    2286:	e8 f4       	brcc	.+58     	; 0x22c2 <GPIO_read_pin_argument+0x5a>
	{
		*data = GET_BIT(*registers_input[reg] , pin);
    2288:	8a 81       	ldd	r24, Y+2	; 0x02
    228a:	88 2f       	mov	r24, r24
    228c:	90 e0       	ldi	r25, 0x00	; 0
    228e:	88 0f       	add	r24, r24
    2290:	99 1f       	adc	r25, r25
    2292:	fc 01       	movw	r30, r24
    2294:	e4 54       	subi	r30, 0x44	; 68
    2296:	ff 4f       	sbci	r31, 0xFF	; 255
    2298:	01 90       	ld	r0, Z+
    229a:	f0 81       	ld	r31, Z
    229c:	e0 2d       	mov	r30, r0
    229e:	80 81       	ld	r24, Z
    22a0:	28 2f       	mov	r18, r24
    22a2:	30 e0       	ldi	r19, 0x00	; 0
    22a4:	8b 81       	ldd	r24, Y+3	; 0x03
    22a6:	88 2f       	mov	r24, r24
    22a8:	90 e0       	ldi	r25, 0x00	; 0
    22aa:	a9 01       	movw	r20, r18
    22ac:	02 c0       	rjmp	.+4      	; 0x22b2 <GPIO_read_pin_argument+0x4a>
    22ae:	55 95       	asr	r21
    22b0:	47 95       	ror	r20
    22b2:	8a 95       	dec	r24
    22b4:	e2 f7       	brpl	.-8      	; 0x22ae <GPIO_read_pin_argument+0x46>
    22b6:	ca 01       	movw	r24, r20
    22b8:	81 70       	andi	r24, 0x01	; 1
    22ba:	ec 81       	ldd	r30, Y+4	; 0x04
    22bc:	fd 81       	ldd	r31, Y+5	; 0x05
    22be:	80 83       	st	Z, r24
    22c0:	02 c0       	rjmp	.+4      	; 0x22c6 <GPIO_read_pin_argument+0x5e>
	}
	else
	{
		state = F_PASS;
    22c2:	82 e0       	ldi	r24, 0x02	; 2
    22c4:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    22c6:	89 81       	ldd	r24, Y+1	; 0x01
}
    22c8:	0f 90       	pop	r0
    22ca:	0f 90       	pop	r0
    22cc:	0f 90       	pop	r0
    22ce:	0f 90       	pop	r0
    22d0:	0f 90       	pop	r0
    22d2:	cf 91       	pop	r28
    22d4:	df 91       	pop	r29
    22d6:	08 95       	ret

000022d8 <GPIO_read_pin>:

uint8 GPIO_read_pin(uint8 reg, uint8 pin)
{
    22d8:	df 93       	push	r29
    22da:	cf 93       	push	r28
    22dc:	00 d0       	rcall	.+0      	; 0x22de <GPIO_read_pin+0x6>
    22de:	cd b7       	in	r28, 0x3d	; 61
    22e0:	de b7       	in	r29, 0x3e	; 62
    22e2:	89 83       	std	Y+1, r24	; 0x01
    22e4:	6a 83       	std	Y+2, r22	; 0x02
	return 	GET_BIT(*registers_input[reg] , pin );
    22e6:	89 81       	ldd	r24, Y+1	; 0x01
    22e8:	88 2f       	mov	r24, r24
    22ea:	90 e0       	ldi	r25, 0x00	; 0
    22ec:	88 0f       	add	r24, r24
    22ee:	99 1f       	adc	r25, r25
    22f0:	fc 01       	movw	r30, r24
    22f2:	e4 54       	subi	r30, 0x44	; 68
    22f4:	ff 4f       	sbci	r31, 0xFF	; 255
    22f6:	01 90       	ld	r0, Z+
    22f8:	f0 81       	ld	r31, Z
    22fa:	e0 2d       	mov	r30, r0
    22fc:	80 81       	ld	r24, Z
    22fe:	28 2f       	mov	r18, r24
    2300:	30 e0       	ldi	r19, 0x00	; 0
    2302:	8a 81       	ldd	r24, Y+2	; 0x02
    2304:	88 2f       	mov	r24, r24
    2306:	90 e0       	ldi	r25, 0x00	; 0
    2308:	a9 01       	movw	r20, r18
    230a:	02 c0       	rjmp	.+4      	; 0x2310 <GPIO_read_pin+0x38>
    230c:	55 95       	asr	r21
    230e:	47 95       	ror	r20
    2310:	8a 95       	dec	r24
    2312:	e2 f7       	brpl	.-8      	; 0x230c <GPIO_read_pin+0x34>
    2314:	ca 01       	movw	r24, r20
    2316:	81 70       	andi	r24, 0x01	; 1
}
    2318:	0f 90       	pop	r0
    231a:	0f 90       	pop	r0
    231c:	cf 91       	pop	r28
    231e:	df 91       	pop	r29
    2320:	08 95       	ret

00002322 <GPIO_read_port_argument>:
 * Func : read_port
 * Args : reg -> register name(BASE_A,BASE_B,BASE_C,or BASE_D)
       : pin -> pin number (0,1,2,3,4,5,6,or 7)
	   : *val ->pointer to return the value in
 */
GPIO_error_t  GPIO_read_port_argument(uint8 reg, uint8 *val) {
    2322:	df 93       	push	r29
    2324:	cf 93       	push	r28
    2326:	00 d0       	rcall	.+0      	; 0x2328 <GPIO_read_port_argument+0x6>
    2328:	00 d0       	rcall	.+0      	; 0x232a <GPIO_read_port_argument+0x8>
    232a:	cd b7       	in	r28, 0x3d	; 61
    232c:	de b7       	in	r29, 0x3e	; 62
    232e:	8a 83       	std	Y+2, r24	; 0x02
    2330:	7c 83       	std	Y+4, r23	; 0x04
    2332:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t status=S_PASS;
    2334:	81 e0       	ldi	r24, 0x01	; 1
    2336:	89 83       	std	Y+1, r24	; 0x01
	if(reg<4)
    2338:	8a 81       	ldd	r24, Y+2	; 0x02
    233a:	84 30       	cpi	r24, 0x04	; 4
    233c:	80 f4       	brcc	.+32     	; 0x235e <GPIO_read_port_argument+0x3c>
	{
		*val = ReadPort(*registers_input[reg]);
    233e:	8a 81       	ldd	r24, Y+2	; 0x02
    2340:	88 2f       	mov	r24, r24
    2342:	90 e0       	ldi	r25, 0x00	; 0
    2344:	88 0f       	add	r24, r24
    2346:	99 1f       	adc	r25, r25
    2348:	fc 01       	movw	r30, r24
    234a:	e4 54       	subi	r30, 0x44	; 68
    234c:	ff 4f       	sbci	r31, 0xFF	; 255
    234e:	01 90       	ld	r0, Z+
    2350:	f0 81       	ld	r31, Z
    2352:	e0 2d       	mov	r30, r0
    2354:	80 81       	ld	r24, Z
    2356:	eb 81       	ldd	r30, Y+3	; 0x03
    2358:	fc 81       	ldd	r31, Y+4	; 0x04
    235a:	80 83       	st	Z, r24
    235c:	02 c0       	rjmp	.+4      	; 0x2362 <GPIO_read_port_argument+0x40>
	}
	else
	{
		status=F_PASS;
    235e:	82 e0       	ldi	r24, 0x02	; 2
    2360:	89 83       	std	Y+1, r24	; 0x01
	}
	return status;
    2362:	89 81       	ldd	r24, Y+1	; 0x01
}
    2364:	0f 90       	pop	r0
    2366:	0f 90       	pop	r0
    2368:	0f 90       	pop	r0
    236a:	0f 90       	pop	r0
    236c:	cf 91       	pop	r28
    236e:	df 91       	pop	r29
    2370:	08 95       	ret

00002372 <GPIO_read_port>:
uint8 GPIO_read_port(uint8 reg) {
    2372:	df 93       	push	r29
    2374:	cf 93       	push	r28
    2376:	0f 92       	push	r0
    2378:	cd b7       	in	r28, 0x3d	; 61
    237a:	de b7       	in	r29, 0x3e	; 62
    237c:	89 83       	std	Y+1, r24	; 0x01
	return (ReadPort(*registers_input[reg]));
    237e:	89 81       	ldd	r24, Y+1	; 0x01
    2380:	88 2f       	mov	r24, r24
    2382:	90 e0       	ldi	r25, 0x00	; 0
    2384:	88 0f       	add	r24, r24
    2386:	99 1f       	adc	r25, r25
    2388:	fc 01       	movw	r30, r24
    238a:	e4 54       	subi	r30, 0x44	; 68
    238c:	ff 4f       	sbci	r31, 0xFF	; 255
    238e:	01 90       	ld	r0, Z+
    2390:	f0 81       	ld	r31, Z
    2392:	e0 2d       	mov	r30, r0
    2394:	80 81       	ld	r24, Z
}
    2396:	0f 90       	pop	r0
    2398:	cf 91       	pop	r28
    239a:	df 91       	pop	r29
    239c:	08 95       	ret

0000239e <GPIO_set_pullup>:

GPIO_error_t GPIO_set_pullup(uint8 reg, uint8 pin)
{
    239e:	df 93       	push	r29
    23a0:	cf 93       	push	r28
    23a2:	00 d0       	rcall	.+0      	; 0x23a4 <GPIO_set_pullup+0x6>
    23a4:	0f 92       	push	r0
    23a6:	cd b7       	in	r28, 0x3d	; 61
    23a8:	de b7       	in	r29, 0x3e	; 62
    23aa:	8a 83       	std	Y+2, r24	; 0x02
    23ac:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t state = S_PASS;
    23ae:	81 e0       	ldi	r24, 0x01	; 1
    23b0:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS)&&(pin>=0))
    23b2:	8b 81       	ldd	r24, Y+3	; 0x03
    23b4:	88 30       	cpi	r24, 0x08	; 8
    23b6:	88 f5       	brcc	.+98     	; 0x241a <GPIO_set_pullup+0x7c>
	{
		WRITE_BIT(*registers_data[reg] , pin,GPIO_HIGH);
    23b8:	8a 81       	ldd	r24, Y+2	; 0x02
    23ba:	88 2f       	mov	r24, r24
    23bc:	90 e0       	ldi	r25, 0x00	; 0
    23be:	88 0f       	add	r24, r24
    23c0:	99 1f       	adc	r25, r25
    23c2:	fc 01       	movw	r30, r24
    23c4:	ec 54       	subi	r30, 0x4C	; 76
    23c6:	ff 4f       	sbci	r31, 0xFF	; 255
    23c8:	a0 81       	ld	r26, Z
    23ca:	b1 81       	ldd	r27, Z+1	; 0x01
    23cc:	8a 81       	ldd	r24, Y+2	; 0x02
    23ce:	88 2f       	mov	r24, r24
    23d0:	90 e0       	ldi	r25, 0x00	; 0
    23d2:	88 0f       	add	r24, r24
    23d4:	99 1f       	adc	r25, r25
    23d6:	fc 01       	movw	r30, r24
    23d8:	ec 54       	subi	r30, 0x4C	; 76
    23da:	ff 4f       	sbci	r31, 0xFF	; 255
    23dc:	01 90       	ld	r0, Z+
    23de:	f0 81       	ld	r31, Z
    23e0:	e0 2d       	mov	r30, r0
    23e2:	80 81       	ld	r24, Z
    23e4:	48 2f       	mov	r20, r24
    23e6:	8b 81       	ldd	r24, Y+3	; 0x03
    23e8:	28 2f       	mov	r18, r24
    23ea:	30 e0       	ldi	r19, 0x00	; 0
    23ec:	81 e0       	ldi	r24, 0x01	; 1
    23ee:	90 e0       	ldi	r25, 0x00	; 0
    23f0:	02 c0       	rjmp	.+4      	; 0x23f6 <GPIO_set_pullup+0x58>
    23f2:	88 0f       	add	r24, r24
    23f4:	99 1f       	adc	r25, r25
    23f6:	2a 95       	dec	r18
    23f8:	e2 f7       	brpl	.-8      	; 0x23f2 <GPIO_set_pullup+0x54>
    23fa:	80 95       	com	r24
    23fc:	48 23       	and	r20, r24
    23fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2400:	28 2f       	mov	r18, r24
    2402:	30 e0       	ldi	r19, 0x00	; 0
    2404:	81 e0       	ldi	r24, 0x01	; 1
    2406:	90 e0       	ldi	r25, 0x00	; 0
    2408:	02 2e       	mov	r0, r18
    240a:	02 c0       	rjmp	.+4      	; 0x2410 <GPIO_set_pullup+0x72>
    240c:	88 0f       	add	r24, r24
    240e:	99 1f       	adc	r25, r25
    2410:	0a 94       	dec	r0
    2412:	e2 f7       	brpl	.-8      	; 0x240c <GPIO_set_pullup+0x6e>
    2414:	84 2b       	or	r24, r20
    2416:	8c 93       	st	X, r24
    2418:	02 c0       	rjmp	.+4      	; 0x241e <GPIO_set_pullup+0x80>
	}
	else
	{
		state = F_PASS;
    241a:	82 e0       	ldi	r24, 0x02	; 2
    241c:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    241e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2420:	0f 90       	pop	r0
    2422:	0f 90       	pop	r0
    2424:	0f 90       	pop	r0
    2426:	cf 91       	pop	r28
    2428:	df 91       	pop	r29
    242a:	08 95       	ret

0000242c <GPIO_set_pulldown>:
GPIO_error_t GPIO_set_pulldown(uint8 reg, uint8 pin)
{
    242c:	df 93       	push	r29
    242e:	cf 93       	push	r28
    2430:	00 d0       	rcall	.+0      	; 0x2432 <GPIO_set_pulldown+0x6>
    2432:	0f 92       	push	r0
    2434:	cd b7       	in	r28, 0x3d	; 61
    2436:	de b7       	in	r29, 0x3e	; 62
    2438:	8a 83       	std	Y+2, r24	; 0x02
    243a:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t state = S_PASS;
    243c:	81 e0       	ldi	r24, 0x01	; 1
    243e:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS)&&(pin>=0))
    2440:	8b 81       	ldd	r24, Y+3	; 0x03
    2442:	88 30       	cpi	r24, 0x08	; 8
    2444:	30 f5       	brcc	.+76     	; 0x2492 <GPIO_set_pulldown+0x66>
	{
		WRITE_BIT(*registers_data[reg] , pin,LOW);
    2446:	8a 81       	ldd	r24, Y+2	; 0x02
    2448:	88 2f       	mov	r24, r24
    244a:	90 e0       	ldi	r25, 0x00	; 0
    244c:	88 0f       	add	r24, r24
    244e:	99 1f       	adc	r25, r25
    2450:	fc 01       	movw	r30, r24
    2452:	ec 54       	subi	r30, 0x4C	; 76
    2454:	ff 4f       	sbci	r31, 0xFF	; 255
    2456:	a0 81       	ld	r26, Z
    2458:	b1 81       	ldd	r27, Z+1	; 0x01
    245a:	8a 81       	ldd	r24, Y+2	; 0x02
    245c:	88 2f       	mov	r24, r24
    245e:	90 e0       	ldi	r25, 0x00	; 0
    2460:	88 0f       	add	r24, r24
    2462:	99 1f       	adc	r25, r25
    2464:	fc 01       	movw	r30, r24
    2466:	ec 54       	subi	r30, 0x4C	; 76
    2468:	ff 4f       	sbci	r31, 0xFF	; 255
    246a:	01 90       	ld	r0, Z+
    246c:	f0 81       	ld	r31, Z
    246e:	e0 2d       	mov	r30, r0
    2470:	80 81       	ld	r24, Z
    2472:	48 2f       	mov	r20, r24
    2474:	8b 81       	ldd	r24, Y+3	; 0x03
    2476:	28 2f       	mov	r18, r24
    2478:	30 e0       	ldi	r19, 0x00	; 0
    247a:	81 e0       	ldi	r24, 0x01	; 1
    247c:	90 e0       	ldi	r25, 0x00	; 0
    247e:	02 2e       	mov	r0, r18
    2480:	02 c0       	rjmp	.+4      	; 0x2486 <GPIO_set_pulldown+0x5a>
    2482:	88 0f       	add	r24, r24
    2484:	99 1f       	adc	r25, r25
    2486:	0a 94       	dec	r0
    2488:	e2 f7       	brpl	.-8      	; 0x2482 <GPIO_set_pulldown+0x56>
    248a:	80 95       	com	r24
    248c:	84 23       	and	r24, r20
    248e:	8c 93       	st	X, r24
    2490:	02 c0       	rjmp	.+4      	; 0x2496 <GPIO_set_pulldown+0x6a>
	}
	else
	{
		state = F_PASS;
    2492:	82 e0       	ldi	r24, 0x02	; 2
    2494:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    2496:	89 81       	ldd	r24, Y+1	; 0x01
}
    2498:	0f 90       	pop	r0
    249a:	0f 90       	pop	r0
    249c:	0f 90       	pop	r0
    249e:	cf 91       	pop	r28
    24a0:	df 91       	pop	r29
    24a2:	08 95       	ret

000024a4 <GPIO_set_gpiopad>:
void GPIO_set_gpiopad(GPIO_config_t GPIO_pad)
{
    24a4:	df 93       	push	r29
    24a6:	cf 93       	push	r28
    24a8:	0f 92       	push	r0
    24aa:	cd b7       	in	r28, 0x3d	; 61
    24ac:	de b7       	in	r29, 0x3e	; 62
	for (uint8 index=0;index<=MAX_PINS;index++)
    24ae:	19 82       	std	Y+1, r1	; 0x01
    24b0:	31 c0       	rjmp	.+98     	; 0x2514 <GPIO_set_gpiopad+0x70>
	{
		if (GPIO_pad.pin_select[index]==1)
    24b2:	89 81       	ldd	r24, Y+1	; 0x01
    24b4:	28 2f       	mov	r18, r24
    24b6:	30 e0       	ldi	r19, 0x00	; 0
    24b8:	ce 01       	movw	r24, r28
    24ba:	07 96       	adiw	r24, 0x07	; 7
    24bc:	fc 01       	movw	r30, r24
    24be:	e2 0f       	add	r30, r18
    24c0:	f3 1f       	adc	r31, r19
    24c2:	80 81       	ld	r24, Z
    24c4:	81 30       	cpi	r24, 0x01	; 1
    24c6:	19 f5       	brne	.+70     	; 0x250e <GPIO_set_gpiopad+0x6a>
		{
			GPIO_init_pin(GPIO_pad.port_name ,index , GPIO_pad.pin_direction[index]);
    24c8:	4e 81       	ldd	r20, Y+6	; 0x06
    24ca:	89 81       	ldd	r24, Y+1	; 0x01
    24cc:	28 2f       	mov	r18, r24
    24ce:	30 e0       	ldi	r19, 0x00	; 0
    24d0:	ce 01       	movw	r24, r28
    24d2:	0f 96       	adiw	r24, 0x0f	; 15
    24d4:	fc 01       	movw	r30, r24
    24d6:	e2 0f       	add	r30, r18
    24d8:	f3 1f       	adc	r31, r19
    24da:	90 81       	ld	r25, Z
    24dc:	84 2f       	mov	r24, r20
    24de:	69 81       	ldd	r22, Y+1	; 0x01
    24e0:	49 2f       	mov	r20, r25
    24e2:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <GPIO_init_pin>
			if (GPIO_pad.pin_res_type[index]==1)
    24e6:	89 81       	ldd	r24, Y+1	; 0x01
    24e8:	28 2f       	mov	r18, r24
    24ea:	30 e0       	ldi	r19, 0x00	; 0
    24ec:	ce 01       	movw	r24, r28
    24ee:	47 96       	adiw	r24, 0x17	; 23
    24f0:	fc 01       	movw	r30, r24
    24f2:	e2 0f       	add	r30, r18
    24f4:	f3 1f       	adc	r31, r19
    24f6:	80 81       	ld	r24, Z
    24f8:	81 30       	cpi	r24, 0x01	; 1
    24fa:	29 f4       	brne	.+10     	; 0x2506 <GPIO_set_gpiopad+0x62>
			{
				GPIO_set_pullup(GPIO_pad.port_name,index);
    24fc:	8e 81       	ldd	r24, Y+6	; 0x06
    24fe:	69 81       	ldd	r22, Y+1	; 0x01
    2500:	0e 94 cf 11 	call	0x239e	; 0x239e <GPIO_set_pullup>
    2504:	04 c0       	rjmp	.+8      	; 0x250e <GPIO_set_gpiopad+0x6a>
			}else
			{
				GPIO_set_pulldown(GPIO_pad.port_name,index);
    2506:	8e 81       	ldd	r24, Y+6	; 0x06
    2508:	69 81       	ldd	r22, Y+1	; 0x01
    250a:	0e 94 16 12 	call	0x242c	; 0x242c <GPIO_set_pulldown>
	}
	return state;
}
void GPIO_set_gpiopad(GPIO_config_t GPIO_pad)
{
	for (uint8 index=0;index<=MAX_PINS;index++)
    250e:	89 81       	ldd	r24, Y+1	; 0x01
    2510:	8f 5f       	subi	r24, 0xFF	; 255
    2512:	89 83       	std	Y+1, r24	; 0x01
    2514:	89 81       	ldd	r24, Y+1	; 0x01
    2516:	88 30       	cpi	r24, 0x08	; 8
    2518:	60 f2       	brcs	.-104    	; 0x24b2 <GPIO_set_gpiopad+0xe>
				GPIO_set_pulldown(GPIO_pad.port_name,index);
			}

		}
	}
}
    251a:	0f 90       	pop	r0
    251c:	cf 91       	pop	r28
    251e:	df 91       	pop	r29
    2520:	08 95       	ret

00002522 <init_GPIO_INT0_interrupt>:

/************************************************************************/
/*                      Interrupt Functions                             */
/************************************************************************/
static void init_GPIO_INT0_interrupt(GPIO_interrupt_t *obj){
    2522:	df 93       	push	r29
    2524:	cf 93       	push	r28
    2526:	00 d0       	rcall	.+0      	; 0x2528 <init_GPIO_INT0_interrupt+0x6>
    2528:	cd b7       	in	r28, 0x3d	; 61
    252a:	de b7       	in	r29, 0x3e	; 62
    252c:	9a 83       	std	Y+2, r25	; 0x02
    252e:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int0_ptr = obj->interruptFunctionPtr;//local pointerto function ->fun//setcallback
    2530:	e9 81       	ldd	r30, Y+1	; 0x01
    2532:	fa 81       	ldd	r31, Y+2	; 0x02
    2534:	82 81       	ldd	r24, Z+2	; 0x02
    2536:	93 81       	ldd	r25, Z+3	; 0x03
    2538:	90 93 72 01 	sts	0x0172, r25
    253c:	80 93 71 01 	sts	0x0171, r24
	WRITE_BIT(GICR , PIN_6 , HIGH);//Peripheral interrupt 0
    2540:	ab e5       	ldi	r26, 0x5B	; 91
    2542:	b0 e0       	ldi	r27, 0x00	; 0
    2544:	eb e5       	ldi	r30, 0x5B	; 91
    2546:	f0 e0       	ldi	r31, 0x00	; 0
    2548:	80 81       	ld	r24, Z
    254a:	80 64       	ori	r24, 0x40	; 64
    254c:	8c 93       	st	X, r24

	if (obj->interruptSenseControl == LOW_LEVEL_OF_INTERRUPT)
    254e:	e9 81       	ldd	r30, Y+1	; 0x01
    2550:	fa 81       	ldd	r31, Y+2	; 0x02
    2552:	81 81       	ldd	r24, Z+1	; 0x01
    2554:	81 30       	cpi	r24, 0x01	; 1
    2556:	79 f4       	brne	.+30     	; 0x2576 <init_GPIO_INT0_interrupt+0x54>
	{
		WRITE_BIT(MCUCR , PIN_0 , LOW);
    2558:	a5 e5       	ldi	r26, 0x55	; 85
    255a:	b0 e0       	ldi	r27, 0x00	; 0
    255c:	e5 e5       	ldi	r30, 0x55	; 85
    255e:	f0 e0       	ldi	r31, 0x00	; 0
    2560:	80 81       	ld	r24, Z
    2562:	8e 7f       	andi	r24, 0xFE	; 254
    2564:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , LOW);
    2566:	a5 e5       	ldi	r26, 0x55	; 85
    2568:	b0 e0       	ldi	r27, 0x00	; 0
    256a:	e5 e5       	ldi	r30, 0x55	; 85
    256c:	f0 e0       	ldi	r31, 0x00	; 0
    256e:	80 81       	ld	r24, Z
    2570:	8d 7f       	andi	r24, 0xFD	; 253
    2572:	8c 93       	st	X, r24
    2574:	3b c0       	rjmp	.+118    	; 0x25ec <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==ANY_LOGICAL_CHANGE_ON_INTERRUPT)
    2576:	e9 81       	ldd	r30, Y+1	; 0x01
    2578:	fa 81       	ldd	r31, Y+2	; 0x02
    257a:	81 81       	ldd	r24, Z+1	; 0x01
    257c:	82 30       	cpi	r24, 0x02	; 2
    257e:	79 f4       	brne	.+30     	; 0x259e <init_GPIO_INT0_interrupt+0x7c>
	{
		WRITE_BIT(MCUCR , PIN_0 , HIGH);
    2580:	a5 e5       	ldi	r26, 0x55	; 85
    2582:	b0 e0       	ldi	r27, 0x00	; 0
    2584:	e5 e5       	ldi	r30, 0x55	; 85
    2586:	f0 e0       	ldi	r31, 0x00	; 0
    2588:	80 81       	ld	r24, Z
    258a:	81 60       	ori	r24, 0x01	; 1
    258c:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , LOW);
    258e:	a5 e5       	ldi	r26, 0x55	; 85
    2590:	b0 e0       	ldi	r27, 0x00	; 0
    2592:	e5 e5       	ldi	r30, 0x55	; 85
    2594:	f0 e0       	ldi	r31, 0x00	; 0
    2596:	80 81       	ld	r24, Z
    2598:	8d 7f       	andi	r24, 0xFD	; 253
    259a:	8c 93       	st	X, r24
    259c:	27 c0       	rjmp	.+78     	; 0x25ec <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    259e:	e9 81       	ldd	r30, Y+1	; 0x01
    25a0:	fa 81       	ldd	r31, Y+2	; 0x02
    25a2:	81 81       	ldd	r24, Z+1	; 0x01
    25a4:	83 30       	cpi	r24, 0x03	; 3
    25a6:	79 f4       	brne	.+30     	; 0x25c6 <init_GPIO_INT0_interrupt+0xa4>
	{
		WRITE_BIT(MCUCR , PIN_0 , LOW);
    25a8:	a5 e5       	ldi	r26, 0x55	; 85
    25aa:	b0 e0       	ldi	r27, 0x00	; 0
    25ac:	e5 e5       	ldi	r30, 0x55	; 85
    25ae:	f0 e0       	ldi	r31, 0x00	; 0
    25b0:	80 81       	ld	r24, Z
    25b2:	8e 7f       	andi	r24, 0xFE	; 254
    25b4:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    25b6:	a5 e5       	ldi	r26, 0x55	; 85
    25b8:	b0 e0       	ldi	r27, 0x00	; 0
    25ba:	e5 e5       	ldi	r30, 0x55	; 85
    25bc:	f0 e0       	ldi	r31, 0x00	; 0
    25be:	80 81       	ld	r24, Z
    25c0:	82 60       	ori	r24, 0x02	; 2
    25c2:	8c 93       	st	X, r24
    25c4:	13 c0       	rjmp	.+38     	; 0x25ec <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    25c6:	e9 81       	ldd	r30, Y+1	; 0x01
    25c8:	fa 81       	ldd	r31, Y+2	; 0x02
    25ca:	81 81       	ldd	r24, Z+1	; 0x01
    25cc:	84 30       	cpi	r24, 0x04	; 4
    25ce:	71 f4       	brne	.+28     	; 0x25ec <init_GPIO_INT0_interrupt+0xca>
	{
		WRITE_BIT(MCUCR , PIN_0 , HIGH);
    25d0:	a5 e5       	ldi	r26, 0x55	; 85
    25d2:	b0 e0       	ldi	r27, 0x00	; 0
    25d4:	e5 e5       	ldi	r30, 0x55	; 85
    25d6:	f0 e0       	ldi	r31, 0x00	; 0
    25d8:	80 81       	ld	r24, Z
    25da:	81 60       	ori	r24, 0x01	; 1
    25dc:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    25de:	a5 e5       	ldi	r26, 0x55	; 85
    25e0:	b0 e0       	ldi	r27, 0x00	; 0
    25e2:	e5 e5       	ldi	r30, 0x55	; 85
    25e4:	f0 e0       	ldi	r31, 0x00	; 0
    25e6:	80 81       	ld	r24, Z
    25e8:	82 60       	ori	r24, 0x02	; 2
    25ea:	8c 93       	st	X, r24
	}
}
    25ec:	0f 90       	pop	r0
    25ee:	0f 90       	pop	r0
    25f0:	cf 91       	pop	r28
    25f2:	df 91       	pop	r29
    25f4:	08 95       	ret

000025f6 <init_GPIO_INT1_interrupt>:
//-----------------------------------------------------------------------
static void init_GPIO_INT1_interrupt(GPIO_interrupt_t *obj){
    25f6:	df 93       	push	r29
    25f8:	cf 93       	push	r28
    25fa:	00 d0       	rcall	.+0      	; 0x25fc <init_GPIO_INT1_interrupt+0x6>
    25fc:	cd b7       	in	r28, 0x3d	; 61
    25fe:	de b7       	in	r29, 0x3e	; 62
    2600:	9a 83       	std	Y+2, r25	; 0x02
    2602:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int1_ptr = obj->interruptFunctionPtr;
    2604:	e9 81       	ldd	r30, Y+1	; 0x01
    2606:	fa 81       	ldd	r31, Y+2	; 0x02
    2608:	82 81       	ldd	r24, Z+2	; 0x02
    260a:	93 81       	ldd	r25, Z+3	; 0x03
    260c:	90 93 74 01 	sts	0x0174, r25
    2610:	80 93 73 01 	sts	0x0173, r24
	WRITE_BIT(GICR , PIN_7 , HIGH);
    2614:	ab e5       	ldi	r26, 0x5B	; 91
    2616:	b0 e0       	ldi	r27, 0x00	; 0
    2618:	eb e5       	ldi	r30, 0x5B	; 91
    261a:	f0 e0       	ldi	r31, 0x00	; 0
    261c:	80 81       	ld	r24, Z
    261e:	80 68       	ori	r24, 0x80	; 128
    2620:	8c 93       	st	X, r24

	if (obj->interruptSenseControl == LOW_LEVEL_OF_INTERRUPT)
    2622:	e9 81       	ldd	r30, Y+1	; 0x01
    2624:	fa 81       	ldd	r31, Y+2	; 0x02
    2626:	81 81       	ldd	r24, Z+1	; 0x01
    2628:	81 30       	cpi	r24, 0x01	; 1
    262a:	79 f4       	brne	.+30     	; 0x264a <init_GPIO_INT1_interrupt+0x54>
	{
		WRITE_BIT(MCUCR , PIN_2 , LOW);
    262c:	a5 e5       	ldi	r26, 0x55	; 85
    262e:	b0 e0       	ldi	r27, 0x00	; 0
    2630:	e5 e5       	ldi	r30, 0x55	; 85
    2632:	f0 e0       	ldi	r31, 0x00	; 0
    2634:	80 81       	ld	r24, Z
    2636:	8b 7f       	andi	r24, 0xFB	; 251
    2638:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , LOW);
    263a:	a5 e5       	ldi	r26, 0x55	; 85
    263c:	b0 e0       	ldi	r27, 0x00	; 0
    263e:	e5 e5       	ldi	r30, 0x55	; 85
    2640:	f0 e0       	ldi	r31, 0x00	; 0
    2642:	80 81       	ld	r24, Z
    2644:	87 7f       	andi	r24, 0xF7	; 247
    2646:	8c 93       	st	X, r24
    2648:	3b c0       	rjmp	.+118    	; 0x26c0 <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==ANY_LOGICAL_CHANGE_ON_INTERRUPT)
    264a:	e9 81       	ldd	r30, Y+1	; 0x01
    264c:	fa 81       	ldd	r31, Y+2	; 0x02
    264e:	81 81       	ldd	r24, Z+1	; 0x01
    2650:	82 30       	cpi	r24, 0x02	; 2
    2652:	79 f4       	brne	.+30     	; 0x2672 <init_GPIO_INT1_interrupt+0x7c>
	{
		WRITE_BIT(MCUCR , PIN_2 , HIGH);
    2654:	a5 e5       	ldi	r26, 0x55	; 85
    2656:	b0 e0       	ldi	r27, 0x00	; 0
    2658:	e5 e5       	ldi	r30, 0x55	; 85
    265a:	f0 e0       	ldi	r31, 0x00	; 0
    265c:	80 81       	ld	r24, Z
    265e:	84 60       	ori	r24, 0x04	; 4
    2660:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , LOW);
    2662:	a5 e5       	ldi	r26, 0x55	; 85
    2664:	b0 e0       	ldi	r27, 0x00	; 0
    2666:	e5 e5       	ldi	r30, 0x55	; 85
    2668:	f0 e0       	ldi	r31, 0x00	; 0
    266a:	80 81       	ld	r24, Z
    266c:	87 7f       	andi	r24, 0xF7	; 247
    266e:	8c 93       	st	X, r24
    2670:	27 c0       	rjmp	.+78     	; 0x26c0 <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    2672:	e9 81       	ldd	r30, Y+1	; 0x01
    2674:	fa 81       	ldd	r31, Y+2	; 0x02
    2676:	81 81       	ldd	r24, Z+1	; 0x01
    2678:	83 30       	cpi	r24, 0x03	; 3
    267a:	79 f4       	brne	.+30     	; 0x269a <init_GPIO_INT1_interrupt+0xa4>
	{
		WRITE_BIT(MCUCR , PIN_2 , LOW);
    267c:	a5 e5       	ldi	r26, 0x55	; 85
    267e:	b0 e0       	ldi	r27, 0x00	; 0
    2680:	e5 e5       	ldi	r30, 0x55	; 85
    2682:	f0 e0       	ldi	r31, 0x00	; 0
    2684:	80 81       	ld	r24, Z
    2686:	8b 7f       	andi	r24, 0xFB	; 251
    2688:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , HIGH);
    268a:	a5 e5       	ldi	r26, 0x55	; 85
    268c:	b0 e0       	ldi	r27, 0x00	; 0
    268e:	e5 e5       	ldi	r30, 0x55	; 85
    2690:	f0 e0       	ldi	r31, 0x00	; 0
    2692:	80 81       	ld	r24, Z
    2694:	88 60       	ori	r24, 0x08	; 8
    2696:	8c 93       	st	X, r24
    2698:	13 c0       	rjmp	.+38     	; 0x26c0 <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    269a:	e9 81       	ldd	r30, Y+1	; 0x01
    269c:	fa 81       	ldd	r31, Y+2	; 0x02
    269e:	81 81       	ldd	r24, Z+1	; 0x01
    26a0:	84 30       	cpi	r24, 0x04	; 4
    26a2:	71 f4       	brne	.+28     	; 0x26c0 <init_GPIO_INT1_interrupt+0xca>
	{
		WRITE_BIT(MCUCR , PIN_2 , HIGH);
    26a4:	a5 e5       	ldi	r26, 0x55	; 85
    26a6:	b0 e0       	ldi	r27, 0x00	; 0
    26a8:	e5 e5       	ldi	r30, 0x55	; 85
    26aa:	f0 e0       	ldi	r31, 0x00	; 0
    26ac:	80 81       	ld	r24, Z
    26ae:	84 60       	ori	r24, 0x04	; 4
    26b0:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , HIGH);
    26b2:	a5 e5       	ldi	r26, 0x55	; 85
    26b4:	b0 e0       	ldi	r27, 0x00	; 0
    26b6:	e5 e5       	ldi	r30, 0x55	; 85
    26b8:	f0 e0       	ldi	r31, 0x00	; 0
    26ba:	80 81       	ld	r24, Z
    26bc:	88 60       	ori	r24, 0x08	; 8
    26be:	8c 93       	st	X, r24
	}

}
    26c0:	0f 90       	pop	r0
    26c2:	0f 90       	pop	r0
    26c4:	cf 91       	pop	r28
    26c6:	df 91       	pop	r29
    26c8:	08 95       	ret

000026ca <init_GPIO_INT2_interrupt>:
//----------------------------------------------------------------------
static void init_GPIO_INT2_interrupt(GPIO_interrupt_t *obj){
    26ca:	df 93       	push	r29
    26cc:	cf 93       	push	r28
    26ce:	00 d0       	rcall	.+0      	; 0x26d0 <init_GPIO_INT2_interrupt+0x6>
    26d0:	cd b7       	in	r28, 0x3d	; 61
    26d2:	de b7       	in	r29, 0x3e	; 62
    26d4:	9a 83       	std	Y+2, r25	; 0x02
    26d6:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int2_ptr = obj->interruptFunctionPtr;//localptr
    26d8:	e9 81       	ldd	r30, Y+1	; 0x01
    26da:	fa 81       	ldd	r31, Y+2	; 0x02
    26dc:	82 81       	ldd	r24, Z+2	; 0x02
    26de:	93 81       	ldd	r25, Z+3	; 0x03
    26e0:	90 93 76 01 	sts	0x0176, r25
    26e4:	80 93 75 01 	sts	0x0175, r24
	WRITE_BIT(GICR , PIN_5 , HIGH);
    26e8:	ab e5       	ldi	r26, 0x5B	; 91
    26ea:	b0 e0       	ldi	r27, 0x00	; 0
    26ec:	eb e5       	ldi	r30, 0x5B	; 91
    26ee:	f0 e0       	ldi	r31, 0x00	; 0
    26f0:	80 81       	ld	r24, Z
    26f2:	80 62       	ori	r24, 0x20	; 32
    26f4:	8c 93       	st	X, r24

	if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    26f6:	e9 81       	ldd	r30, Y+1	; 0x01
    26f8:	fa 81       	ldd	r31, Y+2	; 0x02
    26fa:	81 81       	ldd	r24, Z+1	; 0x01
    26fc:	83 30       	cpi	r24, 0x03	; 3
    26fe:	41 f4       	brne	.+16     	; 0x2710 <init_GPIO_INT2_interrupt+0x46>
	{
		WRITE_BIT(MCUCSR , PIN_6 , LOW);
    2700:	a4 e5       	ldi	r26, 0x54	; 84
    2702:	b0 e0       	ldi	r27, 0x00	; 0
    2704:	e4 e5       	ldi	r30, 0x54	; 84
    2706:	f0 e0       	ldi	r31, 0x00	; 0
    2708:	80 81       	ld	r24, Z
    270a:	8f 7b       	andi	r24, 0xBF	; 191
    270c:	8c 93       	st	X, r24
    270e:	0c c0       	rjmp	.+24     	; 0x2728 <init_GPIO_INT2_interrupt+0x5e>

	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    2710:	e9 81       	ldd	r30, Y+1	; 0x01
    2712:	fa 81       	ldd	r31, Y+2	; 0x02
    2714:	81 81       	ldd	r24, Z+1	; 0x01
    2716:	84 30       	cpi	r24, 0x04	; 4
    2718:	39 f4       	brne	.+14     	; 0x2728 <init_GPIO_INT2_interrupt+0x5e>
	{
		WRITE_BIT(MCUCSR , PIN_6 , HIGH);
    271a:	a4 e5       	ldi	r26, 0x54	; 84
    271c:	b0 e0       	ldi	r27, 0x00	; 0
    271e:	e4 e5       	ldi	r30, 0x54	; 84
    2720:	f0 e0       	ldi	r31, 0x00	; 0
    2722:	80 81       	ld	r24, Z
    2724:	80 64       	ori	r24, 0x40	; 64
    2726:	8c 93       	st	X, r24
	}

}
    2728:	0f 90       	pop	r0
    272a:	0f 90       	pop	r0
    272c:	cf 91       	pop	r28
    272e:	df 91       	pop	r29
    2730:	08 95       	ret

00002732 <GPIO_init_interrupt>:
//-----------------------------------------------------------------------

void GPIO_init_interrupt(GPIO_interrupt_t *obj){
    2732:	df 93       	push	r29
    2734:	cf 93       	push	r28
    2736:	00 d0       	rcall	.+0      	; 0x2738 <GPIO_init_interrupt+0x6>
    2738:	cd b7       	in	r28, 0x3d	; 61
    273a:	de b7       	in	r29, 0x3e	; 62
    273c:	9a 83       	std	Y+2, r25	; 0x02
    273e:	89 83       	std	Y+1, r24	; 0x01

	//sei();//global interrupt enable
	if (obj->interruptPinSelect == EXT_INTERRPUT_INT0_PD2)
    2740:	e9 81       	ldd	r30, Y+1	; 0x01
    2742:	fa 81       	ldd	r31, Y+2	; 0x02
    2744:	80 81       	ld	r24, Z
    2746:	81 30       	cpi	r24, 0x01	; 1
    2748:	29 f4       	brne	.+10     	; 0x2754 <GPIO_init_interrupt+0x22>
	{
		init_GPIO_INT0_interrupt(obj);
    274a:	89 81       	ldd	r24, Y+1	; 0x01
    274c:	9a 81       	ldd	r25, Y+2	; 0x02
    274e:	0e 94 91 12 	call	0x2522	; 0x2522 <init_GPIO_INT0_interrupt>
    2752:	13 c0       	rjmp	.+38     	; 0x277a <GPIO_init_interrupt+0x48>
	}
	else if (obj->interruptPinSelect == EXT_INTERRPUT_INT1_PD3)
    2754:	e9 81       	ldd	r30, Y+1	; 0x01
    2756:	fa 81       	ldd	r31, Y+2	; 0x02
    2758:	80 81       	ld	r24, Z
    275a:	82 30       	cpi	r24, 0x02	; 2
    275c:	29 f4       	brne	.+10     	; 0x2768 <GPIO_init_interrupt+0x36>
	{
		init_GPIO_INT1_interrupt(obj);
    275e:	89 81       	ldd	r24, Y+1	; 0x01
    2760:	9a 81       	ldd	r25, Y+2	; 0x02
    2762:	0e 94 fb 12 	call	0x25f6	; 0x25f6 <init_GPIO_INT1_interrupt>
    2766:	09 c0       	rjmp	.+18     	; 0x277a <GPIO_init_interrupt+0x48>
	}
	else if (obj->interruptPinSelect == EXT_INTERRPUT_INT2_PB2)
    2768:	e9 81       	ldd	r30, Y+1	; 0x01
    276a:	fa 81       	ldd	r31, Y+2	; 0x02
    276c:	80 81       	ld	r24, Z
    276e:	83 30       	cpi	r24, 0x03	; 3
    2770:	21 f4       	brne	.+8      	; 0x277a <GPIO_init_interrupt+0x48>
	{
		init_GPIO_INT2_interrupt(obj);
    2772:	89 81       	ldd	r24, Y+1	; 0x01
    2774:	9a 81       	ldd	r25, Y+2	; 0x02
    2776:	0e 94 65 13 	call	0x26ca	; 0x26ca <init_GPIO_INT2_interrupt>
	}
}
    277a:	0f 90       	pop	r0
    277c:	0f 90       	pop	r0
    277e:	cf 91       	pop	r28
    2780:	df 91       	pop	r29
    2782:	08 95       	ret

00002784 <GPIOInterrupt_SetEdge>:

void GPIOInterrupt_SetEdge(	GPIO_interruptSenseControl_t interruptSenseControl )
{
    2784:	df 93       	push	r29
    2786:	cf 93       	push	r28
    2788:	0f 92       	push	r0
    278a:	cd b7       	in	r28, 0x3d	; 61
    278c:	de b7       	in	r29, 0x3e	; 62
    278e:	89 83       	std	Y+1, r24	; 0x01
	if (interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    2790:	89 81       	ldd	r24, Y+1	; 0x01
    2792:	83 30       	cpi	r24, 0x03	; 3
    2794:	79 f4       	brne	.+30     	; 0x27b4 <GPIOInterrupt_SetEdge+0x30>
	{
		WRITE_BIT(MCUCR , PIN_0 , LOW);
    2796:	a5 e5       	ldi	r26, 0x55	; 85
    2798:	b0 e0       	ldi	r27, 0x00	; 0
    279a:	e5 e5       	ldi	r30, 0x55	; 85
    279c:	f0 e0       	ldi	r31, 0x00	; 0
    279e:	80 81       	ld	r24, Z
    27a0:	8e 7f       	andi	r24, 0xFE	; 254
    27a2:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    27a4:	a5 e5       	ldi	r26, 0x55	; 85
    27a6:	b0 e0       	ldi	r27, 0x00	; 0
    27a8:	e5 e5       	ldi	r30, 0x55	; 85
    27aa:	f0 e0       	ldi	r31, 0x00	; 0
    27ac:	80 81       	ld	r24, Z
    27ae:	82 60       	ori	r24, 0x02	; 2
    27b0:	8c 93       	st	X, r24
    27b2:	11 c0       	rjmp	.+34     	; 0x27d6 <GPIOInterrupt_SetEdge+0x52>

	}
	else if (interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    27b4:	89 81       	ldd	r24, Y+1	; 0x01
    27b6:	84 30       	cpi	r24, 0x04	; 4
    27b8:	71 f4       	brne	.+28     	; 0x27d6 <GPIOInterrupt_SetEdge+0x52>
	{
		WRITE_BIT(MCUCR , PIN_0 , HIGH);
    27ba:	a5 e5       	ldi	r26, 0x55	; 85
    27bc:	b0 e0       	ldi	r27, 0x00	; 0
    27be:	e5 e5       	ldi	r30, 0x55	; 85
    27c0:	f0 e0       	ldi	r31, 0x00	; 0
    27c2:	80 81       	ld	r24, Z
    27c4:	81 60       	ori	r24, 0x01	; 1
    27c6:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    27c8:	a5 e5       	ldi	r26, 0x55	; 85
    27ca:	b0 e0       	ldi	r27, 0x00	; 0
    27cc:	e5 e5       	ldi	r30, 0x55	; 85
    27ce:	f0 e0       	ldi	r31, 0x00	; 0
    27d0:	80 81       	ld	r24, Z
    27d2:	82 60       	ori	r24, 0x02	; 2
    27d4:	8c 93       	st	X, r24
	}

}
    27d6:	0f 90       	pop	r0
    27d8:	cf 91       	pop	r28
    27da:	df 91       	pop	r29
    27dc:	08 95       	ret

000027de <GPIOInterrupt_SetCallBack>:
void GPIOInterrupt_SetCallBack(	 void(*interruptFunctionPtr)(void))
{
    27de:	df 93       	push	r29
    27e0:	cf 93       	push	r28
    27e2:	00 d0       	rcall	.+0      	; 0x27e4 <GPIOInterrupt_SetCallBack+0x6>
    27e4:	cd b7       	in	r28, 0x3d	; 61
    27e6:	de b7       	in	r29, 0x3e	; 62
    27e8:	9a 83       	std	Y+2, r25	; 0x02
    27ea:	89 83       	std	Y+1, r24	; 0x01
	GPIO_int0_ptr = interruptFunctionPtr;//local pointerto function ->fun//setcallback
    27ec:	89 81       	ldd	r24, Y+1	; 0x01
    27ee:	9a 81       	ldd	r25, Y+2	; 0x02
    27f0:	90 93 72 01 	sts	0x0172, r25
    27f4:	80 93 71 01 	sts	0x0171, r24

}
    27f8:	0f 90       	pop	r0
    27fa:	0f 90       	pop	r0
    27fc:	cf 91       	pop	r28
    27fe:	df 91       	pop	r29
    2800:	08 95       	ret

00002802 <__vector_1>:
//------------------------------------------
ISR(INT0_vect){
    2802:	1f 92       	push	r1
    2804:	0f 92       	push	r0
    2806:	0f b6       	in	r0, 0x3f	; 63
    2808:	0f 92       	push	r0
    280a:	11 24       	eor	r1, r1
    280c:	2f 93       	push	r18
    280e:	3f 93       	push	r19
    2810:	4f 93       	push	r20
    2812:	5f 93       	push	r21
    2814:	6f 93       	push	r22
    2816:	7f 93       	push	r23
    2818:	8f 93       	push	r24
    281a:	9f 93       	push	r25
    281c:	af 93       	push	r26
    281e:	bf 93       	push	r27
    2820:	ef 93       	push	r30
    2822:	ff 93       	push	r31
    2824:	df 93       	push	r29
    2826:	cf 93       	push	r28
    2828:	cd b7       	in	r28, 0x3d	; 61
    282a:	de b7       	in	r29, 0x3e	; 62

	GPIO_int0_ptr();
    282c:	e0 91 71 01 	lds	r30, 0x0171
    2830:	f0 91 72 01 	lds	r31, 0x0172
    2834:	09 95       	icall
}
    2836:	cf 91       	pop	r28
    2838:	df 91       	pop	r29
    283a:	ff 91       	pop	r31
    283c:	ef 91       	pop	r30
    283e:	bf 91       	pop	r27
    2840:	af 91       	pop	r26
    2842:	9f 91       	pop	r25
    2844:	8f 91       	pop	r24
    2846:	7f 91       	pop	r23
    2848:	6f 91       	pop	r22
    284a:	5f 91       	pop	r21
    284c:	4f 91       	pop	r20
    284e:	3f 91       	pop	r19
    2850:	2f 91       	pop	r18
    2852:	0f 90       	pop	r0
    2854:	0f be       	out	0x3f, r0	; 63
    2856:	0f 90       	pop	r0
    2858:	1f 90       	pop	r1
    285a:	18 95       	reti

0000285c <__vector_3>:
//-------------------------------------
//ISR(INT1_vect){
//	(*GPIO_int1_ptr)();
//}
//-----------------------------------
ISR(INT2_vect){
    285c:	1f 92       	push	r1
    285e:	0f 92       	push	r0
    2860:	0f b6       	in	r0, 0x3f	; 63
    2862:	0f 92       	push	r0
    2864:	11 24       	eor	r1, r1
    2866:	2f 93       	push	r18
    2868:	3f 93       	push	r19
    286a:	4f 93       	push	r20
    286c:	5f 93       	push	r21
    286e:	6f 93       	push	r22
    2870:	7f 93       	push	r23
    2872:	8f 93       	push	r24
    2874:	9f 93       	push	r25
    2876:	af 93       	push	r26
    2878:	bf 93       	push	r27
    287a:	ef 93       	push	r30
    287c:	ff 93       	push	r31
    287e:	df 93       	push	r29
    2880:	cf 93       	push	r28
    2882:	cd b7       	in	r28, 0x3d	; 61
    2884:	de b7       	in	r29, 0x3e	; 62
	(*GPIO_int2_ptr)();
    2886:	e0 91 75 01 	lds	r30, 0x0175
    288a:	f0 91 76 01 	lds	r31, 0x0176
    288e:	09 95       	icall
}
    2890:	cf 91       	pop	r28
    2892:	df 91       	pop	r29
    2894:	ff 91       	pop	r31
    2896:	ef 91       	pop	r30
    2898:	bf 91       	pop	r27
    289a:	af 91       	pop	r26
    289c:	9f 91       	pop	r25
    289e:	8f 91       	pop	r24
    28a0:	7f 91       	pop	r23
    28a2:	6f 91       	pop	r22
    28a4:	5f 91       	pop	r21
    28a6:	4f 91       	pop	r20
    28a8:	3f 91       	pop	r19
    28aa:	2f 91       	pop	r18
    28ac:	0f 90       	pop	r0
    28ae:	0f be       	out	0x3f, r0	; 63
    28b0:	0f 90       	pop	r0
    28b2:	1f 90       	pop	r1
    28b4:	18 95       	reti

000028b6 <LCD_WriteCommand>:
}
/************************************* 4 BIT Mode separated Pins functions********************************************/
#elif (LCD_MODE==M_4BIT_SEPARATED)

static void LCD_WriteCommand(uint8 Command)
{
    28b6:	df 93       	push	r29
    28b8:	cf 93       	push	r28
    28ba:	cd b7       	in	r28, 0x3d	; 61
    28bc:	de b7       	in	r29, 0x3e	; 62
    28be:	e9 97       	sbiw	r28, 0x39	; 57
    28c0:	0f b6       	in	r0, 0x3f	; 63
    28c2:	f8 94       	cli
    28c4:	de bf       	out	0x3e, r29	; 62
    28c6:	0f be       	out	0x3f, r0	; 63
    28c8:	cd bf       	out	0x3d, r28	; 61
    28ca:	89 af       	std	Y+57, r24	; 0x39
	GPIO_write_pin(LCD_PORT_CONTROL,RS,LOW);
    28cc:	80 e0       	ldi	r24, 0x00	; 0
    28ce:	61 e0       	ldi	r22, 0x01	; 1
    28d0:	40 e0       	ldi	r20, 0x00	; 0
    28d2:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,RW,LOW);
    28d6:	80 e0       	ldi	r24, 0x00	; 0
    28d8:	62 e0       	ldi	r22, 0x02	; 2
    28da:	40 e0       	ldi	r20, 0x00	; 0
    28dc:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Command,4));
    28e0:	89 ad       	ldd	r24, Y+57	; 0x39
    28e2:	82 95       	swap	r24
    28e4:	8f 70       	andi	r24, 0x0F	; 15
    28e6:	98 2f       	mov	r25, r24
    28e8:	91 70       	andi	r25, 0x01	; 1
    28ea:	80 e0       	ldi	r24, 0x00	; 0
    28ec:	64 e0       	ldi	r22, 0x04	; 4
    28ee:	49 2f       	mov	r20, r25
    28f0:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Command,5));
    28f4:	89 ad       	ldd	r24, Y+57	; 0x39
    28f6:	82 95       	swap	r24
    28f8:	86 95       	lsr	r24
    28fa:	87 70       	andi	r24, 0x07	; 7
    28fc:	98 2f       	mov	r25, r24
    28fe:	91 70       	andi	r25, 0x01	; 1
    2900:	80 e0       	ldi	r24, 0x00	; 0
    2902:	65 e0       	ldi	r22, 0x05	; 5
    2904:	49 2f       	mov	r20, r25
    2906:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Command,6));
    290a:	89 ad       	ldd	r24, Y+57	; 0x39
    290c:	82 95       	swap	r24
    290e:	86 95       	lsr	r24
    2910:	86 95       	lsr	r24
    2912:	83 70       	andi	r24, 0x03	; 3
    2914:	98 2f       	mov	r25, r24
    2916:	91 70       	andi	r25, 0x01	; 1
    2918:	80 e0       	ldi	r24, 0x00	; 0
    291a:	66 e0       	ldi	r22, 0x06	; 6
    291c:	49 2f       	mov	r20, r25
    291e:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Command,7));
    2922:	89 ad       	ldd	r24, Y+57	; 0x39
    2924:	98 2f       	mov	r25, r24
    2926:	99 1f       	adc	r25, r25
    2928:	99 27       	eor	r25, r25
    292a:	99 1f       	adc	r25, r25
    292c:	80 e0       	ldi	r24, 0x00	; 0
    292e:	67 e0       	ldi	r22, 0x07	; 7
    2930:	49 2f       	mov	r20, r25
    2932:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    2936:	80 e0       	ldi	r24, 0x00	; 0
    2938:	63 e0       	ldi	r22, 0x03	; 3
    293a:	41 e0       	ldi	r20, 0x01	; 1
    293c:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    2940:	80 e0       	ldi	r24, 0x00	; 0
    2942:	90 e0       	ldi	r25, 0x00	; 0
    2944:	a0 e0       	ldi	r26, 0x00	; 0
    2946:	b0 e4       	ldi	r27, 0x40	; 64
    2948:	8d ab       	std	Y+53, r24	; 0x35
    294a:	9e ab       	std	Y+54, r25	; 0x36
    294c:	af ab       	std	Y+55, r26	; 0x37
    294e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2950:	6d a9       	ldd	r22, Y+53	; 0x35
    2952:	7e a9       	ldd	r23, Y+54	; 0x36
    2954:	8f a9       	ldd	r24, Y+55	; 0x37
    2956:	98 ad       	ldd	r25, Y+56	; 0x38
    2958:	20 e0       	ldi	r18, 0x00	; 0
    295a:	30 e0       	ldi	r19, 0x00	; 0
    295c:	4a ef       	ldi	r20, 0xFA	; 250
    295e:	54 e4       	ldi	r21, 0x44	; 68
    2960:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2964:	dc 01       	movw	r26, r24
    2966:	cb 01       	movw	r24, r22
    2968:	89 ab       	std	Y+49, r24	; 0x31
    296a:	9a ab       	std	Y+50, r25	; 0x32
    296c:	ab ab       	std	Y+51, r26	; 0x33
    296e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2970:	69 a9       	ldd	r22, Y+49	; 0x31
    2972:	7a a9       	ldd	r23, Y+50	; 0x32
    2974:	8b a9       	ldd	r24, Y+51	; 0x33
    2976:	9c a9       	ldd	r25, Y+52	; 0x34
    2978:	20 e0       	ldi	r18, 0x00	; 0
    297a:	30 e0       	ldi	r19, 0x00	; 0
    297c:	40 e8       	ldi	r20, 0x80	; 128
    297e:	5f e3       	ldi	r21, 0x3F	; 63
    2980:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2984:	88 23       	and	r24, r24
    2986:	2c f4       	brge	.+10     	; 0x2992 <LCD_WriteCommand+0xdc>
		__ticks = 1;
    2988:	81 e0       	ldi	r24, 0x01	; 1
    298a:	90 e0       	ldi	r25, 0x00	; 0
    298c:	98 ab       	std	Y+48, r25	; 0x30
    298e:	8f a7       	std	Y+47, r24	; 0x2f
    2990:	3f c0       	rjmp	.+126    	; 0x2a10 <LCD_WriteCommand+0x15a>
	else if (__tmp > 65535)
    2992:	69 a9       	ldd	r22, Y+49	; 0x31
    2994:	7a a9       	ldd	r23, Y+50	; 0x32
    2996:	8b a9       	ldd	r24, Y+51	; 0x33
    2998:	9c a9       	ldd	r25, Y+52	; 0x34
    299a:	20 e0       	ldi	r18, 0x00	; 0
    299c:	3f ef       	ldi	r19, 0xFF	; 255
    299e:	4f e7       	ldi	r20, 0x7F	; 127
    29a0:	57 e4       	ldi	r21, 0x47	; 71
    29a2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    29a6:	18 16       	cp	r1, r24
    29a8:	4c f5       	brge	.+82     	; 0x29fc <LCD_WriteCommand+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29aa:	6d a9       	ldd	r22, Y+53	; 0x35
    29ac:	7e a9       	ldd	r23, Y+54	; 0x36
    29ae:	8f a9       	ldd	r24, Y+55	; 0x37
    29b0:	98 ad       	ldd	r25, Y+56	; 0x38
    29b2:	20 e0       	ldi	r18, 0x00	; 0
    29b4:	30 e0       	ldi	r19, 0x00	; 0
    29b6:	40 e2       	ldi	r20, 0x20	; 32
    29b8:	51 e4       	ldi	r21, 0x41	; 65
    29ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29be:	dc 01       	movw	r26, r24
    29c0:	cb 01       	movw	r24, r22
    29c2:	bc 01       	movw	r22, r24
    29c4:	cd 01       	movw	r24, r26
    29c6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29ca:	dc 01       	movw	r26, r24
    29cc:	cb 01       	movw	r24, r22
    29ce:	98 ab       	std	Y+48, r25	; 0x30
    29d0:	8f a7       	std	Y+47, r24	; 0x2f
    29d2:	0f c0       	rjmp	.+30     	; 0x29f2 <LCD_WriteCommand+0x13c>
    29d4:	88 ec       	ldi	r24, 0xC8	; 200
    29d6:	90 e0       	ldi	r25, 0x00	; 0
    29d8:	9e a7       	std	Y+46, r25	; 0x2e
    29da:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    29dc:	8d a5       	ldd	r24, Y+45	; 0x2d
    29de:	9e a5       	ldd	r25, Y+46	; 0x2e
    29e0:	01 97       	sbiw	r24, 0x01	; 1
    29e2:	f1 f7       	brne	.-4      	; 0x29e0 <LCD_WriteCommand+0x12a>
    29e4:	9e a7       	std	Y+46, r25	; 0x2e
    29e6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29e8:	8f a5       	ldd	r24, Y+47	; 0x2f
    29ea:	98 a9       	ldd	r25, Y+48	; 0x30
    29ec:	01 97       	sbiw	r24, 0x01	; 1
    29ee:	98 ab       	std	Y+48, r25	; 0x30
    29f0:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29f2:	8f a5       	ldd	r24, Y+47	; 0x2f
    29f4:	98 a9       	ldd	r25, Y+48	; 0x30
    29f6:	00 97       	sbiw	r24, 0x00	; 0
    29f8:	69 f7       	brne	.-38     	; 0x29d4 <LCD_WriteCommand+0x11e>
    29fa:	14 c0       	rjmp	.+40     	; 0x2a24 <LCD_WriteCommand+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29fc:	69 a9       	ldd	r22, Y+49	; 0x31
    29fe:	7a a9       	ldd	r23, Y+50	; 0x32
    2a00:	8b a9       	ldd	r24, Y+51	; 0x33
    2a02:	9c a9       	ldd	r25, Y+52	; 0x34
    2a04:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a08:	dc 01       	movw	r26, r24
    2a0a:	cb 01       	movw	r24, r22
    2a0c:	98 ab       	std	Y+48, r25	; 0x30
    2a0e:	8f a7       	std	Y+47, r24	; 0x2f
    2a10:	8f a5       	ldd	r24, Y+47	; 0x2f
    2a12:	98 a9       	ldd	r25, Y+48	; 0x30
    2a14:	9c a7       	std	Y+44, r25	; 0x2c
    2a16:	8b a7       	std	Y+43, r24	; 0x2b
    2a18:	8b a5       	ldd	r24, Y+43	; 0x2b
    2a1a:	9c a5       	ldd	r25, Y+44	; 0x2c
    2a1c:	01 97       	sbiw	r24, 0x01	; 1
    2a1e:	f1 f7       	brne	.-4      	; 0x2a1c <LCD_WriteCommand+0x166>
    2a20:	9c a7       	std	Y+44, r25	; 0x2c
    2a22:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    2a24:	80 e0       	ldi	r24, 0x00	; 0
    2a26:	63 e0       	ldi	r22, 0x03	; 3
    2a28:	40 e0       	ldi	r20, 0x00	; 0
    2a2a:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    2a2e:	80 e0       	ldi	r24, 0x00	; 0
    2a30:	90 e0       	ldi	r25, 0x00	; 0
    2a32:	a0 e0       	ldi	r26, 0x00	; 0
    2a34:	b0 e4       	ldi	r27, 0x40	; 64
    2a36:	8f a3       	std	Y+39, r24	; 0x27
    2a38:	98 a7       	std	Y+40, r25	; 0x28
    2a3a:	a9 a7       	std	Y+41, r26	; 0x29
    2a3c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a3e:	6f a1       	ldd	r22, Y+39	; 0x27
    2a40:	78 a5       	ldd	r23, Y+40	; 0x28
    2a42:	89 a5       	ldd	r24, Y+41	; 0x29
    2a44:	9a a5       	ldd	r25, Y+42	; 0x2a
    2a46:	20 e0       	ldi	r18, 0x00	; 0
    2a48:	30 e0       	ldi	r19, 0x00	; 0
    2a4a:	4a ef       	ldi	r20, 0xFA	; 250
    2a4c:	54 e4       	ldi	r21, 0x44	; 68
    2a4e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a52:	dc 01       	movw	r26, r24
    2a54:	cb 01       	movw	r24, r22
    2a56:	8b a3       	std	Y+35, r24	; 0x23
    2a58:	9c a3       	std	Y+36, r25	; 0x24
    2a5a:	ad a3       	std	Y+37, r26	; 0x25
    2a5c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2a5e:	6b a1       	ldd	r22, Y+35	; 0x23
    2a60:	7c a1       	ldd	r23, Y+36	; 0x24
    2a62:	8d a1       	ldd	r24, Y+37	; 0x25
    2a64:	9e a1       	ldd	r25, Y+38	; 0x26
    2a66:	20 e0       	ldi	r18, 0x00	; 0
    2a68:	30 e0       	ldi	r19, 0x00	; 0
    2a6a:	40 e8       	ldi	r20, 0x80	; 128
    2a6c:	5f e3       	ldi	r21, 0x3F	; 63
    2a6e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2a72:	88 23       	and	r24, r24
    2a74:	2c f4       	brge	.+10     	; 0x2a80 <LCD_WriteCommand+0x1ca>
		__ticks = 1;
    2a76:	81 e0       	ldi	r24, 0x01	; 1
    2a78:	90 e0       	ldi	r25, 0x00	; 0
    2a7a:	9a a3       	std	Y+34, r25	; 0x22
    2a7c:	89 a3       	std	Y+33, r24	; 0x21
    2a7e:	3f c0       	rjmp	.+126    	; 0x2afe <LCD_WriteCommand+0x248>
	else if (__tmp > 65535)
    2a80:	6b a1       	ldd	r22, Y+35	; 0x23
    2a82:	7c a1       	ldd	r23, Y+36	; 0x24
    2a84:	8d a1       	ldd	r24, Y+37	; 0x25
    2a86:	9e a1       	ldd	r25, Y+38	; 0x26
    2a88:	20 e0       	ldi	r18, 0x00	; 0
    2a8a:	3f ef       	ldi	r19, 0xFF	; 255
    2a8c:	4f e7       	ldi	r20, 0x7F	; 127
    2a8e:	57 e4       	ldi	r21, 0x47	; 71
    2a90:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2a94:	18 16       	cp	r1, r24
    2a96:	4c f5       	brge	.+82     	; 0x2aea <LCD_WriteCommand+0x234>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a98:	6f a1       	ldd	r22, Y+39	; 0x27
    2a9a:	78 a5       	ldd	r23, Y+40	; 0x28
    2a9c:	89 a5       	ldd	r24, Y+41	; 0x29
    2a9e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2aa0:	20 e0       	ldi	r18, 0x00	; 0
    2aa2:	30 e0       	ldi	r19, 0x00	; 0
    2aa4:	40 e2       	ldi	r20, 0x20	; 32
    2aa6:	51 e4       	ldi	r21, 0x41	; 65
    2aa8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2aac:	dc 01       	movw	r26, r24
    2aae:	cb 01       	movw	r24, r22
    2ab0:	bc 01       	movw	r22, r24
    2ab2:	cd 01       	movw	r24, r26
    2ab4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ab8:	dc 01       	movw	r26, r24
    2aba:	cb 01       	movw	r24, r22
    2abc:	9a a3       	std	Y+34, r25	; 0x22
    2abe:	89 a3       	std	Y+33, r24	; 0x21
    2ac0:	0f c0       	rjmp	.+30     	; 0x2ae0 <LCD_WriteCommand+0x22a>
    2ac2:	88 ec       	ldi	r24, 0xC8	; 200
    2ac4:	90 e0       	ldi	r25, 0x00	; 0
    2ac6:	98 a3       	std	Y+32, r25	; 0x20
    2ac8:	8f 8f       	std	Y+31, r24	; 0x1f
    2aca:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2acc:	98 a1       	ldd	r25, Y+32	; 0x20
    2ace:	01 97       	sbiw	r24, 0x01	; 1
    2ad0:	f1 f7       	brne	.-4      	; 0x2ace <LCD_WriteCommand+0x218>
    2ad2:	98 a3       	std	Y+32, r25	; 0x20
    2ad4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ad6:	89 a1       	ldd	r24, Y+33	; 0x21
    2ad8:	9a a1       	ldd	r25, Y+34	; 0x22
    2ada:	01 97       	sbiw	r24, 0x01	; 1
    2adc:	9a a3       	std	Y+34, r25	; 0x22
    2ade:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ae0:	89 a1       	ldd	r24, Y+33	; 0x21
    2ae2:	9a a1       	ldd	r25, Y+34	; 0x22
    2ae4:	00 97       	sbiw	r24, 0x00	; 0
    2ae6:	69 f7       	brne	.-38     	; 0x2ac2 <LCD_WriteCommand+0x20c>
    2ae8:	14 c0       	rjmp	.+40     	; 0x2b12 <LCD_WriteCommand+0x25c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2aea:	6b a1       	ldd	r22, Y+35	; 0x23
    2aec:	7c a1       	ldd	r23, Y+36	; 0x24
    2aee:	8d a1       	ldd	r24, Y+37	; 0x25
    2af0:	9e a1       	ldd	r25, Y+38	; 0x26
    2af2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2af6:	dc 01       	movw	r26, r24
    2af8:	cb 01       	movw	r24, r22
    2afa:	9a a3       	std	Y+34, r25	; 0x22
    2afc:	89 a3       	std	Y+33, r24	; 0x21
    2afe:	89 a1       	ldd	r24, Y+33	; 0x21
    2b00:	9a a1       	ldd	r25, Y+34	; 0x22
    2b02:	9e 8f       	std	Y+30, r25	; 0x1e
    2b04:	8d 8f       	std	Y+29, r24	; 0x1d
    2b06:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2b08:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2b0a:	01 97       	sbiw	r24, 0x01	; 1
    2b0c:	f1 f7       	brne	.-4      	; 0x2b0a <LCD_WriteCommand+0x254>
    2b0e:	9e 8f       	std	Y+30, r25	; 0x1e
    2b10:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Command,0));
    2b12:	89 ad       	ldd	r24, Y+57	; 0x39
    2b14:	98 2f       	mov	r25, r24
    2b16:	91 70       	andi	r25, 0x01	; 1
    2b18:	80 e0       	ldi	r24, 0x00	; 0
    2b1a:	64 e0       	ldi	r22, 0x04	; 4
    2b1c:	49 2f       	mov	r20, r25
    2b1e:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Command,1));
    2b22:	89 ad       	ldd	r24, Y+57	; 0x39
    2b24:	86 95       	lsr	r24
    2b26:	98 2f       	mov	r25, r24
    2b28:	91 70       	andi	r25, 0x01	; 1
    2b2a:	80 e0       	ldi	r24, 0x00	; 0
    2b2c:	65 e0       	ldi	r22, 0x05	; 5
    2b2e:	49 2f       	mov	r20, r25
    2b30:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Command,2));
    2b34:	89 ad       	ldd	r24, Y+57	; 0x39
    2b36:	86 95       	lsr	r24
    2b38:	86 95       	lsr	r24
    2b3a:	98 2f       	mov	r25, r24
    2b3c:	91 70       	andi	r25, 0x01	; 1
    2b3e:	80 e0       	ldi	r24, 0x00	; 0
    2b40:	66 e0       	ldi	r22, 0x06	; 6
    2b42:	49 2f       	mov	r20, r25
    2b44:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Command,3));
    2b48:	89 ad       	ldd	r24, Y+57	; 0x39
    2b4a:	86 95       	lsr	r24
    2b4c:	86 95       	lsr	r24
    2b4e:	86 95       	lsr	r24
    2b50:	98 2f       	mov	r25, r24
    2b52:	91 70       	andi	r25, 0x01	; 1
    2b54:	80 e0       	ldi	r24, 0x00	; 0
    2b56:	67 e0       	ldi	r22, 0x07	; 7
    2b58:	49 2f       	mov	r20, r25
    2b5a:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    2b5e:	80 e0       	ldi	r24, 0x00	; 0
    2b60:	63 e0       	ldi	r22, 0x03	; 3
    2b62:	41 e0       	ldi	r20, 0x01	; 1
    2b64:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    2b68:	80 e0       	ldi	r24, 0x00	; 0
    2b6a:	90 e0       	ldi	r25, 0x00	; 0
    2b6c:	a0 e0       	ldi	r26, 0x00	; 0
    2b6e:	b0 e4       	ldi	r27, 0x40	; 64
    2b70:	89 8f       	std	Y+25, r24	; 0x19
    2b72:	9a 8f       	std	Y+26, r25	; 0x1a
    2b74:	ab 8f       	std	Y+27, r26	; 0x1b
    2b76:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b78:	69 8d       	ldd	r22, Y+25	; 0x19
    2b7a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2b7c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2b7e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2b80:	20 e0       	ldi	r18, 0x00	; 0
    2b82:	30 e0       	ldi	r19, 0x00	; 0
    2b84:	4a ef       	ldi	r20, 0xFA	; 250
    2b86:	54 e4       	ldi	r21, 0x44	; 68
    2b88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b8c:	dc 01       	movw	r26, r24
    2b8e:	cb 01       	movw	r24, r22
    2b90:	8d 8b       	std	Y+21, r24	; 0x15
    2b92:	9e 8b       	std	Y+22, r25	; 0x16
    2b94:	af 8b       	std	Y+23, r26	; 0x17
    2b96:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2b98:	6d 89       	ldd	r22, Y+21	; 0x15
    2b9a:	7e 89       	ldd	r23, Y+22	; 0x16
    2b9c:	8f 89       	ldd	r24, Y+23	; 0x17
    2b9e:	98 8d       	ldd	r25, Y+24	; 0x18
    2ba0:	20 e0       	ldi	r18, 0x00	; 0
    2ba2:	30 e0       	ldi	r19, 0x00	; 0
    2ba4:	40 e8       	ldi	r20, 0x80	; 128
    2ba6:	5f e3       	ldi	r21, 0x3F	; 63
    2ba8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2bac:	88 23       	and	r24, r24
    2bae:	2c f4       	brge	.+10     	; 0x2bba <LCD_WriteCommand+0x304>
		__ticks = 1;
    2bb0:	81 e0       	ldi	r24, 0x01	; 1
    2bb2:	90 e0       	ldi	r25, 0x00	; 0
    2bb4:	9c 8b       	std	Y+20, r25	; 0x14
    2bb6:	8b 8b       	std	Y+19, r24	; 0x13
    2bb8:	3f c0       	rjmp	.+126    	; 0x2c38 <LCD_WriteCommand+0x382>
	else if (__tmp > 65535)
    2bba:	6d 89       	ldd	r22, Y+21	; 0x15
    2bbc:	7e 89       	ldd	r23, Y+22	; 0x16
    2bbe:	8f 89       	ldd	r24, Y+23	; 0x17
    2bc0:	98 8d       	ldd	r25, Y+24	; 0x18
    2bc2:	20 e0       	ldi	r18, 0x00	; 0
    2bc4:	3f ef       	ldi	r19, 0xFF	; 255
    2bc6:	4f e7       	ldi	r20, 0x7F	; 127
    2bc8:	57 e4       	ldi	r21, 0x47	; 71
    2bca:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2bce:	18 16       	cp	r1, r24
    2bd0:	4c f5       	brge	.+82     	; 0x2c24 <LCD_WriteCommand+0x36e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2bd2:	69 8d       	ldd	r22, Y+25	; 0x19
    2bd4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2bd6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2bd8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2bda:	20 e0       	ldi	r18, 0x00	; 0
    2bdc:	30 e0       	ldi	r19, 0x00	; 0
    2bde:	40 e2       	ldi	r20, 0x20	; 32
    2be0:	51 e4       	ldi	r21, 0x41	; 65
    2be2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2be6:	dc 01       	movw	r26, r24
    2be8:	cb 01       	movw	r24, r22
    2bea:	bc 01       	movw	r22, r24
    2bec:	cd 01       	movw	r24, r26
    2bee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bf2:	dc 01       	movw	r26, r24
    2bf4:	cb 01       	movw	r24, r22
    2bf6:	9c 8b       	std	Y+20, r25	; 0x14
    2bf8:	8b 8b       	std	Y+19, r24	; 0x13
    2bfa:	0f c0       	rjmp	.+30     	; 0x2c1a <LCD_WriteCommand+0x364>
    2bfc:	88 ec       	ldi	r24, 0xC8	; 200
    2bfe:	90 e0       	ldi	r25, 0x00	; 0
    2c00:	9a 8b       	std	Y+18, r25	; 0x12
    2c02:	89 8b       	std	Y+17, r24	; 0x11
    2c04:	89 89       	ldd	r24, Y+17	; 0x11
    2c06:	9a 89       	ldd	r25, Y+18	; 0x12
    2c08:	01 97       	sbiw	r24, 0x01	; 1
    2c0a:	f1 f7       	brne	.-4      	; 0x2c08 <LCD_WriteCommand+0x352>
    2c0c:	9a 8b       	std	Y+18, r25	; 0x12
    2c0e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c10:	8b 89       	ldd	r24, Y+19	; 0x13
    2c12:	9c 89       	ldd	r25, Y+20	; 0x14
    2c14:	01 97       	sbiw	r24, 0x01	; 1
    2c16:	9c 8b       	std	Y+20, r25	; 0x14
    2c18:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c1a:	8b 89       	ldd	r24, Y+19	; 0x13
    2c1c:	9c 89       	ldd	r25, Y+20	; 0x14
    2c1e:	00 97       	sbiw	r24, 0x00	; 0
    2c20:	69 f7       	brne	.-38     	; 0x2bfc <LCD_WriteCommand+0x346>
    2c22:	14 c0       	rjmp	.+40     	; 0x2c4c <LCD_WriteCommand+0x396>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c24:	6d 89       	ldd	r22, Y+21	; 0x15
    2c26:	7e 89       	ldd	r23, Y+22	; 0x16
    2c28:	8f 89       	ldd	r24, Y+23	; 0x17
    2c2a:	98 8d       	ldd	r25, Y+24	; 0x18
    2c2c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c30:	dc 01       	movw	r26, r24
    2c32:	cb 01       	movw	r24, r22
    2c34:	9c 8b       	std	Y+20, r25	; 0x14
    2c36:	8b 8b       	std	Y+19, r24	; 0x13
    2c38:	8b 89       	ldd	r24, Y+19	; 0x13
    2c3a:	9c 89       	ldd	r25, Y+20	; 0x14
    2c3c:	98 8b       	std	Y+16, r25	; 0x10
    2c3e:	8f 87       	std	Y+15, r24	; 0x0f
    2c40:	8f 85       	ldd	r24, Y+15	; 0x0f
    2c42:	98 89       	ldd	r25, Y+16	; 0x10
    2c44:	01 97       	sbiw	r24, 0x01	; 1
    2c46:	f1 f7       	brne	.-4      	; 0x2c44 <LCD_WriteCommand+0x38e>
    2c48:	98 8b       	std	Y+16, r25	; 0x10
    2c4a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    2c4c:	80 e0       	ldi	r24, 0x00	; 0
    2c4e:	63 e0       	ldi	r22, 0x03	; 3
    2c50:	40 e0       	ldi	r20, 0x00	; 0
    2c52:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    2c56:	80 e0       	ldi	r24, 0x00	; 0
    2c58:	90 e0       	ldi	r25, 0x00	; 0
    2c5a:	a0 e0       	ldi	r26, 0x00	; 0
    2c5c:	b0 e4       	ldi	r27, 0x40	; 64
    2c5e:	8b 87       	std	Y+11, r24	; 0x0b
    2c60:	9c 87       	std	Y+12, r25	; 0x0c
    2c62:	ad 87       	std	Y+13, r26	; 0x0d
    2c64:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c66:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c68:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c6a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c6c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c6e:	20 e0       	ldi	r18, 0x00	; 0
    2c70:	30 e0       	ldi	r19, 0x00	; 0
    2c72:	4a ef       	ldi	r20, 0xFA	; 250
    2c74:	54 e4       	ldi	r21, 0x44	; 68
    2c76:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c7a:	dc 01       	movw	r26, r24
    2c7c:	cb 01       	movw	r24, r22
    2c7e:	8f 83       	std	Y+7, r24	; 0x07
    2c80:	98 87       	std	Y+8, r25	; 0x08
    2c82:	a9 87       	std	Y+9, r26	; 0x09
    2c84:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2c86:	6f 81       	ldd	r22, Y+7	; 0x07
    2c88:	78 85       	ldd	r23, Y+8	; 0x08
    2c8a:	89 85       	ldd	r24, Y+9	; 0x09
    2c8c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c8e:	20 e0       	ldi	r18, 0x00	; 0
    2c90:	30 e0       	ldi	r19, 0x00	; 0
    2c92:	40 e8       	ldi	r20, 0x80	; 128
    2c94:	5f e3       	ldi	r21, 0x3F	; 63
    2c96:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2c9a:	88 23       	and	r24, r24
    2c9c:	2c f4       	brge	.+10     	; 0x2ca8 <LCD_WriteCommand+0x3f2>
		__ticks = 1;
    2c9e:	81 e0       	ldi	r24, 0x01	; 1
    2ca0:	90 e0       	ldi	r25, 0x00	; 0
    2ca2:	9e 83       	std	Y+6, r25	; 0x06
    2ca4:	8d 83       	std	Y+5, r24	; 0x05
    2ca6:	3f c0       	rjmp	.+126    	; 0x2d26 <LCD_WriteCommand+0x470>
	else if (__tmp > 65535)
    2ca8:	6f 81       	ldd	r22, Y+7	; 0x07
    2caa:	78 85       	ldd	r23, Y+8	; 0x08
    2cac:	89 85       	ldd	r24, Y+9	; 0x09
    2cae:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cb0:	20 e0       	ldi	r18, 0x00	; 0
    2cb2:	3f ef       	ldi	r19, 0xFF	; 255
    2cb4:	4f e7       	ldi	r20, 0x7F	; 127
    2cb6:	57 e4       	ldi	r21, 0x47	; 71
    2cb8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2cbc:	18 16       	cp	r1, r24
    2cbe:	4c f5       	brge	.+82     	; 0x2d12 <LCD_WriteCommand+0x45c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2cc0:	6b 85       	ldd	r22, Y+11	; 0x0b
    2cc2:	7c 85       	ldd	r23, Y+12	; 0x0c
    2cc4:	8d 85       	ldd	r24, Y+13	; 0x0d
    2cc6:	9e 85       	ldd	r25, Y+14	; 0x0e
    2cc8:	20 e0       	ldi	r18, 0x00	; 0
    2cca:	30 e0       	ldi	r19, 0x00	; 0
    2ccc:	40 e2       	ldi	r20, 0x20	; 32
    2cce:	51 e4       	ldi	r21, 0x41	; 65
    2cd0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cd4:	dc 01       	movw	r26, r24
    2cd6:	cb 01       	movw	r24, r22
    2cd8:	bc 01       	movw	r22, r24
    2cda:	cd 01       	movw	r24, r26
    2cdc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ce0:	dc 01       	movw	r26, r24
    2ce2:	cb 01       	movw	r24, r22
    2ce4:	9e 83       	std	Y+6, r25	; 0x06
    2ce6:	8d 83       	std	Y+5, r24	; 0x05
    2ce8:	0f c0       	rjmp	.+30     	; 0x2d08 <LCD_WriteCommand+0x452>
    2cea:	88 ec       	ldi	r24, 0xC8	; 200
    2cec:	90 e0       	ldi	r25, 0x00	; 0
    2cee:	9c 83       	std	Y+4, r25	; 0x04
    2cf0:	8b 83       	std	Y+3, r24	; 0x03
    2cf2:	8b 81       	ldd	r24, Y+3	; 0x03
    2cf4:	9c 81       	ldd	r25, Y+4	; 0x04
    2cf6:	01 97       	sbiw	r24, 0x01	; 1
    2cf8:	f1 f7       	brne	.-4      	; 0x2cf6 <LCD_WriteCommand+0x440>
    2cfa:	9c 83       	std	Y+4, r25	; 0x04
    2cfc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2cfe:	8d 81       	ldd	r24, Y+5	; 0x05
    2d00:	9e 81       	ldd	r25, Y+6	; 0x06
    2d02:	01 97       	sbiw	r24, 0x01	; 1
    2d04:	9e 83       	std	Y+6, r25	; 0x06
    2d06:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d08:	8d 81       	ldd	r24, Y+5	; 0x05
    2d0a:	9e 81       	ldd	r25, Y+6	; 0x06
    2d0c:	00 97       	sbiw	r24, 0x00	; 0
    2d0e:	69 f7       	brne	.-38     	; 0x2cea <LCD_WriteCommand+0x434>
    2d10:	14 c0       	rjmp	.+40     	; 0x2d3a <LCD_WriteCommand+0x484>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d12:	6f 81       	ldd	r22, Y+7	; 0x07
    2d14:	78 85       	ldd	r23, Y+8	; 0x08
    2d16:	89 85       	ldd	r24, Y+9	; 0x09
    2d18:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d1a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d1e:	dc 01       	movw	r26, r24
    2d20:	cb 01       	movw	r24, r22
    2d22:	9e 83       	std	Y+6, r25	; 0x06
    2d24:	8d 83       	std	Y+5, r24	; 0x05
    2d26:	8d 81       	ldd	r24, Y+5	; 0x05
    2d28:	9e 81       	ldd	r25, Y+6	; 0x06
    2d2a:	9a 83       	std	Y+2, r25	; 0x02
    2d2c:	89 83       	std	Y+1, r24	; 0x01
    2d2e:	89 81       	ldd	r24, Y+1	; 0x01
    2d30:	9a 81       	ldd	r25, Y+2	; 0x02
    2d32:	01 97       	sbiw	r24, 0x01	; 1
    2d34:	f1 f7       	brne	.-4      	; 0x2d32 <LCD_WriteCommand+0x47c>
    2d36:	9a 83       	std	Y+2, r25	; 0x02
    2d38:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    2d3a:	e9 96       	adiw	r28, 0x39	; 57
    2d3c:	0f b6       	in	r0, 0x3f	; 63
    2d3e:	f8 94       	cli
    2d40:	de bf       	out	0x3e, r29	; 62
    2d42:	0f be       	out	0x3f, r0	; 63
    2d44:	cd bf       	out	0x3d, r28	; 61
    2d46:	cf 91       	pop	r28
    2d48:	df 91       	pop	r29
    2d4a:	08 95       	ret

00002d4c <LCD_WriteData>:

static void LCD_WriteData(uint8 Data)
{
    2d4c:	df 93       	push	r29
    2d4e:	cf 93       	push	r28
    2d50:	cd b7       	in	r28, 0x3d	; 61
    2d52:	de b7       	in	r29, 0x3e	; 62
    2d54:	e9 97       	sbiw	r28, 0x39	; 57
    2d56:	0f b6       	in	r0, 0x3f	; 63
    2d58:	f8 94       	cli
    2d5a:	de bf       	out	0x3e, r29	; 62
    2d5c:	0f be       	out	0x3f, r0	; 63
    2d5e:	cd bf       	out	0x3d, r28	; 61
    2d60:	89 af       	std	Y+57, r24	; 0x39
	GPIO_write_pin(LCD_PORT_CONTROL,RS,HIGH);
    2d62:	80 e0       	ldi	r24, 0x00	; 0
    2d64:	61 e0       	ldi	r22, 0x01	; 1
    2d66:	41 e0       	ldi	r20, 0x01	; 1
    2d68:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,RW,LOW);
    2d6c:	80 e0       	ldi	r24, 0x00	; 0
    2d6e:	62 e0       	ldi	r22, 0x02	; 2
    2d70:	40 e0       	ldi	r20, 0x00	; 0
    2d72:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Data,4));
    2d76:	89 ad       	ldd	r24, Y+57	; 0x39
    2d78:	82 95       	swap	r24
    2d7a:	8f 70       	andi	r24, 0x0F	; 15
    2d7c:	98 2f       	mov	r25, r24
    2d7e:	91 70       	andi	r25, 0x01	; 1
    2d80:	80 e0       	ldi	r24, 0x00	; 0
    2d82:	64 e0       	ldi	r22, 0x04	; 4
    2d84:	49 2f       	mov	r20, r25
    2d86:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Data,5));
    2d8a:	89 ad       	ldd	r24, Y+57	; 0x39
    2d8c:	82 95       	swap	r24
    2d8e:	86 95       	lsr	r24
    2d90:	87 70       	andi	r24, 0x07	; 7
    2d92:	98 2f       	mov	r25, r24
    2d94:	91 70       	andi	r25, 0x01	; 1
    2d96:	80 e0       	ldi	r24, 0x00	; 0
    2d98:	65 e0       	ldi	r22, 0x05	; 5
    2d9a:	49 2f       	mov	r20, r25
    2d9c:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Data,6));
    2da0:	89 ad       	ldd	r24, Y+57	; 0x39
    2da2:	82 95       	swap	r24
    2da4:	86 95       	lsr	r24
    2da6:	86 95       	lsr	r24
    2da8:	83 70       	andi	r24, 0x03	; 3
    2daa:	98 2f       	mov	r25, r24
    2dac:	91 70       	andi	r25, 0x01	; 1
    2dae:	80 e0       	ldi	r24, 0x00	; 0
    2db0:	66 e0       	ldi	r22, 0x06	; 6
    2db2:	49 2f       	mov	r20, r25
    2db4:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Data,7));
    2db8:	89 ad       	ldd	r24, Y+57	; 0x39
    2dba:	98 2f       	mov	r25, r24
    2dbc:	99 1f       	adc	r25, r25
    2dbe:	99 27       	eor	r25, r25
    2dc0:	99 1f       	adc	r25, r25
    2dc2:	80 e0       	ldi	r24, 0x00	; 0
    2dc4:	67 e0       	ldi	r22, 0x07	; 7
    2dc6:	49 2f       	mov	r20, r25
    2dc8:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    2dcc:	80 e0       	ldi	r24, 0x00	; 0
    2dce:	63 e0       	ldi	r22, 0x03	; 3
    2dd0:	41 e0       	ldi	r20, 0x01	; 1
    2dd2:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    2dd6:	80 e0       	ldi	r24, 0x00	; 0
    2dd8:	90 e0       	ldi	r25, 0x00	; 0
    2dda:	a0 e0       	ldi	r26, 0x00	; 0
    2ddc:	b0 e4       	ldi	r27, 0x40	; 64
    2dde:	8d ab       	std	Y+53, r24	; 0x35
    2de0:	9e ab       	std	Y+54, r25	; 0x36
    2de2:	af ab       	std	Y+55, r26	; 0x37
    2de4:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2de6:	6d a9       	ldd	r22, Y+53	; 0x35
    2de8:	7e a9       	ldd	r23, Y+54	; 0x36
    2dea:	8f a9       	ldd	r24, Y+55	; 0x37
    2dec:	98 ad       	ldd	r25, Y+56	; 0x38
    2dee:	20 e0       	ldi	r18, 0x00	; 0
    2df0:	30 e0       	ldi	r19, 0x00	; 0
    2df2:	4a ef       	ldi	r20, 0xFA	; 250
    2df4:	54 e4       	ldi	r21, 0x44	; 68
    2df6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dfa:	dc 01       	movw	r26, r24
    2dfc:	cb 01       	movw	r24, r22
    2dfe:	89 ab       	std	Y+49, r24	; 0x31
    2e00:	9a ab       	std	Y+50, r25	; 0x32
    2e02:	ab ab       	std	Y+51, r26	; 0x33
    2e04:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2e06:	69 a9       	ldd	r22, Y+49	; 0x31
    2e08:	7a a9       	ldd	r23, Y+50	; 0x32
    2e0a:	8b a9       	ldd	r24, Y+51	; 0x33
    2e0c:	9c a9       	ldd	r25, Y+52	; 0x34
    2e0e:	20 e0       	ldi	r18, 0x00	; 0
    2e10:	30 e0       	ldi	r19, 0x00	; 0
    2e12:	40 e8       	ldi	r20, 0x80	; 128
    2e14:	5f e3       	ldi	r21, 0x3F	; 63
    2e16:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2e1a:	88 23       	and	r24, r24
    2e1c:	2c f4       	brge	.+10     	; 0x2e28 <LCD_WriteData+0xdc>
		__ticks = 1;
    2e1e:	81 e0       	ldi	r24, 0x01	; 1
    2e20:	90 e0       	ldi	r25, 0x00	; 0
    2e22:	98 ab       	std	Y+48, r25	; 0x30
    2e24:	8f a7       	std	Y+47, r24	; 0x2f
    2e26:	3f c0       	rjmp	.+126    	; 0x2ea6 <LCD_WriteData+0x15a>
	else if (__tmp > 65535)
    2e28:	69 a9       	ldd	r22, Y+49	; 0x31
    2e2a:	7a a9       	ldd	r23, Y+50	; 0x32
    2e2c:	8b a9       	ldd	r24, Y+51	; 0x33
    2e2e:	9c a9       	ldd	r25, Y+52	; 0x34
    2e30:	20 e0       	ldi	r18, 0x00	; 0
    2e32:	3f ef       	ldi	r19, 0xFF	; 255
    2e34:	4f e7       	ldi	r20, 0x7F	; 127
    2e36:	57 e4       	ldi	r21, 0x47	; 71
    2e38:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2e3c:	18 16       	cp	r1, r24
    2e3e:	4c f5       	brge	.+82     	; 0x2e92 <LCD_WriteData+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e40:	6d a9       	ldd	r22, Y+53	; 0x35
    2e42:	7e a9       	ldd	r23, Y+54	; 0x36
    2e44:	8f a9       	ldd	r24, Y+55	; 0x37
    2e46:	98 ad       	ldd	r25, Y+56	; 0x38
    2e48:	20 e0       	ldi	r18, 0x00	; 0
    2e4a:	30 e0       	ldi	r19, 0x00	; 0
    2e4c:	40 e2       	ldi	r20, 0x20	; 32
    2e4e:	51 e4       	ldi	r21, 0x41	; 65
    2e50:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e54:	dc 01       	movw	r26, r24
    2e56:	cb 01       	movw	r24, r22
    2e58:	bc 01       	movw	r22, r24
    2e5a:	cd 01       	movw	r24, r26
    2e5c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e60:	dc 01       	movw	r26, r24
    2e62:	cb 01       	movw	r24, r22
    2e64:	98 ab       	std	Y+48, r25	; 0x30
    2e66:	8f a7       	std	Y+47, r24	; 0x2f
    2e68:	0f c0       	rjmp	.+30     	; 0x2e88 <LCD_WriteData+0x13c>
    2e6a:	88 ec       	ldi	r24, 0xC8	; 200
    2e6c:	90 e0       	ldi	r25, 0x00	; 0
    2e6e:	9e a7       	std	Y+46, r25	; 0x2e
    2e70:	8d a7       	std	Y+45, r24	; 0x2d
    2e72:	8d a5       	ldd	r24, Y+45	; 0x2d
    2e74:	9e a5       	ldd	r25, Y+46	; 0x2e
    2e76:	01 97       	sbiw	r24, 0x01	; 1
    2e78:	f1 f7       	brne	.-4      	; 0x2e76 <LCD_WriteData+0x12a>
    2e7a:	9e a7       	std	Y+46, r25	; 0x2e
    2e7c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2e7e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2e80:	98 a9       	ldd	r25, Y+48	; 0x30
    2e82:	01 97       	sbiw	r24, 0x01	; 1
    2e84:	98 ab       	std	Y+48, r25	; 0x30
    2e86:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e88:	8f a5       	ldd	r24, Y+47	; 0x2f
    2e8a:	98 a9       	ldd	r25, Y+48	; 0x30
    2e8c:	00 97       	sbiw	r24, 0x00	; 0
    2e8e:	69 f7       	brne	.-38     	; 0x2e6a <LCD_WriteData+0x11e>
    2e90:	14 c0       	rjmp	.+40     	; 0x2eba <LCD_WriteData+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e92:	69 a9       	ldd	r22, Y+49	; 0x31
    2e94:	7a a9       	ldd	r23, Y+50	; 0x32
    2e96:	8b a9       	ldd	r24, Y+51	; 0x33
    2e98:	9c a9       	ldd	r25, Y+52	; 0x34
    2e9a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e9e:	dc 01       	movw	r26, r24
    2ea0:	cb 01       	movw	r24, r22
    2ea2:	98 ab       	std	Y+48, r25	; 0x30
    2ea4:	8f a7       	std	Y+47, r24	; 0x2f
    2ea6:	8f a5       	ldd	r24, Y+47	; 0x2f
    2ea8:	98 a9       	ldd	r25, Y+48	; 0x30
    2eaa:	9c a7       	std	Y+44, r25	; 0x2c
    2eac:	8b a7       	std	Y+43, r24	; 0x2b
    2eae:	8b a5       	ldd	r24, Y+43	; 0x2b
    2eb0:	9c a5       	ldd	r25, Y+44	; 0x2c
    2eb2:	01 97       	sbiw	r24, 0x01	; 1
    2eb4:	f1 f7       	brne	.-4      	; 0x2eb2 <LCD_WriteData+0x166>
    2eb6:	9c a7       	std	Y+44, r25	; 0x2c
    2eb8:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    2eba:	80 e0       	ldi	r24, 0x00	; 0
    2ebc:	63 e0       	ldi	r22, 0x03	; 3
    2ebe:	40 e0       	ldi	r20, 0x00	; 0
    2ec0:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    2ec4:	80 e0       	ldi	r24, 0x00	; 0
    2ec6:	90 e0       	ldi	r25, 0x00	; 0
    2ec8:	a0 e0       	ldi	r26, 0x00	; 0
    2eca:	b0 e4       	ldi	r27, 0x40	; 64
    2ecc:	8f a3       	std	Y+39, r24	; 0x27
    2ece:	98 a7       	std	Y+40, r25	; 0x28
    2ed0:	a9 a7       	std	Y+41, r26	; 0x29
    2ed2:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ed4:	6f a1       	ldd	r22, Y+39	; 0x27
    2ed6:	78 a5       	ldd	r23, Y+40	; 0x28
    2ed8:	89 a5       	ldd	r24, Y+41	; 0x29
    2eda:	9a a5       	ldd	r25, Y+42	; 0x2a
    2edc:	20 e0       	ldi	r18, 0x00	; 0
    2ede:	30 e0       	ldi	r19, 0x00	; 0
    2ee0:	4a ef       	ldi	r20, 0xFA	; 250
    2ee2:	54 e4       	ldi	r21, 0x44	; 68
    2ee4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ee8:	dc 01       	movw	r26, r24
    2eea:	cb 01       	movw	r24, r22
    2eec:	8b a3       	std	Y+35, r24	; 0x23
    2eee:	9c a3       	std	Y+36, r25	; 0x24
    2ef0:	ad a3       	std	Y+37, r26	; 0x25
    2ef2:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2ef4:	6b a1       	ldd	r22, Y+35	; 0x23
    2ef6:	7c a1       	ldd	r23, Y+36	; 0x24
    2ef8:	8d a1       	ldd	r24, Y+37	; 0x25
    2efa:	9e a1       	ldd	r25, Y+38	; 0x26
    2efc:	20 e0       	ldi	r18, 0x00	; 0
    2efe:	30 e0       	ldi	r19, 0x00	; 0
    2f00:	40 e8       	ldi	r20, 0x80	; 128
    2f02:	5f e3       	ldi	r21, 0x3F	; 63
    2f04:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2f08:	88 23       	and	r24, r24
    2f0a:	2c f4       	brge	.+10     	; 0x2f16 <LCD_WriteData+0x1ca>
		__ticks = 1;
    2f0c:	81 e0       	ldi	r24, 0x01	; 1
    2f0e:	90 e0       	ldi	r25, 0x00	; 0
    2f10:	9a a3       	std	Y+34, r25	; 0x22
    2f12:	89 a3       	std	Y+33, r24	; 0x21
    2f14:	3f c0       	rjmp	.+126    	; 0x2f94 <LCD_WriteData+0x248>
	else if (__tmp > 65535)
    2f16:	6b a1       	ldd	r22, Y+35	; 0x23
    2f18:	7c a1       	ldd	r23, Y+36	; 0x24
    2f1a:	8d a1       	ldd	r24, Y+37	; 0x25
    2f1c:	9e a1       	ldd	r25, Y+38	; 0x26
    2f1e:	20 e0       	ldi	r18, 0x00	; 0
    2f20:	3f ef       	ldi	r19, 0xFF	; 255
    2f22:	4f e7       	ldi	r20, 0x7F	; 127
    2f24:	57 e4       	ldi	r21, 0x47	; 71
    2f26:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2f2a:	18 16       	cp	r1, r24
    2f2c:	4c f5       	brge	.+82     	; 0x2f80 <LCD_WriteData+0x234>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f2e:	6f a1       	ldd	r22, Y+39	; 0x27
    2f30:	78 a5       	ldd	r23, Y+40	; 0x28
    2f32:	89 a5       	ldd	r24, Y+41	; 0x29
    2f34:	9a a5       	ldd	r25, Y+42	; 0x2a
    2f36:	20 e0       	ldi	r18, 0x00	; 0
    2f38:	30 e0       	ldi	r19, 0x00	; 0
    2f3a:	40 e2       	ldi	r20, 0x20	; 32
    2f3c:	51 e4       	ldi	r21, 0x41	; 65
    2f3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f42:	dc 01       	movw	r26, r24
    2f44:	cb 01       	movw	r24, r22
    2f46:	bc 01       	movw	r22, r24
    2f48:	cd 01       	movw	r24, r26
    2f4a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f4e:	dc 01       	movw	r26, r24
    2f50:	cb 01       	movw	r24, r22
    2f52:	9a a3       	std	Y+34, r25	; 0x22
    2f54:	89 a3       	std	Y+33, r24	; 0x21
    2f56:	0f c0       	rjmp	.+30     	; 0x2f76 <LCD_WriteData+0x22a>
    2f58:	88 ec       	ldi	r24, 0xC8	; 200
    2f5a:	90 e0       	ldi	r25, 0x00	; 0
    2f5c:	98 a3       	std	Y+32, r25	; 0x20
    2f5e:	8f 8f       	std	Y+31, r24	; 0x1f
    2f60:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2f62:	98 a1       	ldd	r25, Y+32	; 0x20
    2f64:	01 97       	sbiw	r24, 0x01	; 1
    2f66:	f1 f7       	brne	.-4      	; 0x2f64 <LCD_WriteData+0x218>
    2f68:	98 a3       	std	Y+32, r25	; 0x20
    2f6a:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2f6c:	89 a1       	ldd	r24, Y+33	; 0x21
    2f6e:	9a a1       	ldd	r25, Y+34	; 0x22
    2f70:	01 97       	sbiw	r24, 0x01	; 1
    2f72:	9a a3       	std	Y+34, r25	; 0x22
    2f74:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2f76:	89 a1       	ldd	r24, Y+33	; 0x21
    2f78:	9a a1       	ldd	r25, Y+34	; 0x22
    2f7a:	00 97       	sbiw	r24, 0x00	; 0
    2f7c:	69 f7       	brne	.-38     	; 0x2f58 <LCD_WriteData+0x20c>
    2f7e:	14 c0       	rjmp	.+40     	; 0x2fa8 <LCD_WriteData+0x25c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2f80:	6b a1       	ldd	r22, Y+35	; 0x23
    2f82:	7c a1       	ldd	r23, Y+36	; 0x24
    2f84:	8d a1       	ldd	r24, Y+37	; 0x25
    2f86:	9e a1       	ldd	r25, Y+38	; 0x26
    2f88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f8c:	dc 01       	movw	r26, r24
    2f8e:	cb 01       	movw	r24, r22
    2f90:	9a a3       	std	Y+34, r25	; 0x22
    2f92:	89 a3       	std	Y+33, r24	; 0x21
    2f94:	89 a1       	ldd	r24, Y+33	; 0x21
    2f96:	9a a1       	ldd	r25, Y+34	; 0x22
    2f98:	9e 8f       	std	Y+30, r25	; 0x1e
    2f9a:	8d 8f       	std	Y+29, r24	; 0x1d
    2f9c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2f9e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2fa0:	01 97       	sbiw	r24, 0x01	; 1
    2fa2:	f1 f7       	brne	.-4      	; 0x2fa0 <LCD_WriteData+0x254>
    2fa4:	9e 8f       	std	Y+30, r25	; 0x1e
    2fa6:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT,D4,GET_BIT(Data,0));
    2fa8:	89 ad       	ldd	r24, Y+57	; 0x39
    2faa:	98 2f       	mov	r25, r24
    2fac:	91 70       	andi	r25, 0x01	; 1
    2fae:	80 e0       	ldi	r24, 0x00	; 0
    2fb0:	64 e0       	ldi	r22, 0x04	; 4
    2fb2:	49 2f       	mov	r20, r25
    2fb4:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D5,GET_BIT(Data,1));
    2fb8:	89 ad       	ldd	r24, Y+57	; 0x39
    2fba:	86 95       	lsr	r24
    2fbc:	98 2f       	mov	r25, r24
    2fbe:	91 70       	andi	r25, 0x01	; 1
    2fc0:	80 e0       	ldi	r24, 0x00	; 0
    2fc2:	65 e0       	ldi	r22, 0x05	; 5
    2fc4:	49 2f       	mov	r20, r25
    2fc6:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D6,GET_BIT(Data,2));
    2fca:	89 ad       	ldd	r24, Y+57	; 0x39
    2fcc:	86 95       	lsr	r24
    2fce:	86 95       	lsr	r24
    2fd0:	98 2f       	mov	r25, r24
    2fd2:	91 70       	andi	r25, 0x01	; 1
    2fd4:	80 e0       	ldi	r24, 0x00	; 0
    2fd6:	66 e0       	ldi	r22, 0x06	; 6
    2fd8:	49 2f       	mov	r20, r25
    2fda:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT,D7,GET_BIT(Data,3));
    2fde:	89 ad       	ldd	r24, Y+57	; 0x39
    2fe0:	86 95       	lsr	r24
    2fe2:	86 95       	lsr	r24
    2fe4:	86 95       	lsr	r24
    2fe6:	98 2f       	mov	r25, r24
    2fe8:	91 70       	andi	r25, 0x01	; 1
    2fea:	80 e0       	ldi	r24, 0x00	; 0
    2fec:	67 e0       	ldi	r22, 0x07	; 7
    2fee:	49 2f       	mov	r20, r25
    2ff0:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(LCD_PORT_CONTROL,EN,HIGH);
    2ff4:	80 e0       	ldi	r24, 0x00	; 0
    2ff6:	63 e0       	ldi	r22, 0x03	; 3
    2ff8:	41 e0       	ldi	r20, 0x01	; 1
    2ffa:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    2ffe:	80 e0       	ldi	r24, 0x00	; 0
    3000:	90 e0       	ldi	r25, 0x00	; 0
    3002:	a0 e0       	ldi	r26, 0x00	; 0
    3004:	b0 e4       	ldi	r27, 0x40	; 64
    3006:	89 8f       	std	Y+25, r24	; 0x19
    3008:	9a 8f       	std	Y+26, r25	; 0x1a
    300a:	ab 8f       	std	Y+27, r26	; 0x1b
    300c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    300e:	69 8d       	ldd	r22, Y+25	; 0x19
    3010:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3012:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3014:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3016:	20 e0       	ldi	r18, 0x00	; 0
    3018:	30 e0       	ldi	r19, 0x00	; 0
    301a:	4a ef       	ldi	r20, 0xFA	; 250
    301c:	54 e4       	ldi	r21, 0x44	; 68
    301e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3022:	dc 01       	movw	r26, r24
    3024:	cb 01       	movw	r24, r22
    3026:	8d 8b       	std	Y+21, r24	; 0x15
    3028:	9e 8b       	std	Y+22, r25	; 0x16
    302a:	af 8b       	std	Y+23, r26	; 0x17
    302c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    302e:	6d 89       	ldd	r22, Y+21	; 0x15
    3030:	7e 89       	ldd	r23, Y+22	; 0x16
    3032:	8f 89       	ldd	r24, Y+23	; 0x17
    3034:	98 8d       	ldd	r25, Y+24	; 0x18
    3036:	20 e0       	ldi	r18, 0x00	; 0
    3038:	30 e0       	ldi	r19, 0x00	; 0
    303a:	40 e8       	ldi	r20, 0x80	; 128
    303c:	5f e3       	ldi	r21, 0x3F	; 63
    303e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3042:	88 23       	and	r24, r24
    3044:	2c f4       	brge	.+10     	; 0x3050 <LCD_WriteData+0x304>
		__ticks = 1;
    3046:	81 e0       	ldi	r24, 0x01	; 1
    3048:	90 e0       	ldi	r25, 0x00	; 0
    304a:	9c 8b       	std	Y+20, r25	; 0x14
    304c:	8b 8b       	std	Y+19, r24	; 0x13
    304e:	3f c0       	rjmp	.+126    	; 0x30ce <LCD_WriteData+0x382>
	else if (__tmp > 65535)
    3050:	6d 89       	ldd	r22, Y+21	; 0x15
    3052:	7e 89       	ldd	r23, Y+22	; 0x16
    3054:	8f 89       	ldd	r24, Y+23	; 0x17
    3056:	98 8d       	ldd	r25, Y+24	; 0x18
    3058:	20 e0       	ldi	r18, 0x00	; 0
    305a:	3f ef       	ldi	r19, 0xFF	; 255
    305c:	4f e7       	ldi	r20, 0x7F	; 127
    305e:	57 e4       	ldi	r21, 0x47	; 71
    3060:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3064:	18 16       	cp	r1, r24
    3066:	4c f5       	brge	.+82     	; 0x30ba <LCD_WriteData+0x36e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3068:	69 8d       	ldd	r22, Y+25	; 0x19
    306a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    306c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    306e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3070:	20 e0       	ldi	r18, 0x00	; 0
    3072:	30 e0       	ldi	r19, 0x00	; 0
    3074:	40 e2       	ldi	r20, 0x20	; 32
    3076:	51 e4       	ldi	r21, 0x41	; 65
    3078:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    307c:	dc 01       	movw	r26, r24
    307e:	cb 01       	movw	r24, r22
    3080:	bc 01       	movw	r22, r24
    3082:	cd 01       	movw	r24, r26
    3084:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3088:	dc 01       	movw	r26, r24
    308a:	cb 01       	movw	r24, r22
    308c:	9c 8b       	std	Y+20, r25	; 0x14
    308e:	8b 8b       	std	Y+19, r24	; 0x13
    3090:	0f c0       	rjmp	.+30     	; 0x30b0 <LCD_WriteData+0x364>
    3092:	88 ec       	ldi	r24, 0xC8	; 200
    3094:	90 e0       	ldi	r25, 0x00	; 0
    3096:	9a 8b       	std	Y+18, r25	; 0x12
    3098:	89 8b       	std	Y+17, r24	; 0x11
    309a:	89 89       	ldd	r24, Y+17	; 0x11
    309c:	9a 89       	ldd	r25, Y+18	; 0x12
    309e:	01 97       	sbiw	r24, 0x01	; 1
    30a0:	f1 f7       	brne	.-4      	; 0x309e <LCD_WriteData+0x352>
    30a2:	9a 8b       	std	Y+18, r25	; 0x12
    30a4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    30a6:	8b 89       	ldd	r24, Y+19	; 0x13
    30a8:	9c 89       	ldd	r25, Y+20	; 0x14
    30aa:	01 97       	sbiw	r24, 0x01	; 1
    30ac:	9c 8b       	std	Y+20, r25	; 0x14
    30ae:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    30b0:	8b 89       	ldd	r24, Y+19	; 0x13
    30b2:	9c 89       	ldd	r25, Y+20	; 0x14
    30b4:	00 97       	sbiw	r24, 0x00	; 0
    30b6:	69 f7       	brne	.-38     	; 0x3092 <LCD_WriteData+0x346>
    30b8:	14 c0       	rjmp	.+40     	; 0x30e2 <LCD_WriteData+0x396>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    30ba:	6d 89       	ldd	r22, Y+21	; 0x15
    30bc:	7e 89       	ldd	r23, Y+22	; 0x16
    30be:	8f 89       	ldd	r24, Y+23	; 0x17
    30c0:	98 8d       	ldd	r25, Y+24	; 0x18
    30c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30c6:	dc 01       	movw	r26, r24
    30c8:	cb 01       	movw	r24, r22
    30ca:	9c 8b       	std	Y+20, r25	; 0x14
    30cc:	8b 8b       	std	Y+19, r24	; 0x13
    30ce:	8b 89       	ldd	r24, Y+19	; 0x13
    30d0:	9c 89       	ldd	r25, Y+20	; 0x14
    30d2:	98 8b       	std	Y+16, r25	; 0x10
    30d4:	8f 87       	std	Y+15, r24	; 0x0f
    30d6:	8f 85       	ldd	r24, Y+15	; 0x0f
    30d8:	98 89       	ldd	r25, Y+16	; 0x10
    30da:	01 97       	sbiw	r24, 0x01	; 1
    30dc:	f1 f7       	brne	.-4      	; 0x30da <LCD_WriteData+0x38e>
    30de:	98 8b       	std	Y+16, r25	; 0x10
    30e0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	GPIO_write_pin(LCD_PORT_CONTROL,EN,LOW);
    30e2:	80 e0       	ldi	r24, 0x00	; 0
    30e4:	63 e0       	ldi	r22, 0x03	; 3
    30e6:	40 e0       	ldi	r20, 0x00	; 0
    30e8:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    30ec:	80 e0       	ldi	r24, 0x00	; 0
    30ee:	90 e0       	ldi	r25, 0x00	; 0
    30f0:	a0 e0       	ldi	r26, 0x00	; 0
    30f2:	b0 e4       	ldi	r27, 0x40	; 64
    30f4:	8b 87       	std	Y+11, r24	; 0x0b
    30f6:	9c 87       	std	Y+12, r25	; 0x0c
    30f8:	ad 87       	std	Y+13, r26	; 0x0d
    30fa:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30fc:	6b 85       	ldd	r22, Y+11	; 0x0b
    30fe:	7c 85       	ldd	r23, Y+12	; 0x0c
    3100:	8d 85       	ldd	r24, Y+13	; 0x0d
    3102:	9e 85       	ldd	r25, Y+14	; 0x0e
    3104:	20 e0       	ldi	r18, 0x00	; 0
    3106:	30 e0       	ldi	r19, 0x00	; 0
    3108:	4a ef       	ldi	r20, 0xFA	; 250
    310a:	54 e4       	ldi	r21, 0x44	; 68
    310c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3110:	dc 01       	movw	r26, r24
    3112:	cb 01       	movw	r24, r22
    3114:	8f 83       	std	Y+7, r24	; 0x07
    3116:	98 87       	std	Y+8, r25	; 0x08
    3118:	a9 87       	std	Y+9, r26	; 0x09
    311a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    311c:	6f 81       	ldd	r22, Y+7	; 0x07
    311e:	78 85       	ldd	r23, Y+8	; 0x08
    3120:	89 85       	ldd	r24, Y+9	; 0x09
    3122:	9a 85       	ldd	r25, Y+10	; 0x0a
    3124:	20 e0       	ldi	r18, 0x00	; 0
    3126:	30 e0       	ldi	r19, 0x00	; 0
    3128:	40 e8       	ldi	r20, 0x80	; 128
    312a:	5f e3       	ldi	r21, 0x3F	; 63
    312c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3130:	88 23       	and	r24, r24
    3132:	2c f4       	brge	.+10     	; 0x313e <LCD_WriteData+0x3f2>
		__ticks = 1;
    3134:	81 e0       	ldi	r24, 0x01	; 1
    3136:	90 e0       	ldi	r25, 0x00	; 0
    3138:	9e 83       	std	Y+6, r25	; 0x06
    313a:	8d 83       	std	Y+5, r24	; 0x05
    313c:	3f c0       	rjmp	.+126    	; 0x31bc <LCD_WriteData+0x470>
	else if (__tmp > 65535)
    313e:	6f 81       	ldd	r22, Y+7	; 0x07
    3140:	78 85       	ldd	r23, Y+8	; 0x08
    3142:	89 85       	ldd	r24, Y+9	; 0x09
    3144:	9a 85       	ldd	r25, Y+10	; 0x0a
    3146:	20 e0       	ldi	r18, 0x00	; 0
    3148:	3f ef       	ldi	r19, 0xFF	; 255
    314a:	4f e7       	ldi	r20, 0x7F	; 127
    314c:	57 e4       	ldi	r21, 0x47	; 71
    314e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3152:	18 16       	cp	r1, r24
    3154:	4c f5       	brge	.+82     	; 0x31a8 <LCD_WriteData+0x45c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3156:	6b 85       	ldd	r22, Y+11	; 0x0b
    3158:	7c 85       	ldd	r23, Y+12	; 0x0c
    315a:	8d 85       	ldd	r24, Y+13	; 0x0d
    315c:	9e 85       	ldd	r25, Y+14	; 0x0e
    315e:	20 e0       	ldi	r18, 0x00	; 0
    3160:	30 e0       	ldi	r19, 0x00	; 0
    3162:	40 e2       	ldi	r20, 0x20	; 32
    3164:	51 e4       	ldi	r21, 0x41	; 65
    3166:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    316a:	dc 01       	movw	r26, r24
    316c:	cb 01       	movw	r24, r22
    316e:	bc 01       	movw	r22, r24
    3170:	cd 01       	movw	r24, r26
    3172:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3176:	dc 01       	movw	r26, r24
    3178:	cb 01       	movw	r24, r22
    317a:	9e 83       	std	Y+6, r25	; 0x06
    317c:	8d 83       	std	Y+5, r24	; 0x05
    317e:	0f c0       	rjmp	.+30     	; 0x319e <LCD_WriteData+0x452>
    3180:	88 ec       	ldi	r24, 0xC8	; 200
    3182:	90 e0       	ldi	r25, 0x00	; 0
    3184:	9c 83       	std	Y+4, r25	; 0x04
    3186:	8b 83       	std	Y+3, r24	; 0x03
    3188:	8b 81       	ldd	r24, Y+3	; 0x03
    318a:	9c 81       	ldd	r25, Y+4	; 0x04
    318c:	01 97       	sbiw	r24, 0x01	; 1
    318e:	f1 f7       	brne	.-4      	; 0x318c <LCD_WriteData+0x440>
    3190:	9c 83       	std	Y+4, r25	; 0x04
    3192:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3194:	8d 81       	ldd	r24, Y+5	; 0x05
    3196:	9e 81       	ldd	r25, Y+6	; 0x06
    3198:	01 97       	sbiw	r24, 0x01	; 1
    319a:	9e 83       	std	Y+6, r25	; 0x06
    319c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    319e:	8d 81       	ldd	r24, Y+5	; 0x05
    31a0:	9e 81       	ldd	r25, Y+6	; 0x06
    31a2:	00 97       	sbiw	r24, 0x00	; 0
    31a4:	69 f7       	brne	.-38     	; 0x3180 <LCD_WriteData+0x434>
    31a6:	14 c0       	rjmp	.+40     	; 0x31d0 <LCD_WriteData+0x484>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    31a8:	6f 81       	ldd	r22, Y+7	; 0x07
    31aa:	78 85       	ldd	r23, Y+8	; 0x08
    31ac:	89 85       	ldd	r24, Y+9	; 0x09
    31ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    31b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31b4:	dc 01       	movw	r26, r24
    31b6:	cb 01       	movw	r24, r22
    31b8:	9e 83       	std	Y+6, r25	; 0x06
    31ba:	8d 83       	std	Y+5, r24	; 0x05
    31bc:	8d 81       	ldd	r24, Y+5	; 0x05
    31be:	9e 81       	ldd	r25, Y+6	; 0x06
    31c0:	9a 83       	std	Y+2, r25	; 0x02
    31c2:	89 83       	std	Y+1, r24	; 0x01
    31c4:	89 81       	ldd	r24, Y+1	; 0x01
    31c6:	9a 81       	ldd	r25, Y+2	; 0x02
    31c8:	01 97       	sbiw	r24, 0x01	; 1
    31ca:	f1 f7       	brne	.-4      	; 0x31c8 <LCD_WriteData+0x47c>
    31cc:	9a 83       	std	Y+2, r25	; 0x02
    31ce:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    31d0:	e9 96       	adiw	r28, 0x39	; 57
    31d2:	0f b6       	in	r0, 0x3f	; 63
    31d4:	f8 94       	cli
    31d6:	de bf       	out	0x3e, r29	; 62
    31d8:	0f be       	out	0x3f, r0	; 63
    31da:	cd bf       	out	0x3d, r28	; 61
    31dc:	cf 91       	pop	r28
    31de:	df 91       	pop	r29
    31e0:	08 95       	ret

000031e2 <LCD_Init>:
void LCD_Init(void)
{	
    31e2:	0f 93       	push	r16
    31e4:	1f 93       	push	r17
    31e6:	df 93       	push	r29
    31e8:	cf 93       	push	r28
    31ea:	cd b7       	in	r28, 0x3d	; 61
    31ec:	de b7       	in	r29, 0x3e	; 62
    31ee:	c6 54       	subi	r28, 0x46	; 70
    31f0:	d0 40       	sbci	r29, 0x00	; 0
    31f2:	0f b6       	in	r0, 0x3f	; 63
    31f4:	f8 94       	cli
    31f6:	de bf       	out	0x3e, r29	; 62
    31f8:	0f be       	out	0x3f, r0	; 63
    31fa:	cd bf       	out	0x3d, r28	; 61
	GPIO_init_pin(LCD_PORT,D4,GPIO_OUTPUT);
    31fc:	80 e0       	ldi	r24, 0x00	; 0
    31fe:	64 e0       	ldi	r22, 0x04	; 4
    3200:	41 e0       	ldi	r20, 0x01	; 1
    3202:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT,D5,GPIO_OUTPUT);
    3206:	80 e0       	ldi	r24, 0x00	; 0
    3208:	65 e0       	ldi	r22, 0x05	; 5
    320a:	41 e0       	ldi	r20, 0x01	; 1
    320c:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT,D6,GPIO_OUTPUT);
    3210:	80 e0       	ldi	r24, 0x00	; 0
    3212:	66 e0       	ldi	r22, 0x06	; 6
    3214:	41 e0       	ldi	r20, 0x01	; 1
    3216:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT,D7,GPIO_OUTPUT);
    321a:	80 e0       	ldi	r24, 0x00	; 0
    321c:	67 e0       	ldi	r22, 0x07	; 7
    321e:	41 e0       	ldi	r20, 0x01	; 1
    3220:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT_CONTROL,RS,GPIO_OUTPUT);
    3224:	80 e0       	ldi	r24, 0x00	; 0
    3226:	61 e0       	ldi	r22, 0x01	; 1
    3228:	41 e0       	ldi	r20, 0x01	; 1
    322a:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT_CONTROL,RW,GPIO_OUTPUT);
    322e:	80 e0       	ldi	r24, 0x00	; 0
    3230:	62 e0       	ldi	r22, 0x02	; 2
    3232:	41 e0       	ldi	r20, 0x01	; 1
    3234:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <GPIO_init_pin>
	GPIO_init_pin(LCD_PORT_CONTROL,EN,GPIO_OUTPUT);
    3238:	80 e0       	ldi	r24, 0x00	; 0
    323a:	63 e0       	ldi	r22, 0x03	; 3
    323c:	41 e0       	ldi	r20, 0x01	; 1
    323e:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <GPIO_init_pin>
    3242:	fe 01       	movw	r30, r28
    3244:	ed 5b       	subi	r30, 0xBD	; 189
    3246:	ff 4f       	sbci	r31, 0xFF	; 255
    3248:	80 e0       	ldi	r24, 0x00	; 0
    324a:	90 e0       	ldi	r25, 0x00	; 0
    324c:	a8 e4       	ldi	r26, 0x48	; 72
    324e:	b2 e4       	ldi	r27, 0x42	; 66
    3250:	80 83       	st	Z, r24
    3252:	91 83       	std	Z+1, r25	; 0x01
    3254:	a2 83       	std	Z+2, r26	; 0x02
    3256:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3258:	8e 01       	movw	r16, r28
    325a:	01 5c       	subi	r16, 0xC1	; 193
    325c:	1f 4f       	sbci	r17, 0xFF	; 255
    325e:	fe 01       	movw	r30, r28
    3260:	ed 5b       	subi	r30, 0xBD	; 189
    3262:	ff 4f       	sbci	r31, 0xFF	; 255
    3264:	60 81       	ld	r22, Z
    3266:	71 81       	ldd	r23, Z+1	; 0x01
    3268:	82 81       	ldd	r24, Z+2	; 0x02
    326a:	93 81       	ldd	r25, Z+3	; 0x03
    326c:	20 e0       	ldi	r18, 0x00	; 0
    326e:	30 e0       	ldi	r19, 0x00	; 0
    3270:	4a ef       	ldi	r20, 0xFA	; 250
    3272:	54 e4       	ldi	r21, 0x44	; 68
    3274:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3278:	dc 01       	movw	r26, r24
    327a:	cb 01       	movw	r24, r22
    327c:	f8 01       	movw	r30, r16
    327e:	80 83       	st	Z, r24
    3280:	91 83       	std	Z+1, r25	; 0x01
    3282:	a2 83       	std	Z+2, r26	; 0x02
    3284:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3286:	fe 01       	movw	r30, r28
    3288:	ff 96       	adiw	r30, 0x3f	; 63
    328a:	60 81       	ld	r22, Z
    328c:	71 81       	ldd	r23, Z+1	; 0x01
    328e:	82 81       	ldd	r24, Z+2	; 0x02
    3290:	93 81       	ldd	r25, Z+3	; 0x03
    3292:	20 e0       	ldi	r18, 0x00	; 0
    3294:	30 e0       	ldi	r19, 0x00	; 0
    3296:	40 e8       	ldi	r20, 0x80	; 128
    3298:	5f e3       	ldi	r21, 0x3F	; 63
    329a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    329e:	88 23       	and	r24, r24
    32a0:	2c f4       	brge	.+10     	; 0x32ac <LCD_Init+0xca>
		__ticks = 1;
    32a2:	81 e0       	ldi	r24, 0x01	; 1
    32a4:	90 e0       	ldi	r25, 0x00	; 0
    32a6:	9e af       	std	Y+62, r25	; 0x3e
    32a8:	8d af       	std	Y+61, r24	; 0x3d
    32aa:	46 c0       	rjmp	.+140    	; 0x3338 <LCD_Init+0x156>
	else if (__tmp > 65535)
    32ac:	fe 01       	movw	r30, r28
    32ae:	ff 96       	adiw	r30, 0x3f	; 63
    32b0:	60 81       	ld	r22, Z
    32b2:	71 81       	ldd	r23, Z+1	; 0x01
    32b4:	82 81       	ldd	r24, Z+2	; 0x02
    32b6:	93 81       	ldd	r25, Z+3	; 0x03
    32b8:	20 e0       	ldi	r18, 0x00	; 0
    32ba:	3f ef       	ldi	r19, 0xFF	; 255
    32bc:	4f e7       	ldi	r20, 0x7F	; 127
    32be:	57 e4       	ldi	r21, 0x47	; 71
    32c0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    32c4:	18 16       	cp	r1, r24
    32c6:	64 f5       	brge	.+88     	; 0x3320 <LCD_Init+0x13e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    32c8:	fe 01       	movw	r30, r28
    32ca:	ed 5b       	subi	r30, 0xBD	; 189
    32cc:	ff 4f       	sbci	r31, 0xFF	; 255
    32ce:	60 81       	ld	r22, Z
    32d0:	71 81       	ldd	r23, Z+1	; 0x01
    32d2:	82 81       	ldd	r24, Z+2	; 0x02
    32d4:	93 81       	ldd	r25, Z+3	; 0x03
    32d6:	20 e0       	ldi	r18, 0x00	; 0
    32d8:	30 e0       	ldi	r19, 0x00	; 0
    32da:	40 e2       	ldi	r20, 0x20	; 32
    32dc:	51 e4       	ldi	r21, 0x41	; 65
    32de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32e2:	dc 01       	movw	r26, r24
    32e4:	cb 01       	movw	r24, r22
    32e6:	bc 01       	movw	r22, r24
    32e8:	cd 01       	movw	r24, r26
    32ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32ee:	dc 01       	movw	r26, r24
    32f0:	cb 01       	movw	r24, r22
    32f2:	9e af       	std	Y+62, r25	; 0x3e
    32f4:	8d af       	std	Y+61, r24	; 0x3d
    32f6:	0f c0       	rjmp	.+30     	; 0x3316 <LCD_Init+0x134>
    32f8:	88 ec       	ldi	r24, 0xC8	; 200
    32fa:	90 e0       	ldi	r25, 0x00	; 0
    32fc:	9c af       	std	Y+60, r25	; 0x3c
    32fe:	8b af       	std	Y+59, r24	; 0x3b
    3300:	8b ad       	ldd	r24, Y+59	; 0x3b
    3302:	9c ad       	ldd	r25, Y+60	; 0x3c
    3304:	01 97       	sbiw	r24, 0x01	; 1
    3306:	f1 f7       	brne	.-4      	; 0x3304 <LCD_Init+0x122>
    3308:	9c af       	std	Y+60, r25	; 0x3c
    330a:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    330c:	8d ad       	ldd	r24, Y+61	; 0x3d
    330e:	9e ad       	ldd	r25, Y+62	; 0x3e
    3310:	01 97       	sbiw	r24, 0x01	; 1
    3312:	9e af       	std	Y+62, r25	; 0x3e
    3314:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3316:	8d ad       	ldd	r24, Y+61	; 0x3d
    3318:	9e ad       	ldd	r25, Y+62	; 0x3e
    331a:	00 97       	sbiw	r24, 0x00	; 0
    331c:	69 f7       	brne	.-38     	; 0x32f8 <LCD_Init+0x116>
    331e:	16 c0       	rjmp	.+44     	; 0x334c <LCD_Init+0x16a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3320:	fe 01       	movw	r30, r28
    3322:	ff 96       	adiw	r30, 0x3f	; 63
    3324:	60 81       	ld	r22, Z
    3326:	71 81       	ldd	r23, Z+1	; 0x01
    3328:	82 81       	ldd	r24, Z+2	; 0x02
    332a:	93 81       	ldd	r25, Z+3	; 0x03
    332c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3330:	dc 01       	movw	r26, r24
    3332:	cb 01       	movw	r24, r22
    3334:	9e af       	std	Y+62, r25	; 0x3e
    3336:	8d af       	std	Y+61, r24	; 0x3d
    3338:	8d ad       	ldd	r24, Y+61	; 0x3d
    333a:	9e ad       	ldd	r25, Y+62	; 0x3e
    333c:	9a af       	std	Y+58, r25	; 0x3a
    333e:	89 af       	std	Y+57, r24	; 0x39
    3340:	89 ad       	ldd	r24, Y+57	; 0x39
    3342:	9a ad       	ldd	r25, Y+58	; 0x3a
    3344:	01 97       	sbiw	r24, 0x01	; 1
    3346:	f1 f7       	brne	.-4      	; 0x3344 <LCD_Init+0x162>
    3348:	9a af       	std	Y+58, r25	; 0x3a
    334a:	89 af       	std	Y+57, r24	; 0x39
	
	_delay_ms(50);          // said in Data sheet to delay after power on for 1st time
	LCD_WriteCommand(0x02);//4 bit mode only
    334c:	82 e0       	ldi	r24, 0x02	; 2
    334e:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <LCD_WriteCommand>
    3352:	80 e0       	ldi	r24, 0x00	; 0
    3354:	90 e0       	ldi	r25, 0x00	; 0
    3356:	a0 e8       	ldi	r26, 0x80	; 128
    3358:	bf e3       	ldi	r27, 0x3F	; 63
    335a:	8d ab       	std	Y+53, r24	; 0x35
    335c:	9e ab       	std	Y+54, r25	; 0x36
    335e:	af ab       	std	Y+55, r26	; 0x37
    3360:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3362:	6d a9       	ldd	r22, Y+53	; 0x35
    3364:	7e a9       	ldd	r23, Y+54	; 0x36
    3366:	8f a9       	ldd	r24, Y+55	; 0x37
    3368:	98 ad       	ldd	r25, Y+56	; 0x38
    336a:	20 e0       	ldi	r18, 0x00	; 0
    336c:	30 e0       	ldi	r19, 0x00	; 0
    336e:	4a ef       	ldi	r20, 0xFA	; 250
    3370:	54 e4       	ldi	r21, 0x44	; 68
    3372:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3376:	dc 01       	movw	r26, r24
    3378:	cb 01       	movw	r24, r22
    337a:	89 ab       	std	Y+49, r24	; 0x31
    337c:	9a ab       	std	Y+50, r25	; 0x32
    337e:	ab ab       	std	Y+51, r26	; 0x33
    3380:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3382:	69 a9       	ldd	r22, Y+49	; 0x31
    3384:	7a a9       	ldd	r23, Y+50	; 0x32
    3386:	8b a9       	ldd	r24, Y+51	; 0x33
    3388:	9c a9       	ldd	r25, Y+52	; 0x34
    338a:	20 e0       	ldi	r18, 0x00	; 0
    338c:	30 e0       	ldi	r19, 0x00	; 0
    338e:	40 e8       	ldi	r20, 0x80	; 128
    3390:	5f e3       	ldi	r21, 0x3F	; 63
    3392:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3396:	88 23       	and	r24, r24
    3398:	2c f4       	brge	.+10     	; 0x33a4 <LCD_Init+0x1c2>
		__ticks = 1;
    339a:	81 e0       	ldi	r24, 0x01	; 1
    339c:	90 e0       	ldi	r25, 0x00	; 0
    339e:	98 ab       	std	Y+48, r25	; 0x30
    33a0:	8f a7       	std	Y+47, r24	; 0x2f
    33a2:	3f c0       	rjmp	.+126    	; 0x3422 <LCD_Init+0x240>
	else if (__tmp > 65535)
    33a4:	69 a9       	ldd	r22, Y+49	; 0x31
    33a6:	7a a9       	ldd	r23, Y+50	; 0x32
    33a8:	8b a9       	ldd	r24, Y+51	; 0x33
    33aa:	9c a9       	ldd	r25, Y+52	; 0x34
    33ac:	20 e0       	ldi	r18, 0x00	; 0
    33ae:	3f ef       	ldi	r19, 0xFF	; 255
    33b0:	4f e7       	ldi	r20, 0x7F	; 127
    33b2:	57 e4       	ldi	r21, 0x47	; 71
    33b4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    33b8:	18 16       	cp	r1, r24
    33ba:	4c f5       	brge	.+82     	; 0x340e <LCD_Init+0x22c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33bc:	6d a9       	ldd	r22, Y+53	; 0x35
    33be:	7e a9       	ldd	r23, Y+54	; 0x36
    33c0:	8f a9       	ldd	r24, Y+55	; 0x37
    33c2:	98 ad       	ldd	r25, Y+56	; 0x38
    33c4:	20 e0       	ldi	r18, 0x00	; 0
    33c6:	30 e0       	ldi	r19, 0x00	; 0
    33c8:	40 e2       	ldi	r20, 0x20	; 32
    33ca:	51 e4       	ldi	r21, 0x41	; 65
    33cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33d0:	dc 01       	movw	r26, r24
    33d2:	cb 01       	movw	r24, r22
    33d4:	bc 01       	movw	r22, r24
    33d6:	cd 01       	movw	r24, r26
    33d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33dc:	dc 01       	movw	r26, r24
    33de:	cb 01       	movw	r24, r22
    33e0:	98 ab       	std	Y+48, r25	; 0x30
    33e2:	8f a7       	std	Y+47, r24	; 0x2f
    33e4:	0f c0       	rjmp	.+30     	; 0x3404 <LCD_Init+0x222>
    33e6:	88 ec       	ldi	r24, 0xC8	; 200
    33e8:	90 e0       	ldi	r25, 0x00	; 0
    33ea:	9e a7       	std	Y+46, r25	; 0x2e
    33ec:	8d a7       	std	Y+45, r24	; 0x2d
    33ee:	8d a5       	ldd	r24, Y+45	; 0x2d
    33f0:	9e a5       	ldd	r25, Y+46	; 0x2e
    33f2:	01 97       	sbiw	r24, 0x01	; 1
    33f4:	f1 f7       	brne	.-4      	; 0x33f2 <LCD_Init+0x210>
    33f6:	9e a7       	std	Y+46, r25	; 0x2e
    33f8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33fa:	8f a5       	ldd	r24, Y+47	; 0x2f
    33fc:	98 a9       	ldd	r25, Y+48	; 0x30
    33fe:	01 97       	sbiw	r24, 0x01	; 1
    3400:	98 ab       	std	Y+48, r25	; 0x30
    3402:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3404:	8f a5       	ldd	r24, Y+47	; 0x2f
    3406:	98 a9       	ldd	r25, Y+48	; 0x30
    3408:	00 97       	sbiw	r24, 0x00	; 0
    340a:	69 f7       	brne	.-38     	; 0x33e6 <LCD_Init+0x204>
    340c:	14 c0       	rjmp	.+40     	; 0x3436 <LCD_Init+0x254>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    340e:	69 a9       	ldd	r22, Y+49	; 0x31
    3410:	7a a9       	ldd	r23, Y+50	; 0x32
    3412:	8b a9       	ldd	r24, Y+51	; 0x33
    3414:	9c a9       	ldd	r25, Y+52	; 0x34
    3416:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    341a:	dc 01       	movw	r26, r24
    341c:	cb 01       	movw	r24, r22
    341e:	98 ab       	std	Y+48, r25	; 0x30
    3420:	8f a7       	std	Y+47, r24	; 0x2f
    3422:	8f a5       	ldd	r24, Y+47	; 0x2f
    3424:	98 a9       	ldd	r25, Y+48	; 0x30
    3426:	9c a7       	std	Y+44, r25	; 0x2c
    3428:	8b a7       	std	Y+43, r24	; 0x2b
    342a:	8b a5       	ldd	r24, Y+43	; 0x2b
    342c:	9c a5       	ldd	r25, Y+44	; 0x2c
    342e:	01 97       	sbiw	r24, 0x01	; 1
    3430:	f1 f7       	brne	.-4      	; 0x342e <LCD_Init+0x24c>
    3432:	9c a7       	std	Y+44, r25	; 0x2c
    3434:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	LCD_WriteCommand(0x28); //N=1 , F=0
    3436:	88 e2       	ldi	r24, 0x28	; 40
    3438:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <LCD_WriteCommand>
    343c:	80 e0       	ldi	r24, 0x00	; 0
    343e:	90 e0       	ldi	r25, 0x00	; 0
    3440:	a0 e8       	ldi	r26, 0x80	; 128
    3442:	bf e3       	ldi	r27, 0x3F	; 63
    3444:	8f a3       	std	Y+39, r24	; 0x27
    3446:	98 a7       	std	Y+40, r25	; 0x28
    3448:	a9 a7       	std	Y+41, r26	; 0x29
    344a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    344c:	6f a1       	ldd	r22, Y+39	; 0x27
    344e:	78 a5       	ldd	r23, Y+40	; 0x28
    3450:	89 a5       	ldd	r24, Y+41	; 0x29
    3452:	9a a5       	ldd	r25, Y+42	; 0x2a
    3454:	20 e0       	ldi	r18, 0x00	; 0
    3456:	30 e0       	ldi	r19, 0x00	; 0
    3458:	4a ef       	ldi	r20, 0xFA	; 250
    345a:	54 e4       	ldi	r21, 0x44	; 68
    345c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3460:	dc 01       	movw	r26, r24
    3462:	cb 01       	movw	r24, r22
    3464:	8b a3       	std	Y+35, r24	; 0x23
    3466:	9c a3       	std	Y+36, r25	; 0x24
    3468:	ad a3       	std	Y+37, r26	; 0x25
    346a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    346c:	6b a1       	ldd	r22, Y+35	; 0x23
    346e:	7c a1       	ldd	r23, Y+36	; 0x24
    3470:	8d a1       	ldd	r24, Y+37	; 0x25
    3472:	9e a1       	ldd	r25, Y+38	; 0x26
    3474:	20 e0       	ldi	r18, 0x00	; 0
    3476:	30 e0       	ldi	r19, 0x00	; 0
    3478:	40 e8       	ldi	r20, 0x80	; 128
    347a:	5f e3       	ldi	r21, 0x3F	; 63
    347c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3480:	88 23       	and	r24, r24
    3482:	2c f4       	brge	.+10     	; 0x348e <LCD_Init+0x2ac>
		__ticks = 1;
    3484:	81 e0       	ldi	r24, 0x01	; 1
    3486:	90 e0       	ldi	r25, 0x00	; 0
    3488:	9a a3       	std	Y+34, r25	; 0x22
    348a:	89 a3       	std	Y+33, r24	; 0x21
    348c:	3f c0       	rjmp	.+126    	; 0x350c <LCD_Init+0x32a>
	else if (__tmp > 65535)
    348e:	6b a1       	ldd	r22, Y+35	; 0x23
    3490:	7c a1       	ldd	r23, Y+36	; 0x24
    3492:	8d a1       	ldd	r24, Y+37	; 0x25
    3494:	9e a1       	ldd	r25, Y+38	; 0x26
    3496:	20 e0       	ldi	r18, 0x00	; 0
    3498:	3f ef       	ldi	r19, 0xFF	; 255
    349a:	4f e7       	ldi	r20, 0x7F	; 127
    349c:	57 e4       	ldi	r21, 0x47	; 71
    349e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    34a2:	18 16       	cp	r1, r24
    34a4:	4c f5       	brge	.+82     	; 0x34f8 <LCD_Init+0x316>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    34a6:	6f a1       	ldd	r22, Y+39	; 0x27
    34a8:	78 a5       	ldd	r23, Y+40	; 0x28
    34aa:	89 a5       	ldd	r24, Y+41	; 0x29
    34ac:	9a a5       	ldd	r25, Y+42	; 0x2a
    34ae:	20 e0       	ldi	r18, 0x00	; 0
    34b0:	30 e0       	ldi	r19, 0x00	; 0
    34b2:	40 e2       	ldi	r20, 0x20	; 32
    34b4:	51 e4       	ldi	r21, 0x41	; 65
    34b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34ba:	dc 01       	movw	r26, r24
    34bc:	cb 01       	movw	r24, r22
    34be:	bc 01       	movw	r22, r24
    34c0:	cd 01       	movw	r24, r26
    34c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34c6:	dc 01       	movw	r26, r24
    34c8:	cb 01       	movw	r24, r22
    34ca:	9a a3       	std	Y+34, r25	; 0x22
    34cc:	89 a3       	std	Y+33, r24	; 0x21
    34ce:	0f c0       	rjmp	.+30     	; 0x34ee <LCD_Init+0x30c>
    34d0:	88 ec       	ldi	r24, 0xC8	; 200
    34d2:	90 e0       	ldi	r25, 0x00	; 0
    34d4:	98 a3       	std	Y+32, r25	; 0x20
    34d6:	8f 8f       	std	Y+31, r24	; 0x1f
    34d8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    34da:	98 a1       	ldd	r25, Y+32	; 0x20
    34dc:	01 97       	sbiw	r24, 0x01	; 1
    34de:	f1 f7       	brne	.-4      	; 0x34dc <LCD_Init+0x2fa>
    34e0:	98 a3       	std	Y+32, r25	; 0x20
    34e2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34e4:	89 a1       	ldd	r24, Y+33	; 0x21
    34e6:	9a a1       	ldd	r25, Y+34	; 0x22
    34e8:	01 97       	sbiw	r24, 0x01	; 1
    34ea:	9a a3       	std	Y+34, r25	; 0x22
    34ec:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34ee:	89 a1       	ldd	r24, Y+33	; 0x21
    34f0:	9a a1       	ldd	r25, Y+34	; 0x22
    34f2:	00 97       	sbiw	r24, 0x00	; 0
    34f4:	69 f7       	brne	.-38     	; 0x34d0 <LCD_Init+0x2ee>
    34f6:	14 c0       	rjmp	.+40     	; 0x3520 <LCD_Init+0x33e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34f8:	6b a1       	ldd	r22, Y+35	; 0x23
    34fa:	7c a1       	ldd	r23, Y+36	; 0x24
    34fc:	8d a1       	ldd	r24, Y+37	; 0x25
    34fe:	9e a1       	ldd	r25, Y+38	; 0x26
    3500:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3504:	dc 01       	movw	r26, r24
    3506:	cb 01       	movw	r24, r22
    3508:	9a a3       	std	Y+34, r25	; 0x22
    350a:	89 a3       	std	Y+33, r24	; 0x21
    350c:	89 a1       	ldd	r24, Y+33	; 0x21
    350e:	9a a1       	ldd	r25, Y+34	; 0x22
    3510:	9e 8f       	std	Y+30, r25	; 0x1e
    3512:	8d 8f       	std	Y+29, r24	; 0x1d
    3514:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3516:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3518:	01 97       	sbiw	r24, 0x01	; 1
    351a:	f1 f7       	brne	.-4      	; 0x3518 <LCD_Init+0x336>
    351c:	9e 8f       	std	Y+30, r25	; 0x1e
    351e:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);           //delay 1ms a must delay as said in Data sheet
	LCD_WriteCommand(0x0c); //D=1(LCD itself on or off) C=0, B=0
    3520:	8c e0       	ldi	r24, 0x0C	; 12
    3522:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <LCD_WriteCommand>
    3526:	80 e0       	ldi	r24, 0x00	; 0
    3528:	90 e0       	ldi	r25, 0x00	; 0
    352a:	a0 e8       	ldi	r26, 0x80	; 128
    352c:	bf e3       	ldi	r27, 0x3F	; 63
    352e:	89 8f       	std	Y+25, r24	; 0x19
    3530:	9a 8f       	std	Y+26, r25	; 0x1a
    3532:	ab 8f       	std	Y+27, r26	; 0x1b
    3534:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3536:	69 8d       	ldd	r22, Y+25	; 0x19
    3538:	7a 8d       	ldd	r23, Y+26	; 0x1a
    353a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    353c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    353e:	20 e0       	ldi	r18, 0x00	; 0
    3540:	30 e0       	ldi	r19, 0x00	; 0
    3542:	4a ef       	ldi	r20, 0xFA	; 250
    3544:	54 e4       	ldi	r21, 0x44	; 68
    3546:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    354a:	dc 01       	movw	r26, r24
    354c:	cb 01       	movw	r24, r22
    354e:	8d 8b       	std	Y+21, r24	; 0x15
    3550:	9e 8b       	std	Y+22, r25	; 0x16
    3552:	af 8b       	std	Y+23, r26	; 0x17
    3554:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3556:	6d 89       	ldd	r22, Y+21	; 0x15
    3558:	7e 89       	ldd	r23, Y+22	; 0x16
    355a:	8f 89       	ldd	r24, Y+23	; 0x17
    355c:	98 8d       	ldd	r25, Y+24	; 0x18
    355e:	20 e0       	ldi	r18, 0x00	; 0
    3560:	30 e0       	ldi	r19, 0x00	; 0
    3562:	40 e8       	ldi	r20, 0x80	; 128
    3564:	5f e3       	ldi	r21, 0x3F	; 63
    3566:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    356a:	88 23       	and	r24, r24
    356c:	2c f4       	brge	.+10     	; 0x3578 <LCD_Init+0x396>
		__ticks = 1;
    356e:	81 e0       	ldi	r24, 0x01	; 1
    3570:	90 e0       	ldi	r25, 0x00	; 0
    3572:	9c 8b       	std	Y+20, r25	; 0x14
    3574:	8b 8b       	std	Y+19, r24	; 0x13
    3576:	3f c0       	rjmp	.+126    	; 0x35f6 <LCD_Init+0x414>
	else if (__tmp > 65535)
    3578:	6d 89       	ldd	r22, Y+21	; 0x15
    357a:	7e 89       	ldd	r23, Y+22	; 0x16
    357c:	8f 89       	ldd	r24, Y+23	; 0x17
    357e:	98 8d       	ldd	r25, Y+24	; 0x18
    3580:	20 e0       	ldi	r18, 0x00	; 0
    3582:	3f ef       	ldi	r19, 0xFF	; 255
    3584:	4f e7       	ldi	r20, 0x7F	; 127
    3586:	57 e4       	ldi	r21, 0x47	; 71
    3588:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    358c:	18 16       	cp	r1, r24
    358e:	4c f5       	brge	.+82     	; 0x35e2 <LCD_Init+0x400>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3590:	69 8d       	ldd	r22, Y+25	; 0x19
    3592:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3594:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3596:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3598:	20 e0       	ldi	r18, 0x00	; 0
    359a:	30 e0       	ldi	r19, 0x00	; 0
    359c:	40 e2       	ldi	r20, 0x20	; 32
    359e:	51 e4       	ldi	r21, 0x41	; 65
    35a0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35a4:	dc 01       	movw	r26, r24
    35a6:	cb 01       	movw	r24, r22
    35a8:	bc 01       	movw	r22, r24
    35aa:	cd 01       	movw	r24, r26
    35ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35b0:	dc 01       	movw	r26, r24
    35b2:	cb 01       	movw	r24, r22
    35b4:	9c 8b       	std	Y+20, r25	; 0x14
    35b6:	8b 8b       	std	Y+19, r24	; 0x13
    35b8:	0f c0       	rjmp	.+30     	; 0x35d8 <LCD_Init+0x3f6>
    35ba:	88 ec       	ldi	r24, 0xC8	; 200
    35bc:	90 e0       	ldi	r25, 0x00	; 0
    35be:	9a 8b       	std	Y+18, r25	; 0x12
    35c0:	89 8b       	std	Y+17, r24	; 0x11
    35c2:	89 89       	ldd	r24, Y+17	; 0x11
    35c4:	9a 89       	ldd	r25, Y+18	; 0x12
    35c6:	01 97       	sbiw	r24, 0x01	; 1
    35c8:	f1 f7       	brne	.-4      	; 0x35c6 <LCD_Init+0x3e4>
    35ca:	9a 8b       	std	Y+18, r25	; 0x12
    35cc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    35ce:	8b 89       	ldd	r24, Y+19	; 0x13
    35d0:	9c 89       	ldd	r25, Y+20	; 0x14
    35d2:	01 97       	sbiw	r24, 0x01	; 1
    35d4:	9c 8b       	std	Y+20, r25	; 0x14
    35d6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    35d8:	8b 89       	ldd	r24, Y+19	; 0x13
    35da:	9c 89       	ldd	r25, Y+20	; 0x14
    35dc:	00 97       	sbiw	r24, 0x00	; 0
    35de:	69 f7       	brne	.-38     	; 0x35ba <LCD_Init+0x3d8>
    35e0:	14 c0       	rjmp	.+40     	; 0x360a <LCD_Init+0x428>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    35e2:	6d 89       	ldd	r22, Y+21	; 0x15
    35e4:	7e 89       	ldd	r23, Y+22	; 0x16
    35e6:	8f 89       	ldd	r24, Y+23	; 0x17
    35e8:	98 8d       	ldd	r25, Y+24	; 0x18
    35ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35ee:	dc 01       	movw	r26, r24
    35f0:	cb 01       	movw	r24, r22
    35f2:	9c 8b       	std	Y+20, r25	; 0x14
    35f4:	8b 8b       	std	Y+19, r24	; 0x13
    35f6:	8b 89       	ldd	r24, Y+19	; 0x13
    35f8:	9c 89       	ldd	r25, Y+20	; 0x14
    35fa:	98 8b       	std	Y+16, r25	; 0x10
    35fc:	8f 87       	std	Y+15, r24	; 0x0f
    35fe:	8f 85       	ldd	r24, Y+15	; 0x0f
    3600:	98 89       	ldd	r25, Y+16	; 0x10
    3602:	01 97       	sbiw	r24, 0x01	; 1
    3604:	f1 f7       	brne	.-4      	; 0x3602 <LCD_Init+0x420>
    3606:	98 8b       	std	Y+16, r25	; 0x10
    3608:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);    //delay 1ms
	LCD_WriteCommand(0x01); //clear LCD
    360a:	81 e0       	ldi	r24, 0x01	; 1
    360c:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <LCD_WriteCommand>
    3610:	80 e0       	ldi	r24, 0x00	; 0
    3612:	90 e0       	ldi	r25, 0x00	; 0
    3614:	a0 ea       	ldi	r26, 0xA0	; 160
    3616:	b1 e4       	ldi	r27, 0x41	; 65
    3618:	8b 87       	std	Y+11, r24	; 0x0b
    361a:	9c 87       	std	Y+12, r25	; 0x0c
    361c:	ad 87       	std	Y+13, r26	; 0x0d
    361e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3620:	6b 85       	ldd	r22, Y+11	; 0x0b
    3622:	7c 85       	ldd	r23, Y+12	; 0x0c
    3624:	8d 85       	ldd	r24, Y+13	; 0x0d
    3626:	9e 85       	ldd	r25, Y+14	; 0x0e
    3628:	20 e0       	ldi	r18, 0x00	; 0
    362a:	30 e0       	ldi	r19, 0x00	; 0
    362c:	4a ef       	ldi	r20, 0xFA	; 250
    362e:	54 e4       	ldi	r21, 0x44	; 68
    3630:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3634:	dc 01       	movw	r26, r24
    3636:	cb 01       	movw	r24, r22
    3638:	8f 83       	std	Y+7, r24	; 0x07
    363a:	98 87       	std	Y+8, r25	; 0x08
    363c:	a9 87       	std	Y+9, r26	; 0x09
    363e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3640:	6f 81       	ldd	r22, Y+7	; 0x07
    3642:	78 85       	ldd	r23, Y+8	; 0x08
    3644:	89 85       	ldd	r24, Y+9	; 0x09
    3646:	9a 85       	ldd	r25, Y+10	; 0x0a
    3648:	20 e0       	ldi	r18, 0x00	; 0
    364a:	30 e0       	ldi	r19, 0x00	; 0
    364c:	40 e8       	ldi	r20, 0x80	; 128
    364e:	5f e3       	ldi	r21, 0x3F	; 63
    3650:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3654:	88 23       	and	r24, r24
    3656:	2c f4       	brge	.+10     	; 0x3662 <LCD_Init+0x480>
		__ticks = 1;
    3658:	81 e0       	ldi	r24, 0x01	; 1
    365a:	90 e0       	ldi	r25, 0x00	; 0
    365c:	9e 83       	std	Y+6, r25	; 0x06
    365e:	8d 83       	std	Y+5, r24	; 0x05
    3660:	3f c0       	rjmp	.+126    	; 0x36e0 <LCD_Init+0x4fe>
	else if (__tmp > 65535)
    3662:	6f 81       	ldd	r22, Y+7	; 0x07
    3664:	78 85       	ldd	r23, Y+8	; 0x08
    3666:	89 85       	ldd	r24, Y+9	; 0x09
    3668:	9a 85       	ldd	r25, Y+10	; 0x0a
    366a:	20 e0       	ldi	r18, 0x00	; 0
    366c:	3f ef       	ldi	r19, 0xFF	; 255
    366e:	4f e7       	ldi	r20, 0x7F	; 127
    3670:	57 e4       	ldi	r21, 0x47	; 71
    3672:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3676:	18 16       	cp	r1, r24
    3678:	4c f5       	brge	.+82     	; 0x36cc <LCD_Init+0x4ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    367a:	6b 85       	ldd	r22, Y+11	; 0x0b
    367c:	7c 85       	ldd	r23, Y+12	; 0x0c
    367e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3680:	9e 85       	ldd	r25, Y+14	; 0x0e
    3682:	20 e0       	ldi	r18, 0x00	; 0
    3684:	30 e0       	ldi	r19, 0x00	; 0
    3686:	40 e2       	ldi	r20, 0x20	; 32
    3688:	51 e4       	ldi	r21, 0x41	; 65
    368a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    368e:	dc 01       	movw	r26, r24
    3690:	cb 01       	movw	r24, r22
    3692:	bc 01       	movw	r22, r24
    3694:	cd 01       	movw	r24, r26
    3696:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    369a:	dc 01       	movw	r26, r24
    369c:	cb 01       	movw	r24, r22
    369e:	9e 83       	std	Y+6, r25	; 0x06
    36a0:	8d 83       	std	Y+5, r24	; 0x05
    36a2:	0f c0       	rjmp	.+30     	; 0x36c2 <LCD_Init+0x4e0>
    36a4:	88 ec       	ldi	r24, 0xC8	; 200
    36a6:	90 e0       	ldi	r25, 0x00	; 0
    36a8:	9c 83       	std	Y+4, r25	; 0x04
    36aa:	8b 83       	std	Y+3, r24	; 0x03
    36ac:	8b 81       	ldd	r24, Y+3	; 0x03
    36ae:	9c 81       	ldd	r25, Y+4	; 0x04
    36b0:	01 97       	sbiw	r24, 0x01	; 1
    36b2:	f1 f7       	brne	.-4      	; 0x36b0 <LCD_Init+0x4ce>
    36b4:	9c 83       	std	Y+4, r25	; 0x04
    36b6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    36b8:	8d 81       	ldd	r24, Y+5	; 0x05
    36ba:	9e 81       	ldd	r25, Y+6	; 0x06
    36bc:	01 97       	sbiw	r24, 0x01	; 1
    36be:	9e 83       	std	Y+6, r25	; 0x06
    36c0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    36c2:	8d 81       	ldd	r24, Y+5	; 0x05
    36c4:	9e 81       	ldd	r25, Y+6	; 0x06
    36c6:	00 97       	sbiw	r24, 0x00	; 0
    36c8:	69 f7       	brne	.-38     	; 0x36a4 <LCD_Init+0x4c2>
    36ca:	14 c0       	rjmp	.+40     	; 0x36f4 <LCD_Init+0x512>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    36cc:	6f 81       	ldd	r22, Y+7	; 0x07
    36ce:	78 85       	ldd	r23, Y+8	; 0x08
    36d0:	89 85       	ldd	r24, Y+9	; 0x09
    36d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    36d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36d8:	dc 01       	movw	r26, r24
    36da:	cb 01       	movw	r24, r22
    36dc:	9e 83       	std	Y+6, r25	; 0x06
    36de:	8d 83       	std	Y+5, r24	; 0x05
    36e0:	8d 81       	ldd	r24, Y+5	; 0x05
    36e2:	9e 81       	ldd	r25, Y+6	; 0x06
    36e4:	9a 83       	std	Y+2, r25	; 0x02
    36e6:	89 83       	std	Y+1, r24	; 0x01
    36e8:	89 81       	ldd	r24, Y+1	; 0x01
    36ea:	9a 81       	ldd	r25, Y+2	; 0x02
    36ec:	01 97       	sbiw	r24, 0x01	; 1
    36ee:	f1 f7       	brne	.-4      	; 0x36ec <LCD_Init+0x50a>
    36f0:	9a 83       	std	Y+2, r25	; 0x02
    36f2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(20);
	LCD_WriteCommand(0x06);
    36f4:	86 e0       	ldi	r24, 0x06	; 6
    36f6:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <LCD_WriteCommand>
	LCD_WriteCommand(0x80);
    36fa:	80 e8       	ldi	r24, 0x80	; 128
    36fc:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <LCD_WriteCommand>
}
    3700:	ca 5b       	subi	r28, 0xBA	; 186
    3702:	df 4f       	sbci	r29, 0xFF	; 255
    3704:	0f b6       	in	r0, 0x3f	; 63
    3706:	f8 94       	cli
    3708:	de bf       	out	0x3e, r29	; 62
    370a:	0f be       	out	0x3f, r0	; 63
    370c:	cd bf       	out	0x3d, r28	; 61
    370e:	cf 91       	pop	r28
    3710:	df 91       	pop	r29
    3712:	1f 91       	pop	r17
    3714:	0f 91       	pop	r16
    3716:	08 95       	ret

00003718 <LCD_WriteChar>:
#endif

/*************************** service functions*****************************************************/
void LCD_WriteChar(uint8 character)
{
    3718:	df 93       	push	r29
    371a:	cf 93       	push	r28
    371c:	0f 92       	push	r0
    371e:	cd b7       	in	r28, 0x3d	; 61
    3720:	de b7       	in	r29, 0x3e	; 62
    3722:	89 83       	std	Y+1, r24	; 0x01
	LCD_WriteData(character);
    3724:	89 81       	ldd	r24, Y+1	; 0x01
    3726:	0e 94 a6 16 	call	0x2d4c	; 0x2d4c <LCD_WriteData>
}
    372a:	0f 90       	pop	r0
    372c:	cf 91       	pop	r28
    372e:	df 91       	pop	r29
    3730:	08 95       	ret

00003732 <LCD_WriteSentence>:



void LCD_WriteSentence(uint8 *PtrSentance)//"ahmed0"
{
    3732:	df 93       	push	r29
    3734:	cf 93       	push	r28
    3736:	00 d0       	rcall	.+0      	; 0x3738 <LCD_WriteSentence+0x6>
    3738:	0f 92       	push	r0
    373a:	cd b7       	in	r28, 0x3d	; 61
    373c:	de b7       	in	r29, 0x3e	; 62
    373e:	9b 83       	std	Y+3, r25	; 0x03
    3740:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
    3742:	19 82       	std	Y+1, r1	; 0x01
    3744:	0e c0       	rjmp	.+28     	; 0x3762 <LCD_WriteSentence+0x30>
	while(PtrSentance[i])
	{
		LCD_WriteData(PtrSentance[i]);
    3746:	89 81       	ldd	r24, Y+1	; 0x01
    3748:	28 2f       	mov	r18, r24
    374a:	30 e0       	ldi	r19, 0x00	; 0
    374c:	8a 81       	ldd	r24, Y+2	; 0x02
    374e:	9b 81       	ldd	r25, Y+3	; 0x03
    3750:	fc 01       	movw	r30, r24
    3752:	e2 0f       	add	r30, r18
    3754:	f3 1f       	adc	r31, r19
    3756:	80 81       	ld	r24, Z
    3758:	0e 94 a6 16 	call	0x2d4c	; 0x2d4c <LCD_WriteData>
		i++;
    375c:	89 81       	ldd	r24, Y+1	; 0x01
    375e:	8f 5f       	subi	r24, 0xFF	; 255
    3760:	89 83       	std	Y+1, r24	; 0x01


void LCD_WriteSentence(uint8 *PtrSentance)//"ahmed0"
{
	uint8 i=0;
	while(PtrSentance[i])
    3762:	89 81       	ldd	r24, Y+1	; 0x01
    3764:	28 2f       	mov	r18, r24
    3766:	30 e0       	ldi	r19, 0x00	; 0
    3768:	8a 81       	ldd	r24, Y+2	; 0x02
    376a:	9b 81       	ldd	r25, Y+3	; 0x03
    376c:	fc 01       	movw	r30, r24
    376e:	e2 0f       	add	r30, r18
    3770:	f3 1f       	adc	r31, r19
    3772:	80 81       	ld	r24, Z
    3774:	88 23       	and	r24, r24
    3776:	39 f7       	brne	.-50     	; 0x3746 <LCD_WriteSentence+0x14>
	{
		LCD_WriteData(PtrSentance[i]);
		i++;
	}
}
    3778:	0f 90       	pop	r0
    377a:	0f 90       	pop	r0
    377c:	0f 90       	pop	r0
    377e:	cf 91       	pop	r28
    3780:	df 91       	pop	r29
    3782:	08 95       	ret

00003784 <LCD_GoTo>:
void LCD_GoTo(uint8 Line, uint8 x)// 0 1
{
    3784:	df 93       	push	r29
    3786:	cf 93       	push	r28
    3788:	00 d0       	rcall	.+0      	; 0x378a <LCD_GoTo+0x6>
    378a:	cd b7       	in	r28, 0x3d	; 61
    378c:	de b7       	in	r29, 0x3e	; 62
    378e:	89 83       	std	Y+1, r24	; 0x01
    3790:	6a 83       	std	Y+2, r22	; 0x02
	if(0 == Line)
    3792:	89 81       	ldd	r24, Y+1	; 0x01
    3794:	88 23       	and	r24, r24
    3796:	41 f4       	brne	.+16     	; 0x37a8 <LCD_GoTo+0x24>
	{
		if ( x <=15)
    3798:	8a 81       	ldd	r24, Y+2	; 0x02
    379a:	80 31       	cpi	r24, 0x10	; 16
    379c:	78 f4       	brcc	.+30     	; 0x37bc <LCD_GoTo+0x38>
		{
			LCD_WriteCommand(0x80 + x);
    379e:	8a 81       	ldd	r24, Y+2	; 0x02
    37a0:	80 58       	subi	r24, 0x80	; 128
    37a2:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <LCD_WriteCommand>
    37a6:	0a c0       	rjmp	.+20     	; 0x37bc <LCD_GoTo+0x38>
		}
	}
	else if (1 == Line)
    37a8:	89 81       	ldd	r24, Y+1	; 0x01
    37aa:	81 30       	cpi	r24, 0x01	; 1
    37ac:	39 f4       	brne	.+14     	; 0x37bc <LCD_GoTo+0x38>
	{
		if ( x <=15)
    37ae:	8a 81       	ldd	r24, Y+2	; 0x02
    37b0:	80 31       	cpi	r24, 0x10	; 16
    37b2:	20 f4       	brcc	.+8      	; 0x37bc <LCD_GoTo+0x38>
		{
			LCD_WriteCommand(0xC0 + x);
    37b4:	8a 81       	ldd	r24, Y+2	; 0x02
    37b6:	80 54       	subi	r24, 0x40	; 64
    37b8:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <LCD_WriteCommand>
		}
	}
}
    37bc:	0f 90       	pop	r0
    37be:	0f 90       	pop	r0
    37c0:	cf 91       	pop	r28
    37c2:	df 91       	pop	r29
    37c4:	08 95       	ret

000037c6 <LCD_WriteNumber>:


void LCD_WriteNumber(uint32 Number)
{
    37c6:	0f 93       	push	r16
    37c8:	1f 93       	push	r17
    37ca:	df 93       	push	r29
    37cc:	cf 93       	push	r28
    37ce:	cd b7       	in	r28, 0x3d	; 61
    37d0:	de b7       	in	r29, 0x3e	; 62
    37d2:	60 97       	sbiw	r28, 0x10	; 16
    37d4:	0f b6       	in	r0, 0x3f	; 63
    37d6:	f8 94       	cli
    37d8:	de bf       	out	0x3e, r29	; 62
    37da:	0f be       	out	0x3f, r0	; 63
    37dc:	cd bf       	out	0x3d, r28	; 61
    37de:	6d 87       	std	Y+13, r22	; 0x0d
    37e0:	7e 87       	std	Y+14, r23	; 0x0e
    37e2:	8f 87       	std	Y+15, r24	; 0x0f
    37e4:	98 8b       	std	Y+16, r25	; 0x10
	uint8 i=0,j;
    37e6:	1a 82       	std	Y+2, r1	; 0x02
	uint8 arr[10]={0};
    37e8:	8a e0       	ldi	r24, 0x0A	; 10
    37ea:	fe 01       	movw	r30, r28
    37ec:	33 96       	adiw	r30, 0x03	; 3
    37ee:	df 01       	movw	r26, r30
    37f0:	98 2f       	mov	r25, r24
    37f2:	1d 92       	st	X+, r1
    37f4:	9a 95       	dec	r25
    37f6:	e9 f7       	brne	.-6      	; 0x37f2 <LCD_WriteNumber+0x2c>
	if(Number==0)
    37f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    37fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    37fc:	af 85       	ldd	r26, Y+15	; 0x0f
    37fe:	b8 89       	ldd	r27, Y+16	; 0x10
    3800:	00 97       	sbiw	r24, 0x00	; 0
    3802:	a1 05       	cpc	r26, r1
    3804:	b1 05       	cpc	r27, r1
    3806:	91 f5       	brne	.+100    	; 0x386c <LCD_WriteNumber+0xa6>
	LCD_WriteData('0');
    3808:	80 e3       	ldi	r24, 0x30	; 48
    380a:	0e 94 a6 16 	call	0x2d4c	; 0x2d4c <LCD_WriteData>
    380e:	4d c0       	rjmp	.+154    	; 0x38aa <LCD_WriteNumber+0xe4>
	else{
			while(Number)
			{
				arr[i]=Number%10+'0';
    3810:	8a 81       	ldd	r24, Y+2	; 0x02
    3812:	08 2f       	mov	r16, r24
    3814:	10 e0       	ldi	r17, 0x00	; 0
    3816:	8d 85       	ldd	r24, Y+13	; 0x0d
    3818:	9e 85       	ldd	r25, Y+14	; 0x0e
    381a:	af 85       	ldd	r26, Y+15	; 0x0f
    381c:	b8 89       	ldd	r27, Y+16	; 0x10
    381e:	2a e0       	ldi	r18, 0x0A	; 10
    3820:	30 e0       	ldi	r19, 0x00	; 0
    3822:	40 e0       	ldi	r20, 0x00	; 0
    3824:	50 e0       	ldi	r21, 0x00	; 0
    3826:	bc 01       	movw	r22, r24
    3828:	cd 01       	movw	r24, r26
    382a:	0e 94 e2 22 	call	0x45c4	; 0x45c4 <__udivmodsi4>
    382e:	dc 01       	movw	r26, r24
    3830:	cb 01       	movw	r24, r22
    3832:	28 2f       	mov	r18, r24
    3834:	20 5d       	subi	r18, 0xD0	; 208
    3836:	ce 01       	movw	r24, r28
    3838:	03 96       	adiw	r24, 0x03	; 3
    383a:	fc 01       	movw	r30, r24
    383c:	e0 0f       	add	r30, r16
    383e:	f1 1f       	adc	r31, r17
    3840:	20 83       	st	Z, r18
				Number/=10;
    3842:	8d 85       	ldd	r24, Y+13	; 0x0d
    3844:	9e 85       	ldd	r25, Y+14	; 0x0e
    3846:	af 85       	ldd	r26, Y+15	; 0x0f
    3848:	b8 89       	ldd	r27, Y+16	; 0x10
    384a:	2a e0       	ldi	r18, 0x0A	; 10
    384c:	30 e0       	ldi	r19, 0x00	; 0
    384e:	40 e0       	ldi	r20, 0x00	; 0
    3850:	50 e0       	ldi	r21, 0x00	; 0
    3852:	bc 01       	movw	r22, r24
    3854:	cd 01       	movw	r24, r26
    3856:	0e 94 e2 22 	call	0x45c4	; 0x45c4 <__udivmodsi4>
    385a:	da 01       	movw	r26, r20
    385c:	c9 01       	movw	r24, r18
    385e:	8d 87       	std	Y+13, r24	; 0x0d
    3860:	9e 87       	std	Y+14, r25	; 0x0e
    3862:	af 87       	std	Y+15, r26	; 0x0f
    3864:	b8 8b       	std	Y+16, r27	; 0x10
				i++;
    3866:	8a 81       	ldd	r24, Y+2	; 0x02
    3868:	8f 5f       	subi	r24, 0xFF	; 255
    386a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0,j;
	uint8 arr[10]={0};
	if(Number==0)
	LCD_WriteData('0');
	else{
			while(Number)
    386c:	8d 85       	ldd	r24, Y+13	; 0x0d
    386e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3870:	af 85       	ldd	r26, Y+15	; 0x0f
    3872:	b8 89       	ldd	r27, Y+16	; 0x10
    3874:	00 97       	sbiw	r24, 0x00	; 0
    3876:	a1 05       	cpc	r26, r1
    3878:	b1 05       	cpc	r27, r1
    387a:	51 f6       	brne	.-108    	; 0x3810 <LCD_WriteNumber+0x4a>
			{
				arr[i]=Number%10+'0';
				Number/=10;
				i++;
			}
			for(j=i;j>0;j--)
    387c:	8a 81       	ldd	r24, Y+2	; 0x02
    387e:	89 83       	std	Y+1, r24	; 0x01
    3880:	11 c0       	rjmp	.+34     	; 0x38a4 <LCD_WriteNumber+0xde>
			{
				LCD_WriteData(arr[j-1]);
    3882:	89 81       	ldd	r24, Y+1	; 0x01
    3884:	88 2f       	mov	r24, r24
    3886:	90 e0       	ldi	r25, 0x00	; 0
    3888:	9c 01       	movw	r18, r24
    388a:	21 50       	subi	r18, 0x01	; 1
    388c:	30 40       	sbci	r19, 0x00	; 0
    388e:	ce 01       	movw	r24, r28
    3890:	03 96       	adiw	r24, 0x03	; 3
    3892:	fc 01       	movw	r30, r24
    3894:	e2 0f       	add	r30, r18
    3896:	f3 1f       	adc	r31, r19
    3898:	80 81       	ld	r24, Z
    389a:	0e 94 a6 16 	call	0x2d4c	; 0x2d4c <LCD_WriteData>
			{
				arr[i]=Number%10+'0';
				Number/=10;
				i++;
			}
			for(j=i;j>0;j--)
    389e:	89 81       	ldd	r24, Y+1	; 0x01
    38a0:	81 50       	subi	r24, 0x01	; 1
    38a2:	89 83       	std	Y+1, r24	; 0x01
    38a4:	89 81       	ldd	r24, Y+1	; 0x01
    38a6:	88 23       	and	r24, r24
    38a8:	61 f7       	brne	.-40     	; 0x3882 <LCD_WriteNumber+0xbc>
			{
				LCD_WriteData(arr[j-1]);
			}
	   }
}
    38aa:	60 96       	adiw	r28, 0x10	; 16
    38ac:	0f b6       	in	r0, 0x3f	; 63
    38ae:	f8 94       	cli
    38b0:	de bf       	out	0x3e, r29	; 62
    38b2:	0f be       	out	0x3f, r0	; 63
    38b4:	cd bf       	out	0x3d, r28	; 61
    38b6:	cf 91       	pop	r28
    38b8:	df 91       	pop	r29
    38ba:	1f 91       	pop	r17
    38bc:	0f 91       	pop	r16
    38be:	08 95       	ret

000038c0 <LCD_WriteNumber2>:
void LCD_WriteNumber2(uint16 Number)
{
    38c0:	df 93       	push	r29
    38c2:	cf 93       	push	r28
    38c4:	00 d0       	rcall	.+0      	; 0x38c6 <LCD_WriteNumber2+0x6>
    38c6:	cd b7       	in	r28, 0x3d	; 61
    38c8:	de b7       	in	r29, 0x3e	; 62
    38ca:	9a 83       	std	Y+2, r25	; 0x02
    38cc:	89 83       	std	Y+1, r24	; 0x01
	LCD_WriteData(Number%10000/1000+'0');
    38ce:	89 81       	ldd	r24, Y+1	; 0x01
    38d0:	9a 81       	ldd	r25, Y+2	; 0x02
    38d2:	20 e1       	ldi	r18, 0x10	; 16
    38d4:	37 e2       	ldi	r19, 0x27	; 39
    38d6:	b9 01       	movw	r22, r18
    38d8:	0e 94 bb 22 	call	0x4576	; 0x4576 <__udivmodhi4>
    38dc:	28 ee       	ldi	r18, 0xE8	; 232
    38de:	33 e0       	ldi	r19, 0x03	; 3
    38e0:	b9 01       	movw	r22, r18
    38e2:	0e 94 bb 22 	call	0x4576	; 0x4576 <__udivmodhi4>
    38e6:	cb 01       	movw	r24, r22
    38e8:	80 5d       	subi	r24, 0xD0	; 208
    38ea:	0e 94 a6 16 	call	0x2d4c	; 0x2d4c <LCD_WriteData>
	LCD_WriteData(Number%1000/100+'0');
    38ee:	89 81       	ldd	r24, Y+1	; 0x01
    38f0:	9a 81       	ldd	r25, Y+2	; 0x02
    38f2:	28 ee       	ldi	r18, 0xE8	; 232
    38f4:	33 e0       	ldi	r19, 0x03	; 3
    38f6:	b9 01       	movw	r22, r18
    38f8:	0e 94 bb 22 	call	0x4576	; 0x4576 <__udivmodhi4>
    38fc:	24 e6       	ldi	r18, 0x64	; 100
    38fe:	30 e0       	ldi	r19, 0x00	; 0
    3900:	b9 01       	movw	r22, r18
    3902:	0e 94 bb 22 	call	0x4576	; 0x4576 <__udivmodhi4>
    3906:	cb 01       	movw	r24, r22
    3908:	80 5d       	subi	r24, 0xD0	; 208
    390a:	0e 94 a6 16 	call	0x2d4c	; 0x2d4c <LCD_WriteData>
	LCD_WriteData(Number%100/10+'0');
    390e:	89 81       	ldd	r24, Y+1	; 0x01
    3910:	9a 81       	ldd	r25, Y+2	; 0x02
    3912:	24 e6       	ldi	r18, 0x64	; 100
    3914:	30 e0       	ldi	r19, 0x00	; 0
    3916:	b9 01       	movw	r22, r18
    3918:	0e 94 bb 22 	call	0x4576	; 0x4576 <__udivmodhi4>
    391c:	2a e0       	ldi	r18, 0x0A	; 10
    391e:	30 e0       	ldi	r19, 0x00	; 0
    3920:	b9 01       	movw	r22, r18
    3922:	0e 94 bb 22 	call	0x4576	; 0x4576 <__udivmodhi4>
    3926:	cb 01       	movw	r24, r22
    3928:	80 5d       	subi	r24, 0xD0	; 208
    392a:	0e 94 a6 16 	call	0x2d4c	; 0x2d4c <LCD_WriteData>
	LCD_WriteData(Number%10/1+'0');
    392e:	89 81       	ldd	r24, Y+1	; 0x01
    3930:	9a 81       	ldd	r25, Y+2	; 0x02
    3932:	2a e0       	ldi	r18, 0x0A	; 10
    3934:	30 e0       	ldi	r19, 0x00	; 0
    3936:	b9 01       	movw	r22, r18
    3938:	0e 94 bb 22 	call	0x4576	; 0x4576 <__udivmodhi4>
    393c:	80 5d       	subi	r24, 0xD0	; 208
    393e:	0e 94 a6 16 	call	0x2d4c	; 0x2d4c <LCD_WriteData>
}
    3942:	0f 90       	pop	r0
    3944:	0f 90       	pop	r0
    3946:	cf 91       	pop	r28
    3948:	df 91       	pop	r29
    394a:	08 95       	ret

0000394c <convert_data>:
uint8 *convert_data(uint32 val)
{
    394c:	0f 93       	push	r16
    394e:	1f 93       	push	r17
    3950:	df 93       	push	r29
    3952:	cf 93       	push	r28
    3954:	00 d0       	rcall	.+0      	; 0x3956 <convert_data+0xa>
    3956:	00 d0       	rcall	.+0      	; 0x3958 <convert_data+0xc>
    3958:	0f 92       	push	r0
    395a:	cd b7       	in	r28, 0x3d	; 61
    395c:	de b7       	in	r29, 0x3e	; 62
    395e:	6a 83       	std	Y+2, r22	; 0x02
    3960:	7b 83       	std	Y+3, r23	; 0x03
    3962:	8c 83       	std	Y+4, r24	; 0x04
    3964:	9d 83       	std	Y+5, r25	; 0x05
	uint8 i=0;
    3966:	19 82       	std	Y+1, r1	; 0x01
	static uint8 arr[10]={0};
	if(val==0)
    3968:	8a 81       	ldd	r24, Y+2	; 0x02
    396a:	9b 81       	ldd	r25, Y+3	; 0x03
    396c:	ac 81       	ldd	r26, Y+4	; 0x04
    396e:	bd 81       	ldd	r27, Y+5	; 0x05
    3970:	00 97       	sbiw	r24, 0x00	; 0
    3972:	a1 05       	cpc	r26, r1
    3974:	b1 05       	cpc	r27, r1
    3976:	c9 f5       	brne	.+114    	; 0x39ea <convert_data+0x9e>
	{arr[i]='0';}
    3978:	89 81       	ldd	r24, Y+1	; 0x01
    397a:	88 2f       	mov	r24, r24
    397c:	90 e0       	ldi	r25, 0x00	; 0
    397e:	fc 01       	movw	r30, r24
    3980:	e9 58       	subi	r30, 0x89	; 137
    3982:	fe 4f       	sbci	r31, 0xFE	; 254
    3984:	80 e3       	ldi	r24, 0x30	; 48
    3986:	80 83       	st	Z, r24
    3988:	38 c0       	rjmp	.+112    	; 0x39fa <convert_data+0xae>
	else{
		while(val)//123
		{
			arr[8-i]=val%10+'0';
    398a:	89 81       	ldd	r24, Y+1	; 0x01
    398c:	28 2f       	mov	r18, r24
    398e:	30 e0       	ldi	r19, 0x00	; 0
    3990:	88 e0       	ldi	r24, 0x08	; 8
    3992:	90 e0       	ldi	r25, 0x00	; 0
    3994:	8c 01       	movw	r16, r24
    3996:	02 1b       	sub	r16, r18
    3998:	13 0b       	sbc	r17, r19
    399a:	8a 81       	ldd	r24, Y+2	; 0x02
    399c:	9b 81       	ldd	r25, Y+3	; 0x03
    399e:	ac 81       	ldd	r26, Y+4	; 0x04
    39a0:	bd 81       	ldd	r27, Y+5	; 0x05
    39a2:	2a e0       	ldi	r18, 0x0A	; 10
    39a4:	30 e0       	ldi	r19, 0x00	; 0
    39a6:	40 e0       	ldi	r20, 0x00	; 0
    39a8:	50 e0       	ldi	r21, 0x00	; 0
    39aa:	bc 01       	movw	r22, r24
    39ac:	cd 01       	movw	r24, r26
    39ae:	0e 94 e2 22 	call	0x45c4	; 0x45c4 <__udivmodsi4>
    39b2:	dc 01       	movw	r26, r24
    39b4:	cb 01       	movw	r24, r22
    39b6:	80 5d       	subi	r24, 0xD0	; 208
    39b8:	f8 01       	movw	r30, r16
    39ba:	e9 58       	subi	r30, 0x89	; 137
    39bc:	fe 4f       	sbci	r31, 0xFE	; 254
    39be:	80 83       	st	Z, r24
			val/=10;
    39c0:	8a 81       	ldd	r24, Y+2	; 0x02
    39c2:	9b 81       	ldd	r25, Y+3	; 0x03
    39c4:	ac 81       	ldd	r26, Y+4	; 0x04
    39c6:	bd 81       	ldd	r27, Y+5	; 0x05
    39c8:	2a e0       	ldi	r18, 0x0A	; 10
    39ca:	30 e0       	ldi	r19, 0x00	; 0
    39cc:	40 e0       	ldi	r20, 0x00	; 0
    39ce:	50 e0       	ldi	r21, 0x00	; 0
    39d0:	bc 01       	movw	r22, r24
    39d2:	cd 01       	movw	r24, r26
    39d4:	0e 94 e2 22 	call	0x45c4	; 0x45c4 <__udivmodsi4>
    39d8:	da 01       	movw	r26, r20
    39da:	c9 01       	movw	r24, r18
    39dc:	8a 83       	std	Y+2, r24	; 0x02
    39de:	9b 83       	std	Y+3, r25	; 0x03
    39e0:	ac 83       	std	Y+4, r26	; 0x04
    39e2:	bd 83       	std	Y+5, r27	; 0x05
			i++;
    39e4:	89 81       	ldd	r24, Y+1	; 0x01
    39e6:	8f 5f       	subi	r24, 0xFF	; 255
    39e8:	89 83       	std	Y+1, r24	; 0x01
	uint8 i=0;
	static uint8 arr[10]={0};
	if(val==0)
	{arr[i]='0';}
	else{
		while(val)//123
    39ea:	8a 81       	ldd	r24, Y+2	; 0x02
    39ec:	9b 81       	ldd	r25, Y+3	; 0x03
    39ee:	ac 81       	ldd	r26, Y+4	; 0x04
    39f0:	bd 81       	ldd	r27, Y+5	; 0x05
    39f2:	00 97       	sbiw	r24, 0x00	; 0
    39f4:	a1 05       	cpc	r26, r1
    39f6:	b1 05       	cpc	r27, r1
    39f8:	41 f6       	brne	.-112    	; 0x398a <convert_data+0x3e>
			arr[8-i]=val%10+'0';
			val/=10;
			i++;
		}
	}	
	return &arr[8-i+1];
    39fa:	89 81       	ldd	r24, Y+1	; 0x01
    39fc:	28 2f       	mov	r18, r24
    39fe:	30 e0       	ldi	r19, 0x00	; 0
    3a00:	89 e0       	ldi	r24, 0x09	; 9
    3a02:	90 e0       	ldi	r25, 0x00	; 0
    3a04:	82 1b       	sub	r24, r18
    3a06:	93 0b       	sbc	r25, r19
    3a08:	89 58       	subi	r24, 0x89	; 137
    3a0a:	9e 4f       	sbci	r25, 0xFE	; 254
}
    3a0c:	0f 90       	pop	r0
    3a0e:	0f 90       	pop	r0
    3a10:	0f 90       	pop	r0
    3a12:	0f 90       	pop	r0
    3a14:	0f 90       	pop	r0
    3a16:	cf 91       	pop	r28
    3a18:	df 91       	pop	r29
    3a1a:	1f 91       	pop	r17
    3a1c:	0f 91       	pop	r16
    3a1e:	08 95       	ret

00003a20 <str_to_int>:
 uint32 str_to_int(uint8*ptr)
 {
    3a20:	ef 92       	push	r14
    3a22:	ff 92       	push	r15
    3a24:	0f 93       	push	r16
    3a26:	1f 93       	push	r17
    3a28:	df 93       	push	r29
    3a2a:	cf 93       	push	r28
    3a2c:	cd b7       	in	r28, 0x3d	; 61
    3a2e:	de b7       	in	r29, 0x3e	; 62
    3a30:	28 97       	sbiw	r28, 0x08	; 8
    3a32:	0f b6       	in	r0, 0x3f	; 63
    3a34:	f8 94       	cli
    3a36:	de bf       	out	0x3e, r29	; 62
    3a38:	0f be       	out	0x3f, r0	; 63
    3a3a:	cd bf       	out	0x3d, r28	; 61
    3a3c:	98 87       	std	Y+8, r25	; 0x08
    3a3e:	8f 83       	std	Y+7, r24	; 0x07
	 uint32 number=0;
    3a40:	1b 82       	std	Y+3, r1	; 0x03
    3a42:	1c 82       	std	Y+4, r1	; 0x04
    3a44:	1d 82       	std	Y+5, r1	; 0x05
    3a46:	1e 82       	std	Y+6, r1	; 0x06
	 for(uint16 i=0;i<strlen((char*)ptr);i++)
    3a48:	1a 82       	std	Y+2, r1	; 0x02
    3a4a:	19 82       	std	Y+1, r1	; 0x01
    3a4c:	2b c0       	rjmp	.+86     	; 0x3aa4 <str_to_int+0x84>
	 {
		 number=(ptr[i]-48)+number*10;
    3a4e:	2f 81       	ldd	r18, Y+7	; 0x07
    3a50:	38 85       	ldd	r19, Y+8	; 0x08
    3a52:	89 81       	ldd	r24, Y+1	; 0x01
    3a54:	9a 81       	ldd	r25, Y+2	; 0x02
    3a56:	f9 01       	movw	r30, r18
    3a58:	e8 0f       	add	r30, r24
    3a5a:	f9 1f       	adc	r31, r25
    3a5c:	80 81       	ld	r24, Z
    3a5e:	88 2f       	mov	r24, r24
    3a60:	90 e0       	ldi	r25, 0x00	; 0
    3a62:	c0 97       	sbiw	r24, 0x30	; 48
    3a64:	7c 01       	movw	r14, r24
    3a66:	00 27       	eor	r16, r16
    3a68:	f7 fc       	sbrc	r15, 7
    3a6a:	00 95       	com	r16
    3a6c:	10 2f       	mov	r17, r16
    3a6e:	8b 81       	ldd	r24, Y+3	; 0x03
    3a70:	9c 81       	ldd	r25, Y+4	; 0x04
    3a72:	ad 81       	ldd	r26, Y+5	; 0x05
    3a74:	be 81       	ldd	r27, Y+6	; 0x06
    3a76:	2a e0       	ldi	r18, 0x0A	; 10
    3a78:	30 e0       	ldi	r19, 0x00	; 0
    3a7a:	40 e0       	ldi	r20, 0x00	; 0
    3a7c:	50 e0       	ldi	r21, 0x00	; 0
    3a7e:	bc 01       	movw	r22, r24
    3a80:	cd 01       	movw	r24, r26
    3a82:	0e 94 9c 22 	call	0x4538	; 0x4538 <__mulsi3>
    3a86:	dc 01       	movw	r26, r24
    3a88:	cb 01       	movw	r24, r22
    3a8a:	8e 0d       	add	r24, r14
    3a8c:	9f 1d       	adc	r25, r15
    3a8e:	a0 1f       	adc	r26, r16
    3a90:	b1 1f       	adc	r27, r17
    3a92:	8b 83       	std	Y+3, r24	; 0x03
    3a94:	9c 83       	std	Y+4, r25	; 0x04
    3a96:	ad 83       	std	Y+5, r26	; 0x05
    3a98:	be 83       	std	Y+6, r27	; 0x06
	return &arr[8-i+1];
}
 uint32 str_to_int(uint8*ptr)
 {
	 uint32 number=0;
	 for(uint16 i=0;i<strlen((char*)ptr);i++)
    3a9a:	89 81       	ldd	r24, Y+1	; 0x01
    3a9c:	9a 81       	ldd	r25, Y+2	; 0x02
    3a9e:	01 96       	adiw	r24, 0x01	; 1
    3aa0:	9a 83       	std	Y+2, r25	; 0x02
    3aa2:	89 83       	std	Y+1, r24	; 0x01
    3aa4:	8f 81       	ldd	r24, Y+7	; 0x07
    3aa6:	98 85       	ldd	r25, Y+8	; 0x08
    3aa8:	0e 94 3b 23 	call	0x4676	; 0x4676 <strlen>
    3aac:	9c 01       	movw	r18, r24
    3aae:	89 81       	ldd	r24, Y+1	; 0x01
    3ab0:	9a 81       	ldd	r25, Y+2	; 0x02
    3ab2:	82 17       	cp	r24, r18
    3ab4:	93 07       	cpc	r25, r19
    3ab6:	58 f2       	brcs	.-106    	; 0x3a4e <str_to_int+0x2e>
	 {
		 number=(ptr[i]-48)+number*10;
		 
	 }
	 return number;
    3ab8:	8b 81       	ldd	r24, Y+3	; 0x03
    3aba:	9c 81       	ldd	r25, Y+4	; 0x04
    3abc:	ad 81       	ldd	r26, Y+5	; 0x05
    3abe:	be 81       	ldd	r27, Y+6	; 0x06
 }
    3ac0:	bc 01       	movw	r22, r24
    3ac2:	cd 01       	movw	r24, r26
    3ac4:	28 96       	adiw	r28, 0x08	; 8
    3ac6:	0f b6       	in	r0, 0x3f	; 63
    3ac8:	f8 94       	cli
    3aca:	de bf       	out	0x3e, r29	; 62
    3acc:	0f be       	out	0x3f, r0	; 63
    3ace:	cd bf       	out	0x3d, r28	; 61
    3ad0:	cf 91       	pop	r28
    3ad2:	df 91       	pop	r29
    3ad4:	1f 91       	pop	r17
    3ad6:	0f 91       	pop	r16
    3ad8:	ff 90       	pop	r15
    3ada:	ef 90       	pop	r14
    3adc:	08 95       	ret

00003ade <Create_Character>:
void Create_Character(uint8 *Pattern,uint8 Location) {
    3ade:	df 93       	push	r29
    3ae0:	cf 93       	push	r28
    3ae2:	00 d0       	rcall	.+0      	; 0x3ae4 <Create_Character+0x6>
    3ae4:	00 d0       	rcall	.+0      	; 0x3ae6 <Create_Character+0x8>
    3ae6:	cd b7       	in	r28, 0x3d	; 61
    3ae8:	de b7       	in	r29, 0x3e	; 62
    3aea:	9b 83       	std	Y+3, r25	; 0x03
    3aec:	8a 83       	std	Y+2, r24	; 0x02
    3aee:	6c 83       	std	Y+4, r22	; 0x04

	uint8 iLoop=0;
    3af0:	19 82       	std	Y+1, r1	; 0x01

	LCD_WriteCommand(0x40+(Location*8)); //Send the Address of CGRAM
    3af2:	8c 81       	ldd	r24, Y+4	; 0x04
    3af4:	88 2f       	mov	r24, r24
    3af6:	90 e0       	ldi	r25, 0x00	; 0
    3af8:	08 96       	adiw	r24, 0x08	; 8
    3afa:	88 0f       	add	r24, r24
    3afc:	99 1f       	adc	r25, r25
    3afe:	88 0f       	add	r24, r24
    3b00:	99 1f       	adc	r25, r25
    3b02:	88 0f       	add	r24, r24
    3b04:	99 1f       	adc	r25, r25
    3b06:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <LCD_WriteCommand>
	for(iLoop=0;iLoop<8;iLoop++)
    3b0a:	19 82       	std	Y+1, r1	; 0x01
    3b0c:	0e c0       	rjmp	.+28     	; 0x3b2a <Create_Character+0x4c>
	LCD_WriteData(Pattern[iLoop]); //Pass the bytes of pattern on LCD
    3b0e:	89 81       	ldd	r24, Y+1	; 0x01
    3b10:	28 2f       	mov	r18, r24
    3b12:	30 e0       	ldi	r19, 0x00	; 0
    3b14:	8a 81       	ldd	r24, Y+2	; 0x02
    3b16:	9b 81       	ldd	r25, Y+3	; 0x03
    3b18:	fc 01       	movw	r30, r24
    3b1a:	e2 0f       	add	r30, r18
    3b1c:	f3 1f       	adc	r31, r19
    3b1e:	80 81       	ld	r24, Z
    3b20:	0e 94 a6 16 	call	0x2d4c	; 0x2d4c <LCD_WriteData>
void Create_Character(uint8 *Pattern,uint8 Location) {

	uint8 iLoop=0;

	LCD_WriteCommand(0x40+(Location*8)); //Send the Address of CGRAM
	for(iLoop=0;iLoop<8;iLoop++)
    3b24:	89 81       	ldd	r24, Y+1	; 0x01
    3b26:	8f 5f       	subi	r24, 0xFF	; 255
    3b28:	89 83       	std	Y+1, r24	; 0x01
    3b2a:	89 81       	ldd	r24, Y+1	; 0x01
    3b2c:	88 30       	cpi	r24, 0x08	; 8
    3b2e:	78 f3       	brcs	.-34     	; 0x3b0e <Create_Character+0x30>
	LCD_WriteData(Pattern[iLoop]); //Pass the bytes of pattern on LCD

}
    3b30:	0f 90       	pop	r0
    3b32:	0f 90       	pop	r0
    3b34:	0f 90       	pop	r0
    3b36:	0f 90       	pop	r0
    3b38:	cf 91       	pop	r28
    3b3a:	df 91       	pop	r29
    3b3c:	08 95       	ret

00003b3e <LCD_Clear>:
void LCD_Clear(void)
{
    3b3e:	df 93       	push	r29
    3b40:	cf 93       	push	r28
    3b42:	cd b7       	in	r28, 0x3d	; 61
    3b44:	de b7       	in	r29, 0x3e	; 62

	LCD_WriteCommand(0x01);
    3b46:	81 e0       	ldi	r24, 0x01	; 1
    3b48:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <LCD_WriteCommand>

}
    3b4c:	cf 91       	pop	r28
    3b4e:	df 91       	pop	r29
    3b50:	08 95       	ret

00003b52 <LCD_out>:

	
 void LCD_out(uint8 Line, uint8 x,uint8 *PtrSentance)
{
    3b52:	df 93       	push	r29
    3b54:	cf 93       	push	r28
    3b56:	00 d0       	rcall	.+0      	; 0x3b58 <LCD_out+0x6>
    3b58:	00 d0       	rcall	.+0      	; 0x3b5a <LCD_out+0x8>
    3b5a:	cd b7       	in	r28, 0x3d	; 61
    3b5c:	de b7       	in	r29, 0x3e	; 62
    3b5e:	89 83       	std	Y+1, r24	; 0x01
    3b60:	6a 83       	std	Y+2, r22	; 0x02
    3b62:	5c 83       	std	Y+4, r21	; 0x04
    3b64:	4b 83       	std	Y+3, r20	; 0x03
	LCD_GoTo( Line,  x);
    3b66:	89 81       	ldd	r24, Y+1	; 0x01
    3b68:	6a 81       	ldd	r22, Y+2	; 0x02
    3b6a:	0e 94 c2 1b 	call	0x3784	; 0x3784 <LCD_GoTo>
	LCD_WriteSentence(PtrSentance);
    3b6e:	8b 81       	ldd	r24, Y+3	; 0x03
    3b70:	9c 81       	ldd	r25, Y+4	; 0x04
    3b72:	0e 94 99 1b 	call	0x3732	; 0x3732 <LCD_WriteSentence>
}
    3b76:	0f 90       	pop	r0
    3b78:	0f 90       	pop	r0
    3b7a:	0f 90       	pop	r0
    3b7c:	0f 90       	pop	r0
    3b7e:	cf 91       	pop	r28
    3b80:	df 91       	pop	r29
    3b82:	08 95       	ret

00003b84 <UART_SendString>:
static uint8  *Asynch_receive_str;

/*******************************************Send Functions*****************************************************/

void UART_SendString(const uint8 *Str)
{
    3b84:	df 93       	push	r29
    3b86:	cf 93       	push	r28
    3b88:	00 d0       	rcall	.+0      	; 0x3b8a <UART_SendString+0x6>
    3b8a:	0f 92       	push	r0
    3b8c:	cd b7       	in	r28, 0x3d	; 61
    3b8e:	de b7       	in	r29, 0x3e	; 62
    3b90:	9b 83       	std	Y+3, r25	; 0x03
    3b92:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    3b94:	19 82       	std	Y+1, r1	; 0x01
    3b96:	0e c0       	rjmp	.+28     	; 0x3bb4 <UART_SendString+0x30>
	while(Str[i] != '\0')
	{
		UART_SendByte(Str[i]);
    3b98:	89 81       	ldd	r24, Y+1	; 0x01
    3b9a:	28 2f       	mov	r18, r24
    3b9c:	30 e0       	ldi	r19, 0x00	; 0
    3b9e:	8a 81       	ldd	r24, Y+2	; 0x02
    3ba0:	9b 81       	ldd	r25, Y+3	; 0x03
    3ba2:	fc 01       	movw	r30, r24
    3ba4:	e2 0f       	add	r30, r18
    3ba6:	f3 1f       	adc	r31, r19
    3ba8:	80 81       	ld	r24, Z
    3baa:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>
		i++;
    3bae:	89 81       	ldd	r24, Y+1	; 0x01
    3bb0:	8f 5f       	subi	r24, 0xFF	; 255
    3bb2:	89 83       	std	Y+1, r24	; 0x01
/*******************************************Send Functions*****************************************************/

void UART_SendString(const uint8 *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    3bb4:	89 81       	ldd	r24, Y+1	; 0x01
    3bb6:	28 2f       	mov	r18, r24
    3bb8:	30 e0       	ldi	r19, 0x00	; 0
    3bba:	8a 81       	ldd	r24, Y+2	; 0x02
    3bbc:	9b 81       	ldd	r25, Y+3	; 0x03
    3bbe:	fc 01       	movw	r30, r24
    3bc0:	e2 0f       	add	r30, r18
    3bc2:	f3 1f       	adc	r31, r19
    3bc4:	80 81       	ld	r24, Z
    3bc6:	88 23       	and	r24, r24
    3bc8:	39 f7       	brne	.-50     	; 0x3b98 <UART_SendString+0x14>
	{
		UART_SendByte(Str[i]);
		i++;
	}
}
    3bca:	0f 90       	pop	r0
    3bcc:	0f 90       	pop	r0
    3bce:	0f 90       	pop	r0
    3bd0:	cf 91       	pop	r28
    3bd2:	df 91       	pop	r29
    3bd4:	08 95       	ret

00003bd6 <UART_SendString_Asynch>:
								////////////////////////////////////

void UART_SendString_Asynch(uint8 *Str)
{
    3bd6:	df 93       	push	r29
    3bd8:	cf 93       	push	r28
    3bda:	00 d0       	rcall	.+0      	; 0x3bdc <UART_SendString_Asynch+0x6>
    3bdc:	cd b7       	in	r28, 0x3d	; 61
    3bde:	de b7       	in	r29, 0x3e	; 62
    3be0:	9a 83       	std	Y+2, r25	; 0x02
    3be2:	89 83       	std	Y+1, r24	; 0x01
	Asynch_Send_Str=Str;
    3be4:	89 81       	ldd	r24, Y+1	; 0x01
    3be6:	9a 81       	ldd	r25, Y+2	; 0x02
    3be8:	90 93 86 01 	sts	0x0186, r25
    3bec:	80 93 85 01 	sts	0x0185, r24
	UART_SendByte(Str[0]);
    3bf0:	e9 81       	ldd	r30, Y+1	; 0x01
    3bf2:	fa 81       	ldd	r31, Y+2	; 0x02
    3bf4:	80 81       	ld	r24, Z
    3bf6:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>
	UART_TX_SetCallBack(Func_TX);
    3bfa:	88 e0       	ldi	r24, 0x08	; 8
    3bfc:	9e e1       	ldi	r25, 0x1E	; 30
    3bfe:	0e 94 42 06 	call	0xc84	; 0xc84 <UART_TX_SetCallBack>
	UART_TX_InterruptEnable();
    3c02:	0e 94 14 06 	call	0xc28	; 0xc28 <UART_TX_InterruptEnable>

}
    3c06:	0f 90       	pop	r0
    3c08:	0f 90       	pop	r0
    3c0a:	cf 91       	pop	r28
    3c0c:	df 91       	pop	r29
    3c0e:	08 95       	ret

00003c10 <Func_TX>:

static void Func_TX(void)
{
    3c10:	df 93       	push	r29
    3c12:	cf 93       	push	r28
    3c14:	cd b7       	in	r28, 0x3d	; 61
    3c16:	de b7       	in	r29, 0x3e	; 62
static uint8 i=1;
	if(Asynch_Send_Str[i] !='\0')
    3c18:	20 91 85 01 	lds	r18, 0x0185
    3c1c:	30 91 86 01 	lds	r19, 0x0186
    3c20:	80 91 c5 00 	lds	r24, 0x00C5
    3c24:	88 2f       	mov	r24, r24
    3c26:	90 e0       	ldi	r25, 0x00	; 0
    3c28:	f9 01       	movw	r30, r18
    3c2a:	e8 0f       	add	r30, r24
    3c2c:	f9 1f       	adc	r31, r25
    3c2e:	80 81       	ld	r24, Z
    3c30:	88 23       	and	r24, r24
    3c32:	a1 f0       	breq	.+40     	; 0x3c5c <Func_TX+0x4c>
	{
		UART_SendByteNoBlock(Asynch_Send_Str[i]);
    3c34:	20 91 85 01 	lds	r18, 0x0185
    3c38:	30 91 86 01 	lds	r19, 0x0186
    3c3c:	80 91 c5 00 	lds	r24, 0x00C5
    3c40:	88 2f       	mov	r24, r24
    3c42:	90 e0       	ldi	r25, 0x00	; 0
    3c44:	f9 01       	movw	r30, r18
    3c46:	e8 0f       	add	r30, r24
    3c48:	f9 1f       	adc	r31, r25
    3c4a:	80 81       	ld	r24, Z
    3c4c:	0e 94 ba 06 	call	0xd74	; 0xd74 <UART_SendByteNoBlock>
		i++;
    3c50:	80 91 c5 00 	lds	r24, 0x00C5
    3c54:	8f 5f       	subi	r24, 0xFF	; 255
    3c56:	80 93 c5 00 	sts	0x00C5, r24
    3c5a:	05 c0       	rjmp	.+10     	; 0x3c66 <Func_TX+0x56>
	}
	else
		{
		i=1;
    3c5c:	81 e0       	ldi	r24, 0x01	; 1
    3c5e:	80 93 c5 00 	sts	0x00C5, r24
		UART_TX_InterruptDisable();
    3c62:	0e 94 22 06 	call	0xc44	; 0xc44 <UART_TX_InterruptDisable>
		}
}
    3c66:	cf 91       	pop	r28
    3c68:	df 91       	pop	r29
    3c6a:	08 95       	ret

00003c6c <UART_SendString_Asynch_NocodeInInt>:
								////////////////////////////////////
								
void UART_SendString_Asynch_NocodeInInt(uint8 *Str)
{
    3c6c:	df 93       	push	r29
    3c6e:	cf 93       	push	r28
    3c70:	00 d0       	rcall	.+0      	; 0x3c72 <UART_SendString_Asynch_NocodeInInt+0x6>
    3c72:	cd b7       	in	r28, 0x3d	; 61
    3c74:	de b7       	in	r29, 0x3e	; 62
    3c76:	9a 83       	std	Y+2, r25	; 0x02
    3c78:	89 83       	std	Y+1, r24	; 0x01
	UART_TX_SetCallBack(Send_Int_Function2);
    3c7a:	8e e6       	ldi	r24, 0x6E	; 110
    3c7c:	9e e1       	ldi	r25, 0x1E	; 30
    3c7e:	0e 94 42 06 	call	0xc84	; 0xc84 <UART_TX_SetCallBack>
		UART_TX_InterruptEnable();
    3c82:	0e 94 14 06 	call	0xc28	; 0xc28 <UART_TX_InterruptEnable>
	static	uint8 i=0;
	if(flag)
    3c86:	80 91 c4 00 	lds	r24, 0x00C4
    3c8a:	88 23       	and	r24, r24
    3c8c:	11 f1       	breq	.+68     	; 0x3cd2 <UART_SendString_Asynch_NocodeInInt+0x66>
		{
		if(Str[i])
    3c8e:	80 91 81 01 	lds	r24, 0x0181
    3c92:	28 2f       	mov	r18, r24
    3c94:	30 e0       	ldi	r19, 0x00	; 0
    3c96:	89 81       	ldd	r24, Y+1	; 0x01
    3c98:	9a 81       	ldd	r25, Y+2	; 0x02
    3c9a:	fc 01       	movw	r30, r24
    3c9c:	e2 0f       	add	r30, r18
    3c9e:	f3 1f       	adc	r31, r19
    3ca0:	80 81       	ld	r24, Z
    3ca2:	88 23       	and	r24, r24
    3ca4:	a1 f0       	breq	.+40     	; 0x3cce <UART_SendString_Asynch_NocodeInInt+0x62>
			{
			UART_SendByteNoBlock(Str[i]);
    3ca6:	80 91 81 01 	lds	r24, 0x0181
    3caa:	28 2f       	mov	r18, r24
    3cac:	30 e0       	ldi	r19, 0x00	; 0
    3cae:	89 81       	ldd	r24, Y+1	; 0x01
    3cb0:	9a 81       	ldd	r25, Y+2	; 0x02
    3cb2:	fc 01       	movw	r30, r24
    3cb4:	e2 0f       	add	r30, r18
    3cb6:	f3 1f       	adc	r31, r19
    3cb8:	80 81       	ld	r24, Z
    3cba:	0e 94 ba 06 	call	0xd74	; 0xd74 <UART_SendByteNoBlock>
			i++;
    3cbe:	80 91 81 01 	lds	r24, 0x0181
    3cc2:	8f 5f       	subi	r24, 0xFF	; 255
    3cc4:	80 93 81 01 	sts	0x0181, r24
			flag=0;
    3cc8:	10 92 c4 00 	sts	0x00C4, r1
    3ccc:	02 c0       	rjmp	.+4      	; 0x3cd2 <UART_SendString_Asynch_NocodeInInt+0x66>
			}
			else
			i=0;
    3cce:	10 92 81 01 	sts	0x0181, r1

		}

}
    3cd2:	0f 90       	pop	r0
    3cd4:	0f 90       	pop	r0
    3cd6:	cf 91       	pop	r28
    3cd8:	df 91       	pop	r29
    3cda:	08 95       	ret

00003cdc <Send_Int_Function2>:
static void Send_Int_Function2(void)
{
    3cdc:	df 93       	push	r29
    3cde:	cf 93       	push	r28
    3ce0:	cd b7       	in	r28, 0x3d	; 61
    3ce2:	de b7       	in	r29, 0x3e	; 62
	flag=1;
    3ce4:	81 e0       	ldi	r24, 0x01	; 1
    3ce6:	80 93 c4 00 	sts	0x00C4, r24
}
    3cea:	cf 91       	pop	r28
    3cec:	df 91       	pop	r29
    3cee:	08 95       	ret

00003cf0 <UART_ReceiveString>:


/*****************************************Receive Functions*****************************************************/

void UART_ReceiveString(uint8 *Str)       //receive until 'enter'
{
    3cf0:	0f 93       	push	r16
    3cf2:	1f 93       	push	r17
    3cf4:	df 93       	push	r29
    3cf6:	cf 93       	push	r28
    3cf8:	00 d0       	rcall	.+0      	; 0x3cfa <UART_ReceiveString+0xa>
    3cfa:	0f 92       	push	r0
    3cfc:	cd b7       	in	r28, 0x3d	; 61
    3cfe:	de b7       	in	r29, 0x3e	; 62
    3d00:	9b 83       	std	Y+3, r25	; 0x03
    3d02:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    3d04:	19 82       	std	Y+1, r1	; 0x01
	Str[i] = UART_ReceiveByte();
    3d06:	89 81       	ldd	r24, Y+1	; 0x01
    3d08:	28 2f       	mov	r18, r24
    3d0a:	30 e0       	ldi	r19, 0x00	; 0
    3d0c:	8a 81       	ldd	r24, Y+2	; 0x02
    3d0e:	9b 81       	ldd	r25, Y+3	; 0x03
    3d10:	8c 01       	movw	r16, r24
    3d12:	02 0f       	add	r16, r18
    3d14:	13 1f       	adc	r17, r19
    3d16:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3d1a:	f8 01       	movw	r30, r16
    3d1c:	80 83       	st	Z, r24
    3d1e:	0f c0       	rjmp	.+30     	; 0x3d3e <UART_ReceiveString+0x4e>
	while(Str[i] != 0x0d)
	{
		i++;
    3d20:	89 81       	ldd	r24, Y+1	; 0x01
    3d22:	8f 5f       	subi	r24, 0xFF	; 255
    3d24:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_ReceiveByte();
    3d26:	89 81       	ldd	r24, Y+1	; 0x01
    3d28:	28 2f       	mov	r18, r24
    3d2a:	30 e0       	ldi	r19, 0x00	; 0
    3d2c:	8a 81       	ldd	r24, Y+2	; 0x02
    3d2e:	9b 81       	ldd	r25, Y+3	; 0x03
    3d30:	8c 01       	movw	r16, r24
    3d32:	02 0f       	add	r16, r18
    3d34:	13 1f       	adc	r17, r19
    3d36:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3d3a:	f8 01       	movw	r30, r16
    3d3c:	80 83       	st	Z, r24

void UART_ReceiveString(uint8 *Str)       //receive until 'enter'
{
	uint8 i = 0;
	Str[i] = UART_ReceiveByte();
	while(Str[i] != 0x0d)
    3d3e:	89 81       	ldd	r24, Y+1	; 0x01
    3d40:	28 2f       	mov	r18, r24
    3d42:	30 e0       	ldi	r19, 0x00	; 0
    3d44:	8a 81       	ldd	r24, Y+2	; 0x02
    3d46:	9b 81       	ldd	r25, Y+3	; 0x03
    3d48:	fc 01       	movw	r30, r24
    3d4a:	e2 0f       	add	r30, r18
    3d4c:	f3 1f       	adc	r31, r19
    3d4e:	80 81       	ld	r24, Z
    3d50:	8d 30       	cpi	r24, 0x0D	; 13
    3d52:	31 f7       	brne	.-52     	; 0x3d20 <UART_ReceiveString+0x30>
	{
		i++;
		Str[i] = UART_ReceiveByte();
	}
	Str[i] = '\0';
    3d54:	89 81       	ldd	r24, Y+1	; 0x01
    3d56:	28 2f       	mov	r18, r24
    3d58:	30 e0       	ldi	r19, 0x00	; 0
    3d5a:	8a 81       	ldd	r24, Y+2	; 0x02
    3d5c:	9b 81       	ldd	r25, Y+3	; 0x03
    3d5e:	fc 01       	movw	r30, r24
    3d60:	e2 0f       	add	r30, r18
    3d62:	f3 1f       	adc	r31, r19
    3d64:	10 82       	st	Z, r1
	//UART_RecieveByte();
}
    3d66:	0f 90       	pop	r0
    3d68:	0f 90       	pop	r0
    3d6a:	0f 90       	pop	r0
    3d6c:	cf 91       	pop	r28
    3d6e:	df 91       	pop	r29
    3d70:	1f 91       	pop	r17
    3d72:	0f 91       	pop	r16
    3d74:	08 95       	ret

00003d76 <UART_ReceiveString_Asynch>:
						

/*********************************** Receive Async ***************************************/
								
void UART_ReceiveString_Asynch(uint8 *Str)
{
    3d76:	df 93       	push	r29
    3d78:	cf 93       	push	r28
    3d7a:	00 d0       	rcall	.+0      	; 0x3d7c <UART_ReceiveString_Asynch+0x6>
    3d7c:	cd b7       	in	r28, 0x3d	; 61
    3d7e:	de b7       	in	r29, 0x3e	; 62
    3d80:	9a 83       	std	Y+2, r25	; 0x02
    3d82:	89 83       	std	Y+1, r24	; 0x01
	Asynch_receive_str=Str;
    3d84:	89 81       	ldd	r24, Y+1	; 0x01
    3d86:	9a 81       	ldd	r25, Y+2	; 0x02
    3d88:	90 93 88 01 	sts	0x0188, r25
    3d8c:	80 93 87 01 	sts	0x0187, r24
	UART_RX_InterruptEnable();
    3d90:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <UART_RX_InterruptEnable>
	UART_RX_SetCallBack(Receive_Int_Function);
    3d94:	83 ed       	ldi	r24, 0xD3	; 211
    3d96:	9e e1       	ldi	r25, 0x1E	; 30
    3d98:	0e 94 30 06 	call	0xc60	; 0xc60 <UART_RX_SetCallBack>

}
    3d9c:	0f 90       	pop	r0
    3d9e:	0f 90       	pop	r0
    3da0:	cf 91       	pop	r28
    3da2:	df 91       	pop	r29
    3da4:	08 95       	ret

00003da6 <Receive_Int_Function>:
int jcount=0;
static void Receive_Int_Function(void)
{
    3da6:	0f 93       	push	r16
    3da8:	1f 93       	push	r17
    3daa:	df 93       	push	r29
    3dac:	cf 93       	push	r28
    3dae:	cd b7       	in	r28, 0x3d	; 61
    3db0:	de b7       	in	r29, 0x3e	; 62

	static uint8 i=0;
	Asynch_receive_str[jcount]=UART_ReceiveByteNoBlock();
    3db2:	20 91 87 01 	lds	r18, 0x0187
    3db6:	30 91 88 01 	lds	r19, 0x0188
    3dba:	80 91 82 01 	lds	r24, 0x0182
    3dbe:	90 91 83 01 	lds	r25, 0x0183
    3dc2:	89 01       	movw	r16, r18
    3dc4:	08 0f       	add	r16, r24
    3dc6:	19 1f       	adc	r17, r25
    3dc8:	0e 94 c8 06 	call	0xd90	; 0xd90 <UART_ReceiveByteNoBlock>
    3dcc:	f8 01       	movw	r30, r16
    3dce:	80 83       	st	Z, r24

	i++;
    3dd0:	80 91 84 01 	lds	r24, 0x0184
    3dd4:	8f 5f       	subi	r24, 0xFF	; 255
    3dd6:	80 93 84 01 	sts	0x0184, r24
	//if(Asynch_receive_str[jcount]>40 &&Asynch_receive_str[jcount]<128)
	jcount=jcount++%16;
    3dda:	e0 91 82 01 	lds	r30, 0x0182
    3dde:	f0 91 83 01 	lds	r31, 0x0183
    3de2:	20 e1       	ldi	r18, 0x10	; 16
    3de4:	30 e0       	ldi	r19, 0x00	; 0
    3de6:	cf 01       	movw	r24, r30
    3de8:	b9 01       	movw	r22, r18
    3dea:	0e 94 cf 22 	call	0x459e	; 0x459e <__divmodhi4>
    3dee:	90 93 83 01 	sts	0x0183, r25
    3df2:	80 93 82 01 	sts	0x0182, r24
    3df6:	cf 01       	movw	r24, r30
    3df8:	01 96       	adiw	r24, 0x01	; 1
    3dfa:	90 93 83 01 	sts	0x0183, r25
    3dfe:	80 93 82 01 	sts	0x0182, r24

}
    3e02:	cf 91       	pop	r28
    3e04:	df 91       	pop	r29
    3e06:	1f 91       	pop	r17
    3e08:	0f 91       	pop	r16
    3e0a:	08 95       	ret

00003e0c <UART_SendString_MYProtocol>:


/************************************PROTOCOL ABOVE UART ***********************************/

void UART_SendString_MYProtocol(uint8*str)
{
    3e0c:	df 93       	push	r29
    3e0e:	cf 93       	push	r28
    3e10:	00 d0       	rcall	.+0      	; 0x3e12 <UART_SendString_MYProtocol+0x6>
    3e12:	00 d0       	rcall	.+0      	; 0x3e14 <UART_SendString_MYProtocol+0x8>
    3e14:	00 d0       	rcall	.+0      	; 0x3e16 <UART_SendString_MYProtocol+0xa>
    3e16:	cd b7       	in	r28, 0x3d	; 61
    3e18:	de b7       	in	r29, 0x3e	; 62
    3e1a:	9e 83       	std	Y+6, r25	; 0x06
    3e1c:	8d 83       	std	Y+5, r24	; 0x05
	uint8 i=0,lens=0;
    3e1e:	1c 82       	std	Y+4, r1	; 0x04
    3e20:	1b 82       	std	Y+3, r1	; 0x03
	uint16 sum=0;
    3e22:	1a 82       	std	Y+2, r1	; 0x02
    3e24:	19 82       	std	Y+1, r1	; 0x01
    3e26:	14 c0       	rjmp	.+40     	; 0x3e50 <UART_SendString_MYProtocol+0x44>
	while(str[lens])
	{

		sum+=str[lens];
    3e28:	8b 81       	ldd	r24, Y+3	; 0x03
    3e2a:	28 2f       	mov	r18, r24
    3e2c:	30 e0       	ldi	r19, 0x00	; 0
    3e2e:	8d 81       	ldd	r24, Y+5	; 0x05
    3e30:	9e 81       	ldd	r25, Y+6	; 0x06
    3e32:	fc 01       	movw	r30, r24
    3e34:	e2 0f       	add	r30, r18
    3e36:	f3 1f       	adc	r31, r19
    3e38:	80 81       	ld	r24, Z
    3e3a:	28 2f       	mov	r18, r24
    3e3c:	30 e0       	ldi	r19, 0x00	; 0
    3e3e:	89 81       	ldd	r24, Y+1	; 0x01
    3e40:	9a 81       	ldd	r25, Y+2	; 0x02
    3e42:	82 0f       	add	r24, r18
    3e44:	93 1f       	adc	r25, r19
    3e46:	9a 83       	std	Y+2, r25	; 0x02
    3e48:	89 83       	std	Y+1, r24	; 0x01
		
		lens++;
    3e4a:	8b 81       	ldd	r24, Y+3	; 0x03
    3e4c:	8f 5f       	subi	r24, 0xFF	; 255
    3e4e:	8b 83       	std	Y+3, r24	; 0x03

void UART_SendString_MYProtocol(uint8*str)
{
	uint8 i=0,lens=0;
	uint16 sum=0;
	while(str[lens])
    3e50:	8b 81       	ldd	r24, Y+3	; 0x03
    3e52:	28 2f       	mov	r18, r24
    3e54:	30 e0       	ldi	r19, 0x00	; 0
    3e56:	8d 81       	ldd	r24, Y+5	; 0x05
    3e58:	9e 81       	ldd	r25, Y+6	; 0x06
    3e5a:	fc 01       	movw	r30, r24
    3e5c:	e2 0f       	add	r30, r18
    3e5e:	f3 1f       	adc	r31, r19
    3e60:	80 81       	ld	r24, Z
    3e62:	88 23       	and	r24, r24
    3e64:	09 f7       	brne	.-62     	; 0x3e28 <UART_SendString_MYProtocol+0x1c>

		sum+=str[lens];
		
		lens++;
	}
	UART_SendByte(lens);
    3e66:	8b 81       	ldd	r24, Y+3	; 0x03
    3e68:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>
	for(i=0;i<lens;i++)
    3e6c:	1c 82       	std	Y+4, r1	; 0x04
    3e6e:	0e c0       	rjmp	.+28     	; 0x3e8c <UART_SendString_MYProtocol+0x80>
	{
		UART_SendByte(str[i]);
    3e70:	8c 81       	ldd	r24, Y+4	; 0x04
    3e72:	28 2f       	mov	r18, r24
    3e74:	30 e0       	ldi	r19, 0x00	; 0
    3e76:	8d 81       	ldd	r24, Y+5	; 0x05
    3e78:	9e 81       	ldd	r25, Y+6	; 0x06
    3e7a:	fc 01       	movw	r30, r24
    3e7c:	e2 0f       	add	r30, r18
    3e7e:	f3 1f       	adc	r31, r19
    3e80:	80 81       	ld	r24, Z
    3e82:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>
		sum+=str[lens];
		
		lens++;
	}
	UART_SendByte(lens);
	for(i=0;i<lens;i++)
    3e86:	8c 81       	ldd	r24, Y+4	; 0x04
    3e88:	8f 5f       	subi	r24, 0xFF	; 255
    3e8a:	8c 83       	std	Y+4, r24	; 0x04
    3e8c:	9c 81       	ldd	r25, Y+4	; 0x04
    3e8e:	8b 81       	ldd	r24, Y+3	; 0x03
    3e90:	98 17       	cp	r25, r24
    3e92:	70 f3       	brcs	.-36     	; 0x3e70 <UART_SendString_MYProtocol+0x64>
	{
		UART_SendByte(str[i]);
	}
	UART_SendByte((uint8)sum);
    3e94:	89 81       	ldd	r24, Y+1	; 0x01
    3e96:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>
	UART_SendByte((uint8)(sum>>8));
    3e9a:	89 81       	ldd	r24, Y+1	; 0x01
    3e9c:	9a 81       	ldd	r25, Y+2	; 0x02
    3e9e:	89 2f       	mov	r24, r25
    3ea0:	99 27       	eor	r25, r25
    3ea2:	0e 94 d2 06 	call	0xda4	; 0xda4 <UART_SendByte>


}
    3ea6:	26 96       	adiw	r28, 0x06	; 6
    3ea8:	0f b6       	in	r0, 0x3f	; 63
    3eaa:	f8 94       	cli
    3eac:	de bf       	out	0x3e, r29	; 62
    3eae:	0f be       	out	0x3f, r0	; 63
    3eb0:	cd bf       	out	0x3d, r28	; 61
    3eb2:	cf 91       	pop	r28
    3eb4:	df 91       	pop	r29
    3eb6:	08 95       	ret

00003eb8 <UART_ReceiveString_MyProtocol>:
uint8 UART_ReceiveString_MyProtocol(uint8*str)
{
    3eb8:	0f 93       	push	r16
    3eba:	1f 93       	push	r17
    3ebc:	df 93       	push	r29
    3ebe:	cf 93       	push	r28
    3ec0:	cd b7       	in	r28, 0x3d	; 61
    3ec2:	de b7       	in	r29, 0x3e	; 62
    3ec4:	2b 97       	sbiw	r28, 0x0b	; 11
    3ec6:	0f b6       	in	r0, 0x3f	; 63
    3ec8:	f8 94       	cli
    3eca:	de bf       	out	0x3e, r29	; 62
    3ecc:	0f be       	out	0x3f, r0	; 63
    3ece:	cd bf       	out	0x3d, r28	; 61
    3ed0:	9a 87       	std	Y+10, r25	; 0x0a
    3ed2:	89 87       	std	Y+9, r24	; 0x09
	uint8 i=0,lens=0,firstbyte=0,secondbyte=0;
    3ed4:	18 86       	std	Y+8, r1	; 0x08
    3ed6:	1f 82       	std	Y+7, r1	; 0x07
    3ed8:	1e 82       	std	Y+6, r1	; 0x06
    3eda:	1d 82       	std	Y+5, r1	; 0x05
	uint16 sum_send=0,sum_calc=0;
    3edc:	1c 82       	std	Y+4, r1	; 0x04
    3ede:	1b 82       	std	Y+3, r1	; 0x03
    3ee0:	1a 82       	std	Y+2, r1	; 0x02
    3ee2:	19 82       	std	Y+1, r1	; 0x01
	lens=UART_ReceiveByte();
    3ee4:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3ee8:	8f 83       	std	Y+7, r24	; 0x07
	for(i=0;i<lens;i++)
    3eea:	18 86       	std	Y+8, r1	; 0x08
    3eec:	20 c0       	rjmp	.+64     	; 0x3f2e <UART_ReceiveString_MyProtocol+0x76>
	{
		str[i]=UART_ReceiveByte();
    3eee:	88 85       	ldd	r24, Y+8	; 0x08
    3ef0:	28 2f       	mov	r18, r24
    3ef2:	30 e0       	ldi	r19, 0x00	; 0
    3ef4:	89 85       	ldd	r24, Y+9	; 0x09
    3ef6:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ef8:	8c 01       	movw	r16, r24
    3efa:	02 0f       	add	r16, r18
    3efc:	13 1f       	adc	r17, r19
    3efe:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3f02:	f8 01       	movw	r30, r16
    3f04:	80 83       	st	Z, r24
		sum_calc+=str[i];
    3f06:	88 85       	ldd	r24, Y+8	; 0x08
    3f08:	28 2f       	mov	r18, r24
    3f0a:	30 e0       	ldi	r19, 0x00	; 0
    3f0c:	89 85       	ldd	r24, Y+9	; 0x09
    3f0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3f10:	fc 01       	movw	r30, r24
    3f12:	e2 0f       	add	r30, r18
    3f14:	f3 1f       	adc	r31, r19
    3f16:	80 81       	ld	r24, Z
    3f18:	28 2f       	mov	r18, r24
    3f1a:	30 e0       	ldi	r19, 0x00	; 0
    3f1c:	89 81       	ldd	r24, Y+1	; 0x01
    3f1e:	9a 81       	ldd	r25, Y+2	; 0x02
    3f20:	82 0f       	add	r24, r18
    3f22:	93 1f       	adc	r25, r19
    3f24:	9a 83       	std	Y+2, r25	; 0x02
    3f26:	89 83       	std	Y+1, r24	; 0x01
uint8 UART_ReceiveString_MyProtocol(uint8*str)
{
	uint8 i=0,lens=0,firstbyte=0,secondbyte=0;
	uint16 sum_send=0,sum_calc=0;
	lens=UART_ReceiveByte();
	for(i=0;i<lens;i++)
    3f28:	88 85       	ldd	r24, Y+8	; 0x08
    3f2a:	8f 5f       	subi	r24, 0xFF	; 255
    3f2c:	88 87       	std	Y+8, r24	; 0x08
    3f2e:	98 85       	ldd	r25, Y+8	; 0x08
    3f30:	8f 81       	ldd	r24, Y+7	; 0x07
    3f32:	98 17       	cp	r25, r24
    3f34:	e0 f2       	brcs	.-72     	; 0x3eee <UART_ReceiveString_MyProtocol+0x36>
	{
		str[i]=UART_ReceiveByte();
		sum_calc+=str[i];
	}
	firstbyte=UART_ReceiveByte();
    3f36:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3f3a:	8e 83       	std	Y+6, r24	; 0x06
	secondbyte=UART_ReceiveByte();
    3f3c:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <UART_ReceiveByte>
    3f40:	8d 83       	std	Y+5, r24	; 0x05
	sum_send=firstbyte|(secondbyte<<8);
    3f42:	8e 81       	ldd	r24, Y+6	; 0x06
    3f44:	28 2f       	mov	r18, r24
    3f46:	30 e0       	ldi	r19, 0x00	; 0
    3f48:	8d 81       	ldd	r24, Y+5	; 0x05
    3f4a:	88 2f       	mov	r24, r24
    3f4c:	90 e0       	ldi	r25, 0x00	; 0
    3f4e:	98 2f       	mov	r25, r24
    3f50:	88 27       	eor	r24, r24
    3f52:	82 2b       	or	r24, r18
    3f54:	93 2b       	or	r25, r19
    3f56:	9c 83       	std	Y+4, r25	; 0x04
    3f58:	8b 83       	std	Y+3, r24	; 0x03

	if(sum_calc==sum_send)
    3f5a:	29 81       	ldd	r18, Y+1	; 0x01
    3f5c:	3a 81       	ldd	r19, Y+2	; 0x02
    3f5e:	8b 81       	ldd	r24, Y+3	; 0x03
    3f60:	9c 81       	ldd	r25, Y+4	; 0x04
    3f62:	28 17       	cp	r18, r24
    3f64:	39 07       	cpc	r19, r25
    3f66:	19 f4       	brne	.+6      	; 0x3f6e <UART_ReceiveString_MyProtocol+0xb6>
		return 1;
    3f68:	f1 e0       	ldi	r31, 0x01	; 1
    3f6a:	fb 87       	std	Y+11, r31	; 0x0b
    3f6c:	01 c0       	rjmp	.+2      	; 0x3f70 <UART_ReceiveString_MyProtocol+0xb8>
	else
		return 0;
    3f6e:	1b 86       	std	Y+11, r1	; 0x0b
    3f70:	8b 85       	ldd	r24, Y+11	; 0x0b
}
    3f72:	2b 96       	adiw	r28, 0x0b	; 11
    3f74:	0f b6       	in	r0, 0x3f	; 63
    3f76:	f8 94       	cli
    3f78:	de bf       	out	0x3e, r29	; 62
    3f7a:	0f be       	out	0x3f, r0	; 63
    3f7c:	cd bf       	out	0x3d, r28	; 61
    3f7e:	cf 91       	pop	r28
    3f80:	df 91       	pop	r29
    3f82:	1f 91       	pop	r17
    3f84:	0f 91       	pop	r16
    3f86:	08 95       	ret

00003f88 <RecieveFromBt>:
		"661E7539",
		"F06ABC12",
};
uint8 AttendaceFlag=0;
void RecieveFromBt()
{
    3f88:	0f 93       	push	r16
    3f8a:	1f 93       	push	r17
    3f8c:	df 93       	push	r29
    3f8e:	cf 93       	push	r28
    3f90:	cd b7       	in	r28, 0x3d	; 61
    3f92:	de b7       	in	r29, 0x3e	; 62
	recieved_buffer[i]=UART_ReceiveByteNoBlock();
    3f94:	80 91 bb 01 	lds	r24, 0x01BB
    3f98:	08 2f       	mov	r16, r24
    3f9a:	10 e0       	ldi	r17, 0x00	; 0
    3f9c:	0e 94 c8 06 	call	0xd90	; 0xd90 <UART_ReceiveByteNoBlock>
    3fa0:	f8 01       	movw	r30, r16
    3fa2:	e7 57       	subi	r30, 0x77	; 119
    3fa4:	fe 4f       	sbci	r31, 0xFE	; 254
    3fa6:	80 83       	st	Z, r24
	i++;
    3fa8:	80 91 bb 01 	lds	r24, 0x01BB
    3fac:	8f 5f       	subi	r24, 0xFF	; 255
    3fae:	80 93 bb 01 	sts	0x01BB, r24
}
    3fb2:	cf 91       	pop	r28
    3fb4:	df 91       	pop	r29
    3fb6:	1f 91       	pop	r17
    3fb8:	0f 91       	pop	r16
    3fba:	08 95       	ret

00003fbc <BuzzerFlash>:
void BuzzerFlash()
{
    3fbc:	df 93       	push	r29
    3fbe:	cf 93       	push	r28
    3fc0:	cd b7       	in	r28, 0x3d	; 61
    3fc2:	de b7       	in	r29, 0x3e	; 62
    3fc4:	6c 97       	sbiw	r28, 0x1c	; 28
    3fc6:	0f b6       	in	r0, 0x3f	; 63
    3fc8:	f8 94       	cli
    3fca:	de bf       	out	0x3e, r29	; 62
    3fcc:	0f be       	out	0x3f, r0	; 63
    3fce:	cd bf       	out	0x3d, r28	; 61
	GPIO_write_pin(BUZZER_PORTPIN, GPIO_HIGH);
    3fd0:	83 e0       	ldi	r24, 0x03	; 3
    3fd2:	67 e0       	ldi	r22, 0x07	; 7
    3fd4:	41 e0       	ldi	r20, 0x01	; 1
    3fd6:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    3fda:	80 e0       	ldi	r24, 0x00	; 0
    3fdc:	90 e0       	ldi	r25, 0x00	; 0
    3fde:	a8 e4       	ldi	r26, 0x48	; 72
    3fe0:	b3 e4       	ldi	r27, 0x43	; 67
    3fe2:	89 8f       	std	Y+25, r24	; 0x19
    3fe4:	9a 8f       	std	Y+26, r25	; 0x1a
    3fe6:	ab 8f       	std	Y+27, r26	; 0x1b
    3fe8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3fea:	69 8d       	ldd	r22, Y+25	; 0x19
    3fec:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3fee:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3ff0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3ff2:	20 e0       	ldi	r18, 0x00	; 0
    3ff4:	30 e0       	ldi	r19, 0x00	; 0
    3ff6:	4a ef       	ldi	r20, 0xFA	; 250
    3ff8:	54 e4       	ldi	r21, 0x44	; 68
    3ffa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ffe:	dc 01       	movw	r26, r24
    4000:	cb 01       	movw	r24, r22
    4002:	8d 8b       	std	Y+21, r24	; 0x15
    4004:	9e 8b       	std	Y+22, r25	; 0x16
    4006:	af 8b       	std	Y+23, r26	; 0x17
    4008:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    400a:	6d 89       	ldd	r22, Y+21	; 0x15
    400c:	7e 89       	ldd	r23, Y+22	; 0x16
    400e:	8f 89       	ldd	r24, Y+23	; 0x17
    4010:	98 8d       	ldd	r25, Y+24	; 0x18
    4012:	20 e0       	ldi	r18, 0x00	; 0
    4014:	30 e0       	ldi	r19, 0x00	; 0
    4016:	40 e8       	ldi	r20, 0x80	; 128
    4018:	5f e3       	ldi	r21, 0x3F	; 63
    401a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    401e:	88 23       	and	r24, r24
    4020:	2c f4       	brge	.+10     	; 0x402c <BuzzerFlash+0x70>
		__ticks = 1;
    4022:	81 e0       	ldi	r24, 0x01	; 1
    4024:	90 e0       	ldi	r25, 0x00	; 0
    4026:	9c 8b       	std	Y+20, r25	; 0x14
    4028:	8b 8b       	std	Y+19, r24	; 0x13
    402a:	3f c0       	rjmp	.+126    	; 0x40aa <BuzzerFlash+0xee>
	else if (__tmp > 65535)
    402c:	6d 89       	ldd	r22, Y+21	; 0x15
    402e:	7e 89       	ldd	r23, Y+22	; 0x16
    4030:	8f 89       	ldd	r24, Y+23	; 0x17
    4032:	98 8d       	ldd	r25, Y+24	; 0x18
    4034:	20 e0       	ldi	r18, 0x00	; 0
    4036:	3f ef       	ldi	r19, 0xFF	; 255
    4038:	4f e7       	ldi	r20, 0x7F	; 127
    403a:	57 e4       	ldi	r21, 0x47	; 71
    403c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4040:	18 16       	cp	r1, r24
    4042:	4c f5       	brge	.+82     	; 0x4096 <BuzzerFlash+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4044:	69 8d       	ldd	r22, Y+25	; 0x19
    4046:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4048:	8b 8d       	ldd	r24, Y+27	; 0x1b
    404a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    404c:	20 e0       	ldi	r18, 0x00	; 0
    404e:	30 e0       	ldi	r19, 0x00	; 0
    4050:	40 e2       	ldi	r20, 0x20	; 32
    4052:	51 e4       	ldi	r21, 0x41	; 65
    4054:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4058:	dc 01       	movw	r26, r24
    405a:	cb 01       	movw	r24, r22
    405c:	bc 01       	movw	r22, r24
    405e:	cd 01       	movw	r24, r26
    4060:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4064:	dc 01       	movw	r26, r24
    4066:	cb 01       	movw	r24, r22
    4068:	9c 8b       	std	Y+20, r25	; 0x14
    406a:	8b 8b       	std	Y+19, r24	; 0x13
    406c:	0f c0       	rjmp	.+30     	; 0x408c <BuzzerFlash+0xd0>
    406e:	88 ec       	ldi	r24, 0xC8	; 200
    4070:	90 e0       	ldi	r25, 0x00	; 0
    4072:	9a 8b       	std	Y+18, r25	; 0x12
    4074:	89 8b       	std	Y+17, r24	; 0x11
    4076:	89 89       	ldd	r24, Y+17	; 0x11
    4078:	9a 89       	ldd	r25, Y+18	; 0x12
    407a:	01 97       	sbiw	r24, 0x01	; 1
    407c:	f1 f7       	brne	.-4      	; 0x407a <BuzzerFlash+0xbe>
    407e:	9a 8b       	std	Y+18, r25	; 0x12
    4080:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4082:	8b 89       	ldd	r24, Y+19	; 0x13
    4084:	9c 89       	ldd	r25, Y+20	; 0x14
    4086:	01 97       	sbiw	r24, 0x01	; 1
    4088:	9c 8b       	std	Y+20, r25	; 0x14
    408a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    408c:	8b 89       	ldd	r24, Y+19	; 0x13
    408e:	9c 89       	ldd	r25, Y+20	; 0x14
    4090:	00 97       	sbiw	r24, 0x00	; 0
    4092:	69 f7       	brne	.-38     	; 0x406e <BuzzerFlash+0xb2>
    4094:	14 c0       	rjmp	.+40     	; 0x40be <BuzzerFlash+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4096:	6d 89       	ldd	r22, Y+21	; 0x15
    4098:	7e 89       	ldd	r23, Y+22	; 0x16
    409a:	8f 89       	ldd	r24, Y+23	; 0x17
    409c:	98 8d       	ldd	r25, Y+24	; 0x18
    409e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40a2:	dc 01       	movw	r26, r24
    40a4:	cb 01       	movw	r24, r22
    40a6:	9c 8b       	std	Y+20, r25	; 0x14
    40a8:	8b 8b       	std	Y+19, r24	; 0x13
    40aa:	8b 89       	ldd	r24, Y+19	; 0x13
    40ac:	9c 89       	ldd	r25, Y+20	; 0x14
    40ae:	98 8b       	std	Y+16, r25	; 0x10
    40b0:	8f 87       	std	Y+15, r24	; 0x0f
    40b2:	8f 85       	ldd	r24, Y+15	; 0x0f
    40b4:	98 89       	ldd	r25, Y+16	; 0x10
    40b6:	01 97       	sbiw	r24, 0x01	; 1
    40b8:	f1 f7       	brne	.-4      	; 0x40b6 <BuzzerFlash+0xfa>
    40ba:	98 8b       	std	Y+16, r25	; 0x10
    40bc:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(200);
	GPIO_write_pin(BUZZER_PORTPIN, GPIO_LOW);
    40be:	83 e0       	ldi	r24, 0x03	; 3
    40c0:	67 e0       	ldi	r22, 0x07	; 7
    40c2:	40 e0       	ldi	r20, 0x00	; 0
    40c4:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    40c8:	80 e0       	ldi	r24, 0x00	; 0
    40ca:	90 e0       	ldi	r25, 0x00	; 0
    40cc:	a8 e4       	ldi	r26, 0x48	; 72
    40ce:	b3 e4       	ldi	r27, 0x43	; 67
    40d0:	8b 87       	std	Y+11, r24	; 0x0b
    40d2:	9c 87       	std	Y+12, r25	; 0x0c
    40d4:	ad 87       	std	Y+13, r26	; 0x0d
    40d6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    40d8:	6b 85       	ldd	r22, Y+11	; 0x0b
    40da:	7c 85       	ldd	r23, Y+12	; 0x0c
    40dc:	8d 85       	ldd	r24, Y+13	; 0x0d
    40de:	9e 85       	ldd	r25, Y+14	; 0x0e
    40e0:	20 e0       	ldi	r18, 0x00	; 0
    40e2:	30 e0       	ldi	r19, 0x00	; 0
    40e4:	4a ef       	ldi	r20, 0xFA	; 250
    40e6:	54 e4       	ldi	r21, 0x44	; 68
    40e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    40ec:	dc 01       	movw	r26, r24
    40ee:	cb 01       	movw	r24, r22
    40f0:	8f 83       	std	Y+7, r24	; 0x07
    40f2:	98 87       	std	Y+8, r25	; 0x08
    40f4:	a9 87       	std	Y+9, r26	; 0x09
    40f6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    40f8:	6f 81       	ldd	r22, Y+7	; 0x07
    40fa:	78 85       	ldd	r23, Y+8	; 0x08
    40fc:	89 85       	ldd	r24, Y+9	; 0x09
    40fe:	9a 85       	ldd	r25, Y+10	; 0x0a
    4100:	20 e0       	ldi	r18, 0x00	; 0
    4102:	30 e0       	ldi	r19, 0x00	; 0
    4104:	40 e8       	ldi	r20, 0x80	; 128
    4106:	5f e3       	ldi	r21, 0x3F	; 63
    4108:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    410c:	88 23       	and	r24, r24
    410e:	2c f4       	brge	.+10     	; 0x411a <BuzzerFlash+0x15e>
		__ticks = 1;
    4110:	81 e0       	ldi	r24, 0x01	; 1
    4112:	90 e0       	ldi	r25, 0x00	; 0
    4114:	9e 83       	std	Y+6, r25	; 0x06
    4116:	8d 83       	std	Y+5, r24	; 0x05
    4118:	3f c0       	rjmp	.+126    	; 0x4198 <BuzzerFlash+0x1dc>
	else if (__tmp > 65535)
    411a:	6f 81       	ldd	r22, Y+7	; 0x07
    411c:	78 85       	ldd	r23, Y+8	; 0x08
    411e:	89 85       	ldd	r24, Y+9	; 0x09
    4120:	9a 85       	ldd	r25, Y+10	; 0x0a
    4122:	20 e0       	ldi	r18, 0x00	; 0
    4124:	3f ef       	ldi	r19, 0xFF	; 255
    4126:	4f e7       	ldi	r20, 0x7F	; 127
    4128:	57 e4       	ldi	r21, 0x47	; 71
    412a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    412e:	18 16       	cp	r1, r24
    4130:	4c f5       	brge	.+82     	; 0x4184 <BuzzerFlash+0x1c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4132:	6b 85       	ldd	r22, Y+11	; 0x0b
    4134:	7c 85       	ldd	r23, Y+12	; 0x0c
    4136:	8d 85       	ldd	r24, Y+13	; 0x0d
    4138:	9e 85       	ldd	r25, Y+14	; 0x0e
    413a:	20 e0       	ldi	r18, 0x00	; 0
    413c:	30 e0       	ldi	r19, 0x00	; 0
    413e:	40 e2       	ldi	r20, 0x20	; 32
    4140:	51 e4       	ldi	r21, 0x41	; 65
    4142:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4146:	dc 01       	movw	r26, r24
    4148:	cb 01       	movw	r24, r22
    414a:	bc 01       	movw	r22, r24
    414c:	cd 01       	movw	r24, r26
    414e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4152:	dc 01       	movw	r26, r24
    4154:	cb 01       	movw	r24, r22
    4156:	9e 83       	std	Y+6, r25	; 0x06
    4158:	8d 83       	std	Y+5, r24	; 0x05
    415a:	0f c0       	rjmp	.+30     	; 0x417a <BuzzerFlash+0x1be>
    415c:	88 ec       	ldi	r24, 0xC8	; 200
    415e:	90 e0       	ldi	r25, 0x00	; 0
    4160:	9c 83       	std	Y+4, r25	; 0x04
    4162:	8b 83       	std	Y+3, r24	; 0x03
    4164:	8b 81       	ldd	r24, Y+3	; 0x03
    4166:	9c 81       	ldd	r25, Y+4	; 0x04
    4168:	01 97       	sbiw	r24, 0x01	; 1
    416a:	f1 f7       	brne	.-4      	; 0x4168 <BuzzerFlash+0x1ac>
    416c:	9c 83       	std	Y+4, r25	; 0x04
    416e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4170:	8d 81       	ldd	r24, Y+5	; 0x05
    4172:	9e 81       	ldd	r25, Y+6	; 0x06
    4174:	01 97       	sbiw	r24, 0x01	; 1
    4176:	9e 83       	std	Y+6, r25	; 0x06
    4178:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    417a:	8d 81       	ldd	r24, Y+5	; 0x05
    417c:	9e 81       	ldd	r25, Y+6	; 0x06
    417e:	00 97       	sbiw	r24, 0x00	; 0
    4180:	69 f7       	brne	.-38     	; 0x415c <BuzzerFlash+0x1a0>
    4182:	14 c0       	rjmp	.+40     	; 0x41ac <BuzzerFlash+0x1f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4184:	6f 81       	ldd	r22, Y+7	; 0x07
    4186:	78 85       	ldd	r23, Y+8	; 0x08
    4188:	89 85       	ldd	r24, Y+9	; 0x09
    418a:	9a 85       	ldd	r25, Y+10	; 0x0a
    418c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4190:	dc 01       	movw	r26, r24
    4192:	cb 01       	movw	r24, r22
    4194:	9e 83       	std	Y+6, r25	; 0x06
    4196:	8d 83       	std	Y+5, r24	; 0x05
    4198:	8d 81       	ldd	r24, Y+5	; 0x05
    419a:	9e 81       	ldd	r25, Y+6	; 0x06
    419c:	9a 83       	std	Y+2, r25	; 0x02
    419e:	89 83       	std	Y+1, r24	; 0x01
    41a0:	89 81       	ldd	r24, Y+1	; 0x01
    41a2:	9a 81       	ldd	r25, Y+2	; 0x02
    41a4:	01 97       	sbiw	r24, 0x01	; 1
    41a6:	f1 f7       	brne	.-4      	; 0x41a4 <BuzzerFlash+0x1e8>
    41a8:	9a 83       	std	Y+2, r25	; 0x02
    41aa:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(200);

	//		_delay_ms(500);
}
    41ac:	6c 96       	adiw	r28, 0x1c	; 28
    41ae:	0f b6       	in	r0, 0x3f	; 63
    41b0:	f8 94       	cli
    41b2:	de bf       	out	0x3e, r29	; 62
    41b4:	0f be       	out	0x3f, r0	; 63
    41b6:	cd bf       	out	0x3d, r28	; 61
    41b8:	cf 91       	pop	r28
    41ba:	df 91       	pop	r29
    41bc:	08 95       	ret

000041be <BuzzerAlarm>:
void BuzzerAlarm()
{
    41be:	df 93       	push	r29
    41c0:	cf 93       	push	r28
    41c2:	cd b7       	in	r28, 0x3d	; 61
    41c4:	de b7       	in	r29, 0x3e	; 62
    41c6:	6e 97       	sbiw	r28, 0x1e	; 30
    41c8:	0f b6       	in	r0, 0x3f	; 63
    41ca:	f8 94       	cli
    41cc:	de bf       	out	0x3e, r29	; 62
    41ce:	0f be       	out	0x3f, r0	; 63
    41d0:	cd bf       	out	0x3d, r28	; 61
	for(int i=0;i<5;i++)
    41d2:	1e 8e       	std	Y+30, r1	; 0x1e
    41d4:	1d 8e       	std	Y+29, r1	; 0x1d
    41d6:	f3 c0       	rjmp	.+486    	; 0x43be <BuzzerAlarm+0x200>
	{
		GPIO_write_pin(BUZZER_PORTPIN, GPIO_HIGH);
    41d8:	83 e0       	ldi	r24, 0x03	; 3
    41da:	67 e0       	ldi	r22, 0x07	; 7
    41dc:	41 e0       	ldi	r20, 0x01	; 1
    41de:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    41e2:	80 e0       	ldi	r24, 0x00	; 0
    41e4:	90 e0       	ldi	r25, 0x00	; 0
    41e6:	a8 e4       	ldi	r26, 0x48	; 72
    41e8:	b3 e4       	ldi	r27, 0x43	; 67
    41ea:	89 8f       	std	Y+25, r24	; 0x19
    41ec:	9a 8f       	std	Y+26, r25	; 0x1a
    41ee:	ab 8f       	std	Y+27, r26	; 0x1b
    41f0:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    41f2:	69 8d       	ldd	r22, Y+25	; 0x19
    41f4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    41f6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    41f8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    41fa:	20 e0       	ldi	r18, 0x00	; 0
    41fc:	30 e0       	ldi	r19, 0x00	; 0
    41fe:	4a ef       	ldi	r20, 0xFA	; 250
    4200:	54 e4       	ldi	r21, 0x44	; 68
    4202:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4206:	dc 01       	movw	r26, r24
    4208:	cb 01       	movw	r24, r22
    420a:	8d 8b       	std	Y+21, r24	; 0x15
    420c:	9e 8b       	std	Y+22, r25	; 0x16
    420e:	af 8b       	std	Y+23, r26	; 0x17
    4210:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4212:	6d 89       	ldd	r22, Y+21	; 0x15
    4214:	7e 89       	ldd	r23, Y+22	; 0x16
    4216:	8f 89       	ldd	r24, Y+23	; 0x17
    4218:	98 8d       	ldd	r25, Y+24	; 0x18
    421a:	20 e0       	ldi	r18, 0x00	; 0
    421c:	30 e0       	ldi	r19, 0x00	; 0
    421e:	40 e8       	ldi	r20, 0x80	; 128
    4220:	5f e3       	ldi	r21, 0x3F	; 63
    4222:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4226:	88 23       	and	r24, r24
    4228:	2c f4       	brge	.+10     	; 0x4234 <BuzzerAlarm+0x76>
		__ticks = 1;
    422a:	81 e0       	ldi	r24, 0x01	; 1
    422c:	90 e0       	ldi	r25, 0x00	; 0
    422e:	9c 8b       	std	Y+20, r25	; 0x14
    4230:	8b 8b       	std	Y+19, r24	; 0x13
    4232:	3f c0       	rjmp	.+126    	; 0x42b2 <BuzzerAlarm+0xf4>
	else if (__tmp > 65535)
    4234:	6d 89       	ldd	r22, Y+21	; 0x15
    4236:	7e 89       	ldd	r23, Y+22	; 0x16
    4238:	8f 89       	ldd	r24, Y+23	; 0x17
    423a:	98 8d       	ldd	r25, Y+24	; 0x18
    423c:	20 e0       	ldi	r18, 0x00	; 0
    423e:	3f ef       	ldi	r19, 0xFF	; 255
    4240:	4f e7       	ldi	r20, 0x7F	; 127
    4242:	57 e4       	ldi	r21, 0x47	; 71
    4244:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4248:	18 16       	cp	r1, r24
    424a:	4c f5       	brge	.+82     	; 0x429e <BuzzerAlarm+0xe0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    424c:	69 8d       	ldd	r22, Y+25	; 0x19
    424e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4250:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4252:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4254:	20 e0       	ldi	r18, 0x00	; 0
    4256:	30 e0       	ldi	r19, 0x00	; 0
    4258:	40 e2       	ldi	r20, 0x20	; 32
    425a:	51 e4       	ldi	r21, 0x41	; 65
    425c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4260:	dc 01       	movw	r26, r24
    4262:	cb 01       	movw	r24, r22
    4264:	bc 01       	movw	r22, r24
    4266:	cd 01       	movw	r24, r26
    4268:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    426c:	dc 01       	movw	r26, r24
    426e:	cb 01       	movw	r24, r22
    4270:	9c 8b       	std	Y+20, r25	; 0x14
    4272:	8b 8b       	std	Y+19, r24	; 0x13
    4274:	0f c0       	rjmp	.+30     	; 0x4294 <BuzzerAlarm+0xd6>
    4276:	88 ec       	ldi	r24, 0xC8	; 200
    4278:	90 e0       	ldi	r25, 0x00	; 0
    427a:	9a 8b       	std	Y+18, r25	; 0x12
    427c:	89 8b       	std	Y+17, r24	; 0x11
    427e:	89 89       	ldd	r24, Y+17	; 0x11
    4280:	9a 89       	ldd	r25, Y+18	; 0x12
    4282:	01 97       	sbiw	r24, 0x01	; 1
    4284:	f1 f7       	brne	.-4      	; 0x4282 <BuzzerAlarm+0xc4>
    4286:	9a 8b       	std	Y+18, r25	; 0x12
    4288:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    428a:	8b 89       	ldd	r24, Y+19	; 0x13
    428c:	9c 89       	ldd	r25, Y+20	; 0x14
    428e:	01 97       	sbiw	r24, 0x01	; 1
    4290:	9c 8b       	std	Y+20, r25	; 0x14
    4292:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4294:	8b 89       	ldd	r24, Y+19	; 0x13
    4296:	9c 89       	ldd	r25, Y+20	; 0x14
    4298:	00 97       	sbiw	r24, 0x00	; 0
    429a:	69 f7       	brne	.-38     	; 0x4276 <BuzzerAlarm+0xb8>
    429c:	14 c0       	rjmp	.+40     	; 0x42c6 <BuzzerAlarm+0x108>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    429e:	6d 89       	ldd	r22, Y+21	; 0x15
    42a0:	7e 89       	ldd	r23, Y+22	; 0x16
    42a2:	8f 89       	ldd	r24, Y+23	; 0x17
    42a4:	98 8d       	ldd	r25, Y+24	; 0x18
    42a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42aa:	dc 01       	movw	r26, r24
    42ac:	cb 01       	movw	r24, r22
    42ae:	9c 8b       	std	Y+20, r25	; 0x14
    42b0:	8b 8b       	std	Y+19, r24	; 0x13
    42b2:	8b 89       	ldd	r24, Y+19	; 0x13
    42b4:	9c 89       	ldd	r25, Y+20	; 0x14
    42b6:	98 8b       	std	Y+16, r25	; 0x10
    42b8:	8f 87       	std	Y+15, r24	; 0x0f
    42ba:	8f 85       	ldd	r24, Y+15	; 0x0f
    42bc:	98 89       	ldd	r25, Y+16	; 0x10
    42be:	01 97       	sbiw	r24, 0x01	; 1
    42c0:	f1 f7       	brne	.-4      	; 0x42be <BuzzerAlarm+0x100>
    42c2:	98 8b       	std	Y+16, r25	; 0x10
    42c4:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(200);
		GPIO_write_pin(BUZZER_PORTPIN, GPIO_LOW);
    42c6:	83 e0       	ldi	r24, 0x03	; 3
    42c8:	67 e0       	ldi	r22, 0x07	; 7
    42ca:	40 e0       	ldi	r20, 0x00	; 0
    42cc:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
    42d0:	80 e0       	ldi	r24, 0x00	; 0
    42d2:	90 e0       	ldi	r25, 0x00	; 0
    42d4:	a8 e4       	ldi	r26, 0x48	; 72
    42d6:	b3 e4       	ldi	r27, 0x43	; 67
    42d8:	8b 87       	std	Y+11, r24	; 0x0b
    42da:	9c 87       	std	Y+12, r25	; 0x0c
    42dc:	ad 87       	std	Y+13, r26	; 0x0d
    42de:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    42e0:	6b 85       	ldd	r22, Y+11	; 0x0b
    42e2:	7c 85       	ldd	r23, Y+12	; 0x0c
    42e4:	8d 85       	ldd	r24, Y+13	; 0x0d
    42e6:	9e 85       	ldd	r25, Y+14	; 0x0e
    42e8:	20 e0       	ldi	r18, 0x00	; 0
    42ea:	30 e0       	ldi	r19, 0x00	; 0
    42ec:	4a ef       	ldi	r20, 0xFA	; 250
    42ee:	54 e4       	ldi	r21, 0x44	; 68
    42f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    42f4:	dc 01       	movw	r26, r24
    42f6:	cb 01       	movw	r24, r22
    42f8:	8f 83       	std	Y+7, r24	; 0x07
    42fa:	98 87       	std	Y+8, r25	; 0x08
    42fc:	a9 87       	std	Y+9, r26	; 0x09
    42fe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4300:	6f 81       	ldd	r22, Y+7	; 0x07
    4302:	78 85       	ldd	r23, Y+8	; 0x08
    4304:	89 85       	ldd	r24, Y+9	; 0x09
    4306:	9a 85       	ldd	r25, Y+10	; 0x0a
    4308:	20 e0       	ldi	r18, 0x00	; 0
    430a:	30 e0       	ldi	r19, 0x00	; 0
    430c:	40 e8       	ldi	r20, 0x80	; 128
    430e:	5f e3       	ldi	r21, 0x3F	; 63
    4310:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4314:	88 23       	and	r24, r24
    4316:	2c f4       	brge	.+10     	; 0x4322 <BuzzerAlarm+0x164>
		__ticks = 1;
    4318:	81 e0       	ldi	r24, 0x01	; 1
    431a:	90 e0       	ldi	r25, 0x00	; 0
    431c:	9e 83       	std	Y+6, r25	; 0x06
    431e:	8d 83       	std	Y+5, r24	; 0x05
    4320:	3f c0       	rjmp	.+126    	; 0x43a0 <BuzzerAlarm+0x1e2>
	else if (__tmp > 65535)
    4322:	6f 81       	ldd	r22, Y+7	; 0x07
    4324:	78 85       	ldd	r23, Y+8	; 0x08
    4326:	89 85       	ldd	r24, Y+9	; 0x09
    4328:	9a 85       	ldd	r25, Y+10	; 0x0a
    432a:	20 e0       	ldi	r18, 0x00	; 0
    432c:	3f ef       	ldi	r19, 0xFF	; 255
    432e:	4f e7       	ldi	r20, 0x7F	; 127
    4330:	57 e4       	ldi	r21, 0x47	; 71
    4332:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4336:	18 16       	cp	r1, r24
    4338:	4c f5       	brge	.+82     	; 0x438c <BuzzerAlarm+0x1ce>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    433a:	6b 85       	ldd	r22, Y+11	; 0x0b
    433c:	7c 85       	ldd	r23, Y+12	; 0x0c
    433e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4340:	9e 85       	ldd	r25, Y+14	; 0x0e
    4342:	20 e0       	ldi	r18, 0x00	; 0
    4344:	30 e0       	ldi	r19, 0x00	; 0
    4346:	40 e2       	ldi	r20, 0x20	; 32
    4348:	51 e4       	ldi	r21, 0x41	; 65
    434a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    434e:	dc 01       	movw	r26, r24
    4350:	cb 01       	movw	r24, r22
    4352:	bc 01       	movw	r22, r24
    4354:	cd 01       	movw	r24, r26
    4356:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    435a:	dc 01       	movw	r26, r24
    435c:	cb 01       	movw	r24, r22
    435e:	9e 83       	std	Y+6, r25	; 0x06
    4360:	8d 83       	std	Y+5, r24	; 0x05
    4362:	0f c0       	rjmp	.+30     	; 0x4382 <BuzzerAlarm+0x1c4>
    4364:	88 ec       	ldi	r24, 0xC8	; 200
    4366:	90 e0       	ldi	r25, 0x00	; 0
    4368:	9c 83       	std	Y+4, r25	; 0x04
    436a:	8b 83       	std	Y+3, r24	; 0x03
    436c:	8b 81       	ldd	r24, Y+3	; 0x03
    436e:	9c 81       	ldd	r25, Y+4	; 0x04
    4370:	01 97       	sbiw	r24, 0x01	; 1
    4372:	f1 f7       	brne	.-4      	; 0x4370 <BuzzerAlarm+0x1b2>
    4374:	9c 83       	std	Y+4, r25	; 0x04
    4376:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4378:	8d 81       	ldd	r24, Y+5	; 0x05
    437a:	9e 81       	ldd	r25, Y+6	; 0x06
    437c:	01 97       	sbiw	r24, 0x01	; 1
    437e:	9e 83       	std	Y+6, r25	; 0x06
    4380:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4382:	8d 81       	ldd	r24, Y+5	; 0x05
    4384:	9e 81       	ldd	r25, Y+6	; 0x06
    4386:	00 97       	sbiw	r24, 0x00	; 0
    4388:	69 f7       	brne	.-38     	; 0x4364 <BuzzerAlarm+0x1a6>
    438a:	14 c0       	rjmp	.+40     	; 0x43b4 <BuzzerAlarm+0x1f6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    438c:	6f 81       	ldd	r22, Y+7	; 0x07
    438e:	78 85       	ldd	r23, Y+8	; 0x08
    4390:	89 85       	ldd	r24, Y+9	; 0x09
    4392:	9a 85       	ldd	r25, Y+10	; 0x0a
    4394:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4398:	dc 01       	movw	r26, r24
    439a:	cb 01       	movw	r24, r22
    439c:	9e 83       	std	Y+6, r25	; 0x06
    439e:	8d 83       	std	Y+5, r24	; 0x05
    43a0:	8d 81       	ldd	r24, Y+5	; 0x05
    43a2:	9e 81       	ldd	r25, Y+6	; 0x06
    43a4:	9a 83       	std	Y+2, r25	; 0x02
    43a6:	89 83       	std	Y+1, r24	; 0x01
    43a8:	89 81       	ldd	r24, Y+1	; 0x01
    43aa:	9a 81       	ldd	r25, Y+2	; 0x02
    43ac:	01 97       	sbiw	r24, 0x01	; 1
    43ae:	f1 f7       	brne	.-4      	; 0x43ac <BuzzerAlarm+0x1ee>
    43b0:	9a 83       	std	Y+2, r25	; 0x02
    43b2:	89 83       	std	Y+1, r24	; 0x01

	//		_delay_ms(500);
}
void BuzzerAlarm()
{
	for(int i=0;i<5;i++)
    43b4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    43b6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    43b8:	01 96       	adiw	r24, 0x01	; 1
    43ba:	9e 8f       	std	Y+30, r25	; 0x1e
    43bc:	8d 8f       	std	Y+29, r24	; 0x1d
    43be:	8d 8d       	ldd	r24, Y+29	; 0x1d
    43c0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    43c2:	85 30       	cpi	r24, 0x05	; 5
    43c4:	91 05       	cpc	r25, r1
    43c6:	0c f4       	brge	.+2      	; 0x43ca <BuzzerAlarm+0x20c>
    43c8:	07 cf       	rjmp	.-498    	; 0x41d8 <BuzzerAlarm+0x1a>
		GPIO_write_pin(BUZZER_PORTPIN, GPIO_HIGH);
		_delay_ms(200);
		GPIO_write_pin(BUZZER_PORTPIN, GPIO_LOW);
		_delay_ms(200);
	}
}
    43ca:	6e 96       	adiw	r28, 0x1e	; 30
    43cc:	0f b6       	in	r0, 0x3f	; 63
    43ce:	f8 94       	cli
    43d0:	de bf       	out	0x3e, r29	; 62
    43d2:	0f be       	out	0x3f, r0	; 63
    43d4:	cd bf       	out	0x3d, r28	; 61
    43d6:	cf 91       	pop	r28
    43d8:	df 91       	pop	r29
    43da:	08 95       	ret

000043dc <main>:
int main()
{
    43dc:	df 93       	push	r29
    43de:	cf 93       	push	r28
    43e0:	0f 92       	push	r0
    43e2:	cd b7       	in	r28, 0x3d	; 61
    43e4:	de b7       	in	r29, 0x3e	; 62
	GPIO_init_pin(BUZZER_PORTPIN, GPIO_OUTPUT);
    43e6:	83 e0       	ldi	r24, 0x03	; 3
    43e8:	67 e0       	ldi	r22, 0x07	; 7
    43ea:	41 e0       	ldi	r20, 0x01	; 1
    43ec:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <GPIO_init_pin>
	GPIO_init_pin(GPIO_C, PIN_0,GPIO_OUTPUT);
    43f0:	82 e0       	ldi	r24, 0x02	; 2
    43f2:	60 e0       	ldi	r22, 0x00	; 0
    43f4:	41 e0       	ldi	r20, 0x01	; 1
    43f6:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <GPIO_init_pin>
	GPIO_init_pin(GPIO_C, PIN_1,GPIO_OUTPUT);
    43fa:	82 e0       	ldi	r24, 0x02	; 2
    43fc:	61 e0       	ldi	r22, 0x01	; 1
    43fe:	41 e0       	ldi	r20, 0x01	; 1
    4400:	0e 94 c0 0f 	call	0x1f80	; 0x1f80 <GPIO_init_pin>

	GPIO_write_pin(GPIO_C, PIN_0,GPIO_HIGH);
    4404:	82 e0       	ldi	r24, 0x02	; 2
    4406:	60 e0       	ldi	r22, 0x00	; 0
    4408:	41 e0       	ldi	r20, 0x01	; 1
    440a:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
	GPIO_write_pin(GPIO_C, PIN_1,GPIO_HIGH);
    440e:	82 e0       	ldi	r24, 0x02	; 2
    4410:	61 e0       	ldi	r22, 0x01	; 1
    4412:	41 e0       	ldi	r20, 0x01	; 1
    4414:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>

	LCD_Init();
    4418:	0e 94 f1 18 	call	0x31e2	; 0x31e2 <LCD_Init>
	UART_Init();
    441c:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_Init>
	UART_RX_InterruptEnable();
    4420:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <UART_RX_InterruptEnable>
	UART_RX_SetCallBack(RecieveFromBt);
    4424:	84 ec       	ldi	r24, 0xC4	; 196
    4426:	9f e1       	ldi	r25, 0x1F	; 31
    4428:	0e 94 30 06 	call	0xc60	; 0xc60 <UART_RX_SetCallBack>
	sei();
    442c:	78 94       	sei

	while(1)
	{
		//UART_SendString("Israa\nSayed\nAttendance=2\n");
//		_delay_ms(5000);
		if(i!=0)
    442e:	80 91 bb 01 	lds	r24, 0x01BB
    4432:	88 23       	and	r24, r24
    4434:	e1 f3       	breq	.-8      	; 0x442e <main+0x52>
		{
			//LCD_out(1, 0, recieved_buffer);
			LCD_Clear();
    4436:	0e 94 9f 1d 	call	0x3b3e	; 0x3b3e <LCD_Clear>
			LCD_out(1, 0, "Card is Here");
    443a:	20 e6       	ldi	r18, 0x60	; 96
    443c:	30 e0       	ldi	r19, 0x00	; 0
    443e:	81 e0       	ldi	r24, 0x01	; 1
    4440:	60 e0       	ldi	r22, 0x00	; 0
    4442:	a9 01       	movw	r20, r18
    4444:	0e 94 a9 1d 	call	0x3b52	; 0x3b52 <LCD_out>
			if(strstr(recieved_buffer,Students[0])!=0)
    4448:	25 ed       	ldi	r18, 0xD5	; 213
    444a:	30 e0       	ldi	r19, 0x00	; 0
    444c:	89 e8       	ldi	r24, 0x89	; 137
    444e:	91 e0       	ldi	r25, 0x01	; 1
    4450:	b9 01       	movw	r22, r18
    4452:	0e 94 44 23 	call	0x4688	; 0x4688 <strstr>
    4456:	00 97       	sbiw	r24, 0x00	; 0
    4458:	a1 f0       	breq	.+40     	; 0x4482 <main+0xa6>
			{
				LCD_out(0, 0, "Welcome Sayed");
    445a:	2d e6       	ldi	r18, 0x6D	; 109
    445c:	30 e0       	ldi	r19, 0x00	; 0
    445e:	80 e0       	ldi	r24, 0x00	; 0
    4460:	60 e0       	ldi	r22, 0x00	; 0
    4462:	a9 01       	movw	r20, r18
    4464:	0e 94 a9 1d 	call	0x3b52	; 0x3b52 <LCD_out>
				GPIO_write_pin(GPIO_C, PIN_0,GPIO_LOW);
    4468:	82 e0       	ldi	r24, 0x02	; 2
    446a:	60 e0       	ldi	r22, 0x00	; 0
    446c:	40 e0       	ldi	r20, 0x00	; 0
    446e:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>
				BuzzerFlash();
    4472:	0e 94 de 1f 	call	0x3fbc	; 0x3fbc <BuzzerFlash>
				AttendaceFlag++;
    4476:	80 91 bc 01 	lds	r24, 0x01BC
    447a:	8f 5f       	subi	r24, 0xFF	; 255
    447c:	80 93 bc 01 	sts	0x01BC, r24
    4480:	58 c0       	rjmp	.+176    	; 0x4532 <main+0x156>
			}
			else if(strstr(recieved_buffer,Students[1])!=0)
    4482:	85 ed       	ldi	r24, 0xD5	; 213
    4484:	90 e0       	ldi	r25, 0x00	; 0
    4486:	9c 01       	movw	r18, r24
    4488:	21 5f       	subi	r18, 0xF1	; 241
    448a:	3f 4f       	sbci	r19, 0xFF	; 255
    448c:	89 e8       	ldi	r24, 0x89	; 137
    448e:	91 e0       	ldi	r25, 0x01	; 1
    4490:	b9 01       	movw	r22, r18
    4492:	0e 94 44 23 	call	0x4688	; 0x4688 <strstr>
    4496:	00 97       	sbiw	r24, 0x00	; 0
    4498:	a1 f0       	breq	.+40     	; 0x44c2 <main+0xe6>
			{
				LCD_out(0, 0, "Welcome Israa");
    449a:	2b e7       	ldi	r18, 0x7B	; 123
    449c:	30 e0       	ldi	r19, 0x00	; 0
    449e:	80 e0       	ldi	r24, 0x00	; 0
    44a0:	60 e0       	ldi	r22, 0x00	; 0
    44a2:	a9 01       	movw	r20, r18
    44a4:	0e 94 a9 1d 	call	0x3b52	; 0x3b52 <LCD_out>
				GPIO_write_pin(GPIO_C, PIN_1,GPIO_LOW);
    44a8:	82 e0       	ldi	r24, 0x02	; 2
    44aa:	61 e0       	ldi	r22, 0x01	; 1
    44ac:	40 e0       	ldi	r20, 0x00	; 0
    44ae:	0e 94 52 10 	call	0x20a4	; 0x20a4 <GPIO_write_pin>

				BuzzerFlash();
    44b2:	0e 94 de 1f 	call	0x3fbc	; 0x3fbc <BuzzerFlash>
				AttendaceFlag++;
    44b6:	80 91 bc 01 	lds	r24, 0x01BC
    44ba:	8f 5f       	subi	r24, 0xFF	; 255
    44bc:	80 93 bc 01 	sts	0x01BC, r24
    44c0:	38 c0       	rjmp	.+112    	; 0x4532 <main+0x156>

			}else if(strstr(recieved_buffer,admin)!=0)
    44c2:	89 e8       	ldi	r24, 0x89	; 137
    44c4:	91 e0       	ldi	r25, 0x01	; 1
    44c6:	26 ec       	ldi	r18, 0xC6	; 198
    44c8:	30 e0       	ldi	r19, 0x00	; 0
    44ca:	b9 01       	movw	r22, r18
    44cc:	0e 94 44 23 	call	0x4688	; 0x4688 <strstr>
    44d0:	00 97       	sbiw	r24, 0x00	; 0
    44d2:	21 f1       	breq	.+72     	; 0x451c <main+0x140>
			{

				LCD_out(0, 0, "Attendance ");
    44d4:	29 e8       	ldi	r18, 0x89	; 137
    44d6:	30 e0       	ldi	r19, 0x00	; 0
    44d8:	80 e0       	ldi	r24, 0x00	; 0
    44da:	60 e0       	ldi	r22, 0x00	; 0
    44dc:	a9 01       	movw	r20, r18
    44de:	0e 94 a9 1d 	call	0x3b52	; 0x3b52 <LCD_out>
				AttendaceFlag=(AttendaceFlag >2) ?(AttendaceFlag=2):(AttendaceFlag);
    44e2:	80 91 bc 01 	lds	r24, 0x01BC
    44e6:	83 30       	cpi	r24, 0x03	; 3
    44e8:	30 f0       	brcs	.+12     	; 0x44f6 <main+0x11a>
    44ea:	82 e0       	ldi	r24, 0x02	; 2
    44ec:	80 93 bc 01 	sts	0x01BC, r24
    44f0:	82 e0       	ldi	r24, 0x02	; 2
    44f2:	89 83       	std	Y+1, r24	; 0x01
    44f4:	03 c0       	rjmp	.+6      	; 0x44fc <main+0x120>
    44f6:	80 91 bc 01 	lds	r24, 0x01BC
    44fa:	89 83       	std	Y+1, r24	; 0x01
    44fc:	89 81       	ldd	r24, Y+1	; 0x01
    44fe:	80 93 bc 01 	sts	0x01BC, r24
				LCD_WriteNumber(AttendaceFlag);
    4502:	80 91 bc 01 	lds	r24, 0x01BC
    4506:	88 2f       	mov	r24, r24
    4508:	90 e0       	ldi	r25, 0x00	; 0
    450a:	a0 e0       	ldi	r26, 0x00	; 0
    450c:	b0 e0       	ldi	r27, 0x00	; 0
    450e:	bc 01       	movw	r22, r24
    4510:	cd 01       	movw	r24, r26
    4512:	0e 94 e3 1b 	call	0x37c6	; 0x37c6 <LCD_WriteNumber>
				BuzzerFlash();
    4516:	0e 94 de 1f 	call	0x3fbc	; 0x3fbc <BuzzerFlash>
    451a:	0b c0       	rjmp	.+22     	; 0x4532 <main+0x156>
			}
			else
			{
				LCD_out(0, 0, "Wrong Card....");
    451c:	25 e9       	ldi	r18, 0x95	; 149
    451e:	30 e0       	ldi	r19, 0x00	; 0
    4520:	80 e0       	ldi	r24, 0x00	; 0
    4522:	60 e0       	ldi	r22, 0x00	; 0
    4524:	a9 01       	movw	r20, r18
    4526:	0e 94 a9 1d 	call	0x3b52	; 0x3b52 <LCD_out>
				BuzzerAlarm();
    452a:	0e 94 df 20 	call	0x41be	; 0x41be <BuzzerAlarm>
				LCD_Clear();
    452e:	0e 94 9f 1d 	call	0x3b3e	; 0x3b3e <LCD_Clear>
			}
			i=0;
    4532:	10 92 bb 01 	sts	0x01BB, r1
    4536:	7b cf       	rjmp	.-266    	; 0x442e <main+0x52>

00004538 <__mulsi3>:
    4538:	62 9f       	mul	r22, r18
    453a:	d0 01       	movw	r26, r0
    453c:	73 9f       	mul	r23, r19
    453e:	f0 01       	movw	r30, r0
    4540:	82 9f       	mul	r24, r18
    4542:	e0 0d       	add	r30, r0
    4544:	f1 1d       	adc	r31, r1
    4546:	64 9f       	mul	r22, r20
    4548:	e0 0d       	add	r30, r0
    454a:	f1 1d       	adc	r31, r1
    454c:	92 9f       	mul	r25, r18
    454e:	f0 0d       	add	r31, r0
    4550:	83 9f       	mul	r24, r19
    4552:	f0 0d       	add	r31, r0
    4554:	74 9f       	mul	r23, r20
    4556:	f0 0d       	add	r31, r0
    4558:	65 9f       	mul	r22, r21
    455a:	f0 0d       	add	r31, r0
    455c:	99 27       	eor	r25, r25
    455e:	72 9f       	mul	r23, r18
    4560:	b0 0d       	add	r27, r0
    4562:	e1 1d       	adc	r30, r1
    4564:	f9 1f       	adc	r31, r25
    4566:	63 9f       	mul	r22, r19
    4568:	b0 0d       	add	r27, r0
    456a:	e1 1d       	adc	r30, r1
    456c:	f9 1f       	adc	r31, r25
    456e:	bd 01       	movw	r22, r26
    4570:	cf 01       	movw	r24, r30
    4572:	11 24       	eor	r1, r1
    4574:	08 95       	ret

00004576 <__udivmodhi4>:
    4576:	aa 1b       	sub	r26, r26
    4578:	bb 1b       	sub	r27, r27
    457a:	51 e1       	ldi	r21, 0x11	; 17
    457c:	07 c0       	rjmp	.+14     	; 0x458c <__udivmodhi4_ep>

0000457e <__udivmodhi4_loop>:
    457e:	aa 1f       	adc	r26, r26
    4580:	bb 1f       	adc	r27, r27
    4582:	a6 17       	cp	r26, r22
    4584:	b7 07       	cpc	r27, r23
    4586:	10 f0       	brcs	.+4      	; 0x458c <__udivmodhi4_ep>
    4588:	a6 1b       	sub	r26, r22
    458a:	b7 0b       	sbc	r27, r23

0000458c <__udivmodhi4_ep>:
    458c:	88 1f       	adc	r24, r24
    458e:	99 1f       	adc	r25, r25
    4590:	5a 95       	dec	r21
    4592:	a9 f7       	brne	.-22     	; 0x457e <__udivmodhi4_loop>
    4594:	80 95       	com	r24
    4596:	90 95       	com	r25
    4598:	bc 01       	movw	r22, r24
    459a:	cd 01       	movw	r24, r26
    459c:	08 95       	ret

0000459e <__divmodhi4>:
    459e:	97 fb       	bst	r25, 7
    45a0:	09 2e       	mov	r0, r25
    45a2:	07 26       	eor	r0, r23
    45a4:	0a d0       	rcall	.+20     	; 0x45ba <__divmodhi4_neg1>
    45a6:	77 fd       	sbrc	r23, 7
    45a8:	04 d0       	rcall	.+8      	; 0x45b2 <__divmodhi4_neg2>
    45aa:	e5 df       	rcall	.-54     	; 0x4576 <__udivmodhi4>
    45ac:	06 d0       	rcall	.+12     	; 0x45ba <__divmodhi4_neg1>
    45ae:	00 20       	and	r0, r0
    45b0:	1a f4       	brpl	.+6      	; 0x45b8 <__divmodhi4_exit>

000045b2 <__divmodhi4_neg2>:
    45b2:	70 95       	com	r23
    45b4:	61 95       	neg	r22
    45b6:	7f 4f       	sbci	r23, 0xFF	; 255

000045b8 <__divmodhi4_exit>:
    45b8:	08 95       	ret

000045ba <__divmodhi4_neg1>:
    45ba:	f6 f7       	brtc	.-4      	; 0x45b8 <__divmodhi4_exit>
    45bc:	90 95       	com	r25
    45be:	81 95       	neg	r24
    45c0:	9f 4f       	sbci	r25, 0xFF	; 255
    45c2:	08 95       	ret

000045c4 <__udivmodsi4>:
    45c4:	a1 e2       	ldi	r26, 0x21	; 33
    45c6:	1a 2e       	mov	r1, r26
    45c8:	aa 1b       	sub	r26, r26
    45ca:	bb 1b       	sub	r27, r27
    45cc:	fd 01       	movw	r30, r26
    45ce:	0d c0       	rjmp	.+26     	; 0x45ea <__udivmodsi4_ep>

000045d0 <__udivmodsi4_loop>:
    45d0:	aa 1f       	adc	r26, r26
    45d2:	bb 1f       	adc	r27, r27
    45d4:	ee 1f       	adc	r30, r30
    45d6:	ff 1f       	adc	r31, r31
    45d8:	a2 17       	cp	r26, r18
    45da:	b3 07       	cpc	r27, r19
    45dc:	e4 07       	cpc	r30, r20
    45de:	f5 07       	cpc	r31, r21
    45e0:	20 f0       	brcs	.+8      	; 0x45ea <__udivmodsi4_ep>
    45e2:	a2 1b       	sub	r26, r18
    45e4:	b3 0b       	sbc	r27, r19
    45e6:	e4 0b       	sbc	r30, r20
    45e8:	f5 0b       	sbc	r31, r21

000045ea <__udivmodsi4_ep>:
    45ea:	66 1f       	adc	r22, r22
    45ec:	77 1f       	adc	r23, r23
    45ee:	88 1f       	adc	r24, r24
    45f0:	99 1f       	adc	r25, r25
    45f2:	1a 94       	dec	r1
    45f4:	69 f7       	brne	.-38     	; 0x45d0 <__udivmodsi4_loop>
    45f6:	60 95       	com	r22
    45f8:	70 95       	com	r23
    45fa:	80 95       	com	r24
    45fc:	90 95       	com	r25
    45fe:	9b 01       	movw	r18, r22
    4600:	ac 01       	movw	r20, r24
    4602:	bd 01       	movw	r22, r26
    4604:	cf 01       	movw	r24, r30
    4606:	08 95       	ret

00004608 <__prologue_saves__>:
    4608:	2f 92       	push	r2
    460a:	3f 92       	push	r3
    460c:	4f 92       	push	r4
    460e:	5f 92       	push	r5
    4610:	6f 92       	push	r6
    4612:	7f 92       	push	r7
    4614:	8f 92       	push	r8
    4616:	9f 92       	push	r9
    4618:	af 92       	push	r10
    461a:	bf 92       	push	r11
    461c:	cf 92       	push	r12
    461e:	df 92       	push	r13
    4620:	ef 92       	push	r14
    4622:	ff 92       	push	r15
    4624:	0f 93       	push	r16
    4626:	1f 93       	push	r17
    4628:	cf 93       	push	r28
    462a:	df 93       	push	r29
    462c:	cd b7       	in	r28, 0x3d	; 61
    462e:	de b7       	in	r29, 0x3e	; 62
    4630:	ca 1b       	sub	r28, r26
    4632:	db 0b       	sbc	r29, r27
    4634:	0f b6       	in	r0, 0x3f	; 63
    4636:	f8 94       	cli
    4638:	de bf       	out	0x3e, r29	; 62
    463a:	0f be       	out	0x3f, r0	; 63
    463c:	cd bf       	out	0x3d, r28	; 61
    463e:	09 94       	ijmp

00004640 <__epilogue_restores__>:
    4640:	2a 88       	ldd	r2, Y+18	; 0x12
    4642:	39 88       	ldd	r3, Y+17	; 0x11
    4644:	48 88       	ldd	r4, Y+16	; 0x10
    4646:	5f 84       	ldd	r5, Y+15	; 0x0f
    4648:	6e 84       	ldd	r6, Y+14	; 0x0e
    464a:	7d 84       	ldd	r7, Y+13	; 0x0d
    464c:	8c 84       	ldd	r8, Y+12	; 0x0c
    464e:	9b 84       	ldd	r9, Y+11	; 0x0b
    4650:	aa 84       	ldd	r10, Y+10	; 0x0a
    4652:	b9 84       	ldd	r11, Y+9	; 0x09
    4654:	c8 84       	ldd	r12, Y+8	; 0x08
    4656:	df 80       	ldd	r13, Y+7	; 0x07
    4658:	ee 80       	ldd	r14, Y+6	; 0x06
    465a:	fd 80       	ldd	r15, Y+5	; 0x05
    465c:	0c 81       	ldd	r16, Y+4	; 0x04
    465e:	1b 81       	ldd	r17, Y+3	; 0x03
    4660:	aa 81       	ldd	r26, Y+2	; 0x02
    4662:	b9 81       	ldd	r27, Y+1	; 0x01
    4664:	ce 0f       	add	r28, r30
    4666:	d1 1d       	adc	r29, r1
    4668:	0f b6       	in	r0, 0x3f	; 63
    466a:	f8 94       	cli
    466c:	de bf       	out	0x3e, r29	; 62
    466e:	0f be       	out	0x3f, r0	; 63
    4670:	cd bf       	out	0x3d, r28	; 61
    4672:	ed 01       	movw	r28, r26
    4674:	08 95       	ret

00004676 <strlen>:
    4676:	fc 01       	movw	r30, r24
    4678:	01 90       	ld	r0, Z+
    467a:	00 20       	and	r0, r0
    467c:	e9 f7       	brne	.-6      	; 0x4678 <strlen+0x2>
    467e:	80 95       	com	r24
    4680:	90 95       	com	r25
    4682:	8e 0f       	add	r24, r30
    4684:	9f 1f       	adc	r25, r31
    4686:	08 95       	ret

00004688 <strstr>:
    4688:	fb 01       	movw	r30, r22
    468a:	51 91       	ld	r21, Z+
    468c:	55 23       	and	r21, r21
    468e:	a9 f0       	breq	.+42     	; 0x46ba <strstr+0x32>
    4690:	bf 01       	movw	r22, r30
    4692:	dc 01       	movw	r26, r24
    4694:	4d 91       	ld	r20, X+
    4696:	45 17       	cp	r20, r21
    4698:	41 11       	cpse	r20, r1
    469a:	e1 f7       	brne	.-8      	; 0x4694 <strstr+0xc>
    469c:	59 f4       	brne	.+22     	; 0x46b4 <strstr+0x2c>
    469e:	cd 01       	movw	r24, r26
    46a0:	01 90       	ld	r0, Z+
    46a2:	00 20       	and	r0, r0
    46a4:	49 f0       	breq	.+18     	; 0x46b8 <strstr+0x30>
    46a6:	4d 91       	ld	r20, X+
    46a8:	40 15       	cp	r20, r0
    46aa:	41 11       	cpse	r20, r1
    46ac:	c9 f3       	breq	.-14     	; 0x46a0 <strstr+0x18>
    46ae:	fb 01       	movw	r30, r22
    46b0:	41 11       	cpse	r20, r1
    46b2:	ef cf       	rjmp	.-34     	; 0x4692 <strstr+0xa>
    46b4:	81 e0       	ldi	r24, 0x01	; 1
    46b6:	90 e0       	ldi	r25, 0x00	; 0
    46b8:	01 97       	sbiw	r24, 0x01	; 1
    46ba:	08 95       	ret

000046bc <_exit>:
    46bc:	f8 94       	cli

000046be <__stop_program>:
    46be:	ff cf       	rjmp	.-2      	; 0x46be <__stop_program>
