static void intc_enable_or_unmask(struct irq_data *d)\r\n{\r\nunsigned long mask = 1 << d->hwirq;\r\npr_debug("enable_or_unmask: %ld\n", d->hwirq);\r\nif (irqd_is_level_type(d))\r\nout_be32(INTC_BASE + IAR, mask);\r\nout_be32(INTC_BASE + SIE, mask);\r\n}\r\nstatic void intc_disable_or_mask(struct irq_data *d)\r\n{\r\npr_debug("disable: %ld\n", d->hwirq);\r\nout_be32(INTC_BASE + CIE, 1 << d->hwirq);\r\n}\r\nstatic void intc_ack(struct irq_data *d)\r\n{\r\npr_debug("ack: %ld\n", d->hwirq);\r\nout_be32(INTC_BASE + IAR, 1 << d->hwirq);\r\n}\r\nstatic void intc_mask_ack(struct irq_data *d)\r\n{\r\nunsigned long mask = 1 << d->hwirq;\r\npr_debug("disable_and_ack: %ld\n", d->hwirq);\r\nout_be32(INTC_BASE + CIE, mask);\r\nout_be32(INTC_BASE + IAR, mask);\r\n}\r\nunsigned int get_irq(void)\r\n{\r\nunsigned int hwirq, irq = -1;\r\nhwirq = in_be32(INTC_BASE + IVR);\r\nif (hwirq != -1U)\r\nirq = irq_find_mapping(root_domain, hwirq);\r\npr_debug("get_irq: hwirq=%d, irq=%d\n", hwirq, irq);\r\nreturn irq;\r\n}\r\nstatic int xintc_map(struct irq_domain *d, unsigned int irq, irq_hw_number_t hw)\r\n{\r\nu32 intr_mask = (u32)d->host_data;\r\nif (intr_mask & (1 << hw)) {\r\nirq_set_chip_and_handler_name(irq, &intc_dev,\r\nhandle_edge_irq, "edge");\r\nirq_clear_status_flags(irq, IRQ_LEVEL);\r\n} else {\r\nirq_set_chip_and_handler_name(irq, &intc_dev,\r\nhandle_level_irq, "level");\r\nirq_set_status_flags(irq, IRQ_LEVEL);\r\n}\r\nreturn 0;\r\n}\r\nvoid __init init_IRQ(void)\r\n{\r\nu32 nr_irq, intr_mask;\r\nstruct device_node *intc = NULL;\r\n#ifdef CONFIG_SELFMOD_INTC\r\nunsigned int intc_baseaddr = 0;\r\nstatic int arr_func[] = {\r\n(int)&get_irq,\r\n(int)&intc_enable_or_unmask,\r\n(int)&intc_disable_or_mask,\r\n(int)&intc_mask_ack,\r\n(int)&intc_ack,\r\n(int)&intc_end,\r\n0\r\n};\r\n#endif\r\nintc = of_find_compatible_node(NULL, NULL, "xlnx,xps-intc-1.00.a");\r\nBUG_ON(!intc);\r\nintc_baseaddr = be32_to_cpup(of_get_property(intc, "reg", NULL));\r\nintc_baseaddr = (unsigned long) ioremap(intc_baseaddr, PAGE_SIZE);\r\nnr_irq = be32_to_cpup(of_get_property(intc,\r\n"xlnx,num-intr-inputs", NULL));\r\nintr_mask =\r\nbe32_to_cpup(of_get_property(intc, "xlnx,kind-of-intr", NULL));\r\nif (intr_mask > (u32)((1ULL << nr_irq) - 1))\r\npr_info(" ERROR: Mismatch in kind-of-intr param\n");\r\n#ifdef CONFIG_SELFMOD_INTC\r\nselfmod_function((int *) arr_func, intc_baseaddr);\r\n#endif\r\npr_info("%s #0 at 0x%08x, num_irq=%d, edge=0x%x\n",\r\nintc->name, intc_baseaddr, nr_irq, intr_mask);\r\nout_be32(intc_baseaddr + IER, 0);\r\nout_be32(intc_baseaddr + IAR, 0xffffffff);\r\nout_be32(intc_baseaddr + MER, MER_HIE | MER_ME);\r\nroot_domain = irq_domain_add_linear(intc, nr_irq, &xintc_irq_domain_ops,\r\n(void *)intr_mask);\r\nirq_set_default_host(root_domain);\r\n}
