
==============================================================
    Jasper Verification Results
==============================================================
    2022.09p001 64 bits for Linux64 3.10.0-1062.1.2.el7.x86_64
    Host Name: icpc
    User Name: master
    Printed on: Tuesday, Jul29, 2025 07:38:30 AM CST
    Working Directory: /home/master/RAG-aided-Assertion-Generation/Evaluation/Dataset/delay2


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 7
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 3                   
           - proven       : 3                   ( 100.0% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 0                   ( 0.0% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 4                   
           - unreachable  : 2                   ( 50.0% )
           - covered      : 2                   ( 50.0% )
           - ar_covered   : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )

==============================================================
RESULTS
==============================================================

-------------------------------------------------------------------------------------------
       Name                               |    Result    |  Engine  |  Bound  |  Time    
-------------------------------------------------------------------------------------------

---[ <embedded> ]--------------------------------------------------------------------------
[1]   delay2._assert_1                         proven          Tri         (0)    0.987 s      
[2]   delay2._assert_2                         proven          PRE    Infinite    0.000 s      
[3]   delay2._assert_2:precondition1           unreachable     PRE    Infinite    0.000 s      
[4]   delay2._assert_3                         proven          Tri         (0)    0.967 s      
[5]   delay2._assert_3:precondition1           covered         PRE           1    0.000 s      
[6]   delay2._assert_3:precondition2           covered         Ht          752    0.008 s      
[7]   delay2._assert_3:precondition3           unreachable     PRE    Infinite    0.000 s      
