
---------- Begin Simulation Statistics ----------
final_tick                               595307863179                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1270                       # Simulator instruction rate (inst/s)
host_mem_usage                                7026712                       # Number of bytes of host memory used
host_op_rate                                     1988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 78763.19                       # Real time elapsed on the host
host_tick_rate                                7558199                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     156619772                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.595308                       # Number of seconds simulated
sim_ticks                                595307863179                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  274                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               261                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               310                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                210                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             274                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               64                       # Number of indirect misses.
system.cpu.branchPred.lookups                     310                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          243                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     156619772                       # Number of ops (including micro ops) committed
system.cpu.cpi                               8.925155                       # CPI: cycles per instruction
system.cpu.discardedOps                      37952035                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                    20074464                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         43426                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    59501358                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        104710                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                318                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       615578559                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.112043                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    37897921                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           153                       # TLB misses on write requests
system.cpu.numCycles                        892515537                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               19822      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                84118216     53.71%     53.72% # Class of committed instruction
system.cpu.op_class_0::IntMult                     36      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1638      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   198      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    32      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                   1326      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   1584      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     24      0.00%     53.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                   2272      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  1507      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  397      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 2      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               12970219      8.28%     62.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite               8578665      5.48%     67.49% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2590      0.00%     67.49% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite         50921244     32.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                156619772                       # Class of committed instruction
system.cpu.process.numSyscalls                    261                       # Number of system calls
system.cpu.tickCycles                       276936978                       # Number of cycles that the object actually ticked
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests      7330775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests       14662574                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              699                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued       454548                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified         454548                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage          6640546                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7317855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14644419                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             983074                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7296602                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21253                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6343490                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6343490                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        983074                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port     21970983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total     21970983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21970983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port    935882624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total    935882624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               935882624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7326564                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7326564    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7326564                       # Request fanout histogram
system.membus.reqLayer2.occupancy         29235161609                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy        28221598494                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              630963                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty      14601769                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             47379                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq             379309                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq            6700836                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp           6700836                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         630963                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4678                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side     21989695                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                21994373                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       110720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side    936655104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                936765824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                           7697682                       # Total snoops (count)
system.l2bus.snoopTraffic                   466982528                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples           15029481                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000047                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.006844                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                 15028777    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                      704      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total             15029481                       # Request fanout histogram
system.l2bus.respLayer1.occupancy         14667468069                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.5                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy          19525029636                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3461730                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           667                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    595307863179                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     37896191                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         37896191                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     37896191                       # number of overall hits
system.cpu.icache.overall_hits::total        37896191                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1730                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1730                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1730                       # number of overall misses
system.cpu.icache.overall_misses::total          1730                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    133805536                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133805536                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133805536                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133805536                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     37897921                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     37897921                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     37897921                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     37897921                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77344.240462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77344.240462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77344.240462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77344.240462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1730                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1730                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1730                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1730                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132651626                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132651626                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132651626                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132651626                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76677.240462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76677.240462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76677.240462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76677.240462                       # average overall mshr miss latency
system.cpu.icache.replacements                   1218                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     37896191                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        37896191                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1730                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1730                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133805536                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133805536                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     37897921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     37897921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77344.240462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77344.240462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1730                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1730                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132651626                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132651626                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76677.240462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76677.240462                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.965065                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            37897921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1730                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21906.312717                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.965065                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999932                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         303185098                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        303185098                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          10672                       # Clock period in ticks
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     65845479                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65845479                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65845479                       # number of overall hits
system.cpu.dcache.overall_hits::total        65845479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11076836                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11076836                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11076836                       # number of overall misses
system.cpu.dcache.overall_misses::total      11076836                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 811363984586                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 811363984586                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 811363984586                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 811363984586                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     76922315                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     76922315                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     76922315                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     76922315                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.144000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.144000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.144000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.144000                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73248.713314                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73248.713314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73248.713314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73248.713314                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7305167                       # number of writebacks
system.cpu.dcache.writebacks::total           7305167                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      3746767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3746767                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      3746767                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3746767                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      7330069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7330069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      7330069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7330069                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 649006105549                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 649006105549                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 649006105549                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 649006105549                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.095292                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.095292                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.095292                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.095292                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88540.245058                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88540.245058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88540.245058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88540.245058                       # average overall mshr miss latency
system.cpu.dcache.replacements                7329557                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16792992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16792992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       629406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        629406                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  51585613917                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51585613917                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     17422398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17422398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.036126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81959.202672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81959.202672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       629233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       629233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  50735183581                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  50735183581                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.036116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036116                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80630.201501                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80630.201501                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     49052487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49052487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10447430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10447430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 759778370669                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 759778370669                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     59499917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     59499917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.175587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.175587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72723.949399                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72723.949399                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      3746594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3746594                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      6700836                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6700836                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 598270921968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 598270921968                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.112619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.112619                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89283.027068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89283.027068                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.951678                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            73175548                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7330069                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.982928                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            184092                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.951678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          421                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         622708589                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        622708589                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.l2cache.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             154                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data          131405                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              131559                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            154                       # number of overall hits
system.l2cache.overall_hits::.cpu.data         131405                       # number of overall hits
system.l2cache.overall_hits::total             131559                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1576                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data       7198664                       # number of demand (read+write) misses
system.l2cache.demand_misses::total           7200240                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1576                       # number of overall misses
system.l2cache.overall_misses::.cpu.data      7198664                       # number of overall misses
system.l2cache.overall_misses::total          7200240                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    128181392                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 632426417181                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 632554598573                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    128181392                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 632426417181                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 632554598573                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1730                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      7330069                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         7331799                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1730                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      7330069                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        7331799                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.910983                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.982073                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.982056                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.910983                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.982073                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.982056                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 81333.370558                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 87853.304055                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 87851.876961                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 81333.370558                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 87853.304055                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 87851.876961                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                17956                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks        7296602                       # number of writebacks
system.l2cache.writebacks::total              7296602                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data       252983                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total         252983                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data       252983                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total        252983                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1576                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data      6945681                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total      6947257                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1576                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data      6945681                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher       379309                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total      7326566                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107157552                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 522566018433                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 522673175985                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107157552                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 522566018433                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher  23136118278                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 545809294263                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.910983                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.947560                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.947551                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.910983                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.947560                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999286                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 67993.370558                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 75236.109812                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 75234.466781                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 67993.370558                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 75236.109812                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60995.437171                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74497.287578                       # average overall mshr miss latency
system.l2cache.replacements                   7318373                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      7305167                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      7305167                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      7305167                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      7305167                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          179                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          179                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher       379309                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total       379309                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher  23136118278                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total  23136118278                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60995.437171                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60995.437171                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data       104363                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           104363                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data      6596473                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total        6596473                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 583329163489                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 583329163489                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data      6700836                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      6700836                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.984425                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.984425                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 88430.463293                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 88430.463293                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data       252983                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total       252983                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data      6343490                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total      6343490                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 481501992681                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 481501992681                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.946671                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.946671                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 75904.902929                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 75904.902929                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          154                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        27042                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        27196                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1576                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       602191                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       603767                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    128181392                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  49097253692                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  49225435084                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1730                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       629233                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       630963                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.910983                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.957024                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.956898                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 81333.370558                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 81531.032001                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81530.516050                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1576                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       602191                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       603767                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107157552                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  41064025752                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  41171183304                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.910983                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.957024                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.956898                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67993.370558                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68191.032001                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68190.516050                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             8185.301800                       # Cycle average of tags in use
system.l2cache.tags.total_refs               14788714                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs              7326565                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.018506                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                74704                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.027144                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     4.378680                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  7785.406955                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   395.489021                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000003                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000535                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.950367                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.048277                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999182                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          266                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         7926                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          142                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         4168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3132                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.032471                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.967529                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            241927669                       # Number of tag accesses
system.l2cache.tags.data_accesses           241927669                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 595307863179                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          100864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data       444523584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher     24275648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total           468900096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       100864                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         100864                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks    466982528                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total        466982528                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1576                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data          6945681                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher       379307                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              7326564                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks       7296602                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total             7296602                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             169432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          746712099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     40778309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              787659840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        169432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            169432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       784438703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             784438703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       784438703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            169432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         746712099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     40778309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1572098542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples   7296602.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1576.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples   6945681.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.l2cache.prefetcher::samples    379307.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.018624291976                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds        452170                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds        452170                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             21208650                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState             6855802                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      7326564                       # Number of read requests accepted
system.mem_ctrl.writeReqs                     7296602                       # Number of write requests accepted
system.mem_ctrl.readBursts                    7326564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                   7296602                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0             457971                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1             458025                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2             457885                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3             457992                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4             457927                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5             457943                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6             458086                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7             457809                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8             457827                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9             457818                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10            457824                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11            457638                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12            457724                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13            457969                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14            457871                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15            458255                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0             455966                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1             456220                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2             456017                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3             456164                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4             456039                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5             456061                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6             456120                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7             455926                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8             456049                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9             455958                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10            456046                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11            455864                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12            455961                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13            456040                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14            455959                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15            456193                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.50                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       26.28                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                  111939021030                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                 36632820000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat             249312096030                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      15278.52                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34028.52                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                   6638196                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                  6473084                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.60                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.71                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                7326564                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6               7296602                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  4600815                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                  2662019                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    63303                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      427                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   25556                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   30744                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                  283157                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                  446844                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                  452074                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                  452311                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                  452261                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                  452279                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                  453553                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                  452393                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                  458031                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                  544425                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                  456734                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                  467896                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                  472980                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                  470661                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                  456384                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                  467154                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                    1115                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      34                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples      1511863                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     619.025020                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    390.107363                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    420.700855                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        322317     21.32%     21.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255       185294     12.26%     33.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        72972      4.83%     38.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        48767      3.23%     41.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        42526      2.81%     44.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        45698      3.02%     47.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895        47152      3.12%     50.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023       135039      8.93%     59.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151       612098     40.49%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total       1511863                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples       452170                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       16.203112                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.145114                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      11.678755                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255         452165    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7680-7935            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total         452170                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples       452170                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.136814                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.129170                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.516233                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16            420310     92.95%     92.95% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17              4588      1.01%     93.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             25219      5.58%     99.55% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19              1507      0.33%     99.88% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20               421      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21               118      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22                 7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total         452170                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM               468900096                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                466981312                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                468900096                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys             466982528                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                        787.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        784.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     787.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     784.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         12.28                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      6.15                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     6.13                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   595307804483                       # Total gap between requests
system.mem_ctrl.avgGap                       40709.91                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       100864                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data    444523584                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.l2cache.prefetcher     24275648                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks    466981312                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 169431.660891184525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 746712098.889811873436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.l2cache.prefetcher 40778309.008662775159                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 784436660.228668689728                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1576                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data      6945681                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.l2cache.prefetcher       379307                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks      7296602                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     42205816                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data 236459241354                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.l2cache.prefetcher  12810648860                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 14595341729094                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     26780.34                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34044.07                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.l2cache.prefetcher     33773.83                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   2000292.98                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     89.66                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            5397154560                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy            2868640500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy          26153291640                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy         19042925400                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      46992915840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      155226652770                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       97881038400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        353562619110                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         593.915587                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 249932967204                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  19878560000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 325496335975                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            5397575820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy            2868879585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy          26158375320                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy         19045237860                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      46992915840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      155217573810                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       97888683840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        353569242075                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         593.926712                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 249950383242                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  19878560000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 325478919937                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
