/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [11:0] _01_;
  reg [34:0] _02_;
  reg [3:0] _03_;
  wire [5:0] _04_;
  reg [7:0] _05_;
  reg [2:0] _06_;
  reg [3:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [18:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [14:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = ~((celloutsig_0_17z | celloutsig_0_5z) & _00_);
  assign celloutsig_0_27z = ~((celloutsig_0_25z | celloutsig_0_14z) & celloutsig_0_22z);
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _02_ <= 35'h000000000;
    else _02_ <= in_data[91:57];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_23z, celloutsig_0_26z };
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 4'h0;
    else _03_ <= celloutsig_1_0z[4:1];
  reg [5:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 6'h00;
    else _13_ <= { in_data[49:48], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign { _04_[5:4], _00_, _04_[2:0] } = _13_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 8'h00;
    else _05_ <= _02_[14:7];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _06_ <= 3'h0;
    else _06_ <= celloutsig_0_6z[2:0];
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _07_ <= 4'h0;
    else _07_ <= celloutsig_0_12z[3:0];
  assign celloutsig_0_26z = { in_data[62:55], celloutsig_0_0z } / { 1'h1, celloutsig_0_6z[5:4], celloutsig_0_21z };
  assign celloutsig_1_2z = { in_data[188:186], celloutsig_1_0z } >= { in_data[183:179], celloutsig_1_1z };
  assign celloutsig_0_45z = _01_[9:2] <= celloutsig_0_34z[14:7];
  assign celloutsig_0_44z = { celloutsig_0_24z[12:2], celloutsig_0_17z } < _02_[30:19];
  assign celloutsig_1_19z = { celloutsig_1_18z[2], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_4z } < { celloutsig_1_6z[12], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_6z };
  assign celloutsig_0_25z = celloutsig_0_3z < celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[168:163] % { 1'h1, in_data[177:173] };
  assign celloutsig_0_6z = { in_data[58:53], celloutsig_0_0z } % { 1'h1, _02_[23:18] };
  assign celloutsig_0_21z = { _07_[2:0], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_8z } % { 1'h1, _07_[2:1], _06_ };
  assign celloutsig_0_3z = in_data[77:73] % { 1'h1, in_data[31:28] };
  assign celloutsig_1_14z = _03_[2:0] % { 1'h1, in_data[182:181] };
  assign celloutsig_1_5z = celloutsig_1_4z[8:0] != { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_3z[3:0], celloutsig_1_4z } != { celloutsig_1_1z[1:0], celloutsig_1_7z };
  assign celloutsig_0_8z = { _02_[33:25], celloutsig_0_2z, _04_[5:4], _00_, _04_[2:0] } != { celloutsig_0_3z[3:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_14z = in_data[83:77] != { _02_[26:21], celloutsig_0_2z };
  assign celloutsig_0_18z = celloutsig_0_15z != _06_;
  assign celloutsig_0_32z = { in_data[47:41], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_14z } !== { celloutsig_0_24z[2], celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_9z[3:0] !== { celloutsig_0_6z[6:4], celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_12z[10:7], celloutsig_0_8z, celloutsig_0_6z, _06_ } !== { _00_, _04_[2:1], celloutsig_0_2z, celloutsig_0_13z, _06_, celloutsig_0_8z, _04_[5:4], _00_, _04_[2:0] };
  assign celloutsig_1_7z = ~ { in_data[109:100], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_16z = & celloutsig_1_6z[8:6];
  assign celloutsig_0_0z = | in_data[57:52];
  assign celloutsig_0_2z = | { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_5z & celloutsig_0_2z;
  assign celloutsig_0_22z = celloutsig_0_18z & celloutsig_0_14z;
  assign celloutsig_1_12z = ~^ { celloutsig_1_8z[2:0], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_1z[2:1], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } >> { in_data[121:116], celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_14z >> celloutsig_1_0z[2:0];
  assign celloutsig_0_1z = { in_data[24], celloutsig_0_0z, celloutsig_0_0z } >> { in_data[86:85], celloutsig_0_0z };
  assign celloutsig_0_34z = { celloutsig_0_12z[8:4], celloutsig_0_15z, celloutsig_0_28z } <<< celloutsig_0_20z[15:1];
  assign celloutsig_1_3z = { celloutsig_1_1z[0], celloutsig_1_0z } <<< { celloutsig_1_0z[3], celloutsig_1_0z };
  assign celloutsig_0_15z = { in_data[89], celloutsig_0_0z, celloutsig_0_2z } <<< celloutsig_0_9z[2:0];
  assign celloutsig_1_1z = celloutsig_1_0z[4:1] >>> in_data[190:187];
  assign celloutsig_1_6z = { celloutsig_1_4z[11:9], celloutsig_1_5z, celloutsig_1_4z } >>> { in_data[151:136], celloutsig_1_2z };
  assign celloutsig_1_8z = in_data[169:166] >>> { celloutsig_1_0z[5:3], celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_6z[2], celloutsig_0_6z } >>> { _02_[4:0], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_6z[5:4], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z } >>> { celloutsig_0_9z[6:4], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_9z[2:0], _07_, celloutsig_0_15z, celloutsig_0_17z, _05_ } >>> { _02_[32:22], celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_12z[6:3], _04_[5:4], _00_, _04_[2:0], celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_13z } >>> { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_28z = celloutsig_0_12z[8:2] >>> { celloutsig_0_27z, _04_[5:4], _00_, _04_[2:0] };
  assign celloutsig_0_5z = ~((celloutsig_0_3z[3] & celloutsig_0_3z[4]) | (celloutsig_0_2z & _02_[30]));
  assign _04_[3] = _00_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
