{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 22:41:02 2010 " "Info: Processing started: Tue Jul 13 22:41:02 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DIV -c DIV --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DIV -c DIV --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 6 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "finish " "Info: Detected ripple clock \"finish\" as buffer" {  } { { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 31 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "finish" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register result\[30\] register lo\[30\] 117.43 MHz 8.516 ns Internal " "Info: Clock \"clk\" has Internal fmax of 117.43 MHz between source register \"result\[30\]\" and destination register \"lo\[30\]\" (period= 8.516 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.901 ns + Longest register register " "Info: + Longest register to register delay is 1.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns result\[30\] 1 REG LCFF_X28_Y16_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y16_N27; Fanout = 1; REG Node = 'result\[30\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[30] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.206 ns) 1.793 ns lo~1969 2 COMB LCCOMB_X28_Y11_N18 1 " "Info: 2: + IC(1.587 ns) + CELL(0.206 ns) = 1.793 ns; Loc. = LCCOMB_X28_Y11_N18; Fanout = 1; COMB Node = 'lo~1969'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { result[30] lo~1969 } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.901 ns lo\[30\] 3 REG LCFF_X28_Y11_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.901 ns; Loc. = LCFF_X28_Y11_N19; Fanout = 1; REG Node = 'lo\[30\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { lo~1969 lo[30] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 16.52 % ) " "Info: Total cell delay = 0.314 ns ( 16.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.587 ns ( 83.48 % ) " "Info: Total interconnect delay = 1.587 ns ( 83.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { result[30] lo~1969 lo[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.901 ns" { result[30] {} lo~1969 {} lo[30] {} } { 0.000ns 1.587ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.093 ns - Smallest " "Info: - Smallest clock skew is -2.093 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.177 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { clk clk~clkctrl } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.666 ns) 3.177 ns lo\[30\] 3 REG LCFF_X28_Y11_N19 1 " "Info: 3: + IC(1.182 ns) + CELL(0.666 ns) = 3.177 ns; Loc. = LCFF_X28_Y11_N19; Fanout = 1; REG Node = 'lo\[30\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { clk~clkctrl lo[30] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.27 % ) " "Info: Total cell delay = 1.756 ns ( 55.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 44.73 % ) " "Info: Total interconnect delay = 1.421 ns ( 44.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { clk clk~clkctrl lo[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { clk {} clk~combout {} clk~clkctrl {} lo[30] {} } { 0.000ns 0.000ns 0.239ns 1.182ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.270 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.970 ns) 2.583 ns finish 2 REG LCFF_X1_Y18_N21 36 " "Info: 2: + IC(0.523 ns) + CELL(0.970 ns) = 2.583 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 36; REG Node = 'finish'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk finish } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.000 ns) 3.396 ns finish~clkctrl 3 COMB CLKCTRL_G2 64 " "Info: 3: + IC(0.813 ns) + CELL(0.000 ns) = 3.396 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'finish~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { finish finish~clkctrl } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.666 ns) 5.270 ns result\[30\] 4 REG LCFF_X28_Y16_N27 1 " "Info: 4: + IC(1.208 ns) + CELL(0.666 ns) = 5.270 ns; Loc. = LCFF_X28_Y16_N27; Fanout = 1; REG Node = 'result\[30\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { finish~clkctrl result[30] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 51.73 % ) " "Info: Total cell delay = 2.726 ns ( 51.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.544 ns ( 48.27 % ) " "Info: Total interconnect delay = 2.544 ns ( 48.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { clk finish finish~clkctrl result[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { clk {} clk~combout {} finish {} finish~clkctrl {} result[30] {} } { 0.000ns 0.000ns 0.523ns 0.813ns 1.208ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { clk clk~clkctrl lo[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { clk {} clk~combout {} clk~clkctrl {} lo[30] {} } { 0.000ns 0.000ns 0.239ns 1.182ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { clk finish finish~clkctrl result[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { clk {} clk~combout {} finish {} finish~clkctrl {} result[30] {} } { 0.000ns 0.000ns 0.523ns 0.813ns 1.208ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 41 -1 0 } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 49 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.901 ns" { result[30] lo~1969 lo[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.901 ns" { result[30] {} lo~1969 {} lo[30] {} } { 0.000ns 1.587ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { clk clk~clkctrl lo[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { clk {} clk~combout {} clk~clkctrl {} lo[30] {} } { 0.000ns 0.000ns 0.239ns 1.182ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.270 ns" { clk finish finish~clkctrl result[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.270 ns" { clk {} clk~combout {} finish {} finish~clkctrl {} result[30] {} } { 0.000ns 0.000ns 0.523ns 0.813ns 1.208ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "result\[60\] db\[29\] clk 216.776 ns register " "Info: tsu for register \"result\[60\]\" (data pin = \"db\[29\]\", clock pin = \"clk\") is 216.776 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "222.079 ns + Longest pin register " "Info: + Longest pin to register delay is 222.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns db\[29\] 1 PIN PIN_P5 53 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_P5; Fanout = 53; PIN Node = 'db\[29\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { db[29] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.154 ns) + CELL(0.529 ns) 8.598 ns lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[891\]~1377 2 COMB LCCOMB_X28_Y11_N20 60 " "Info: 2: + IC(7.154 ns) + CELL(0.529 ns) = 8.598 ns; Loc. = LCCOMB_X28_Y11_N20; Fanout = 60; COMB Node = 'lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[891\]~1377'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.683 ns" { db[29] lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[891]~1377 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 196 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.488 ns) + CELL(0.615 ns) 10.701 ns lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[792\]~1378 3 COMB LCCOMB_X27_Y14_N12 54 " "Info: 3: + IC(1.488 ns) + CELL(0.615 ns) = 10.701 ns; Loc. = LCCOMB_X27_Y14_N12; Fanout = 54; COMB Node = 'lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[792\]~1378'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[891]~1377 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[792]~1378 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 196 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(0.206 ns) 12.837 ns lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[693\]~1379 4 COMB LCCOMB_X22_Y21_N24 48 " "Info: 4: + IC(1.930 ns) + CELL(0.206 ns) = 12.837 ns; Loc. = LCCOMB_X22_Y21_N24; Fanout = 48; COMB Node = 'lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[693\]~1379'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[792]~1378 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[693]~1379 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 196 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.324 ns) + CELL(0.206 ns) 15.367 ns lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|sel\[594\]~446 5 COMB LCCOMB_X29_Y14_N8 42 " "Info: 5: + IC(2.324 ns) + CELL(0.206 ns) = 15.367 ns; Loc. = LCCOMB_X29_Y14_N8; Fanout = 42; COMB Node = 'lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|sel\[594\]~446'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.530 ns" { lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[693]~1379 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[594]~446 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 195 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.425 ns) + CELL(0.370 ns) 18.162 ns lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[495\]~1380 6 COMB LCCOMB_X32_Y23_N22 37 " "Info: 6: + IC(2.425 ns) + CELL(0.370 ns) = 18.162 ns; Loc. = LCCOMB_X32_Y23_N22; Fanout = 37; COMB Node = 'lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[495\]~1380'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[594]~446 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[495]~1380 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 196 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.330 ns) + CELL(0.206 ns) 20.698 ns lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[396\]~1381 7 COMB LCCOMB_X29_Y20_N22 32 " "Info: 7: + IC(2.330 ns) + CELL(0.206 ns) = 20.698 ns; Loc. = LCCOMB_X29_Y20_N22; Fanout = 32; COMB Node = 'lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[396\]~1381'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[495]~1380 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[396]~1381 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 196 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.647 ns) 23.392 ns lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[297\]~1382 8 COMB LCCOMB_X24_Y23_N18 26 " "Info: 8: + IC(2.047 ns) + CELL(0.647 ns) = 23.392 ns; Loc. = LCCOMB_X24_Y23_N18; Fanout = 26; COMB Node = 'lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[297\]~1382'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[396]~1381 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[297]~1382 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 196 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.136 ns) + CELL(0.206 ns) 26.734 ns lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|sel\[198\]~830 9 COMB LCCOMB_X34_Y18_N30 21 " "Info: 9: + IC(3.136 ns) + CELL(0.206 ns) = 26.734 ns; Loc. = LCCOMB_X34_Y18_N30; Fanout = 21; COMB Node = 'lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|sel\[198\]~830'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[297]~1382 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[198]~830 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 195 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.202 ns) 28.919 ns lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[0\]~1384 10 COMB LCCOMB_X29_Y21_N12 4 " "Info: 10: + IC(1.983 ns) + CELL(0.202 ns) = 28.919 ns; Loc. = LCCOMB_X29_Y21_N12; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[0\]~1384'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[198]~830 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[0]~1384 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 196 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.370 ns) 31.454 ns lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~18235 11 COMB LCCOMB_X34_Y15_N2 2 " "Info: 11: + IC(2.165 ns) + CELL(0.370 ns) = 31.454 ns; Loc. = LCCOMB_X34_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[0\]~18235'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[0]~1384 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[0]~18235 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.651 ns) 33.941 ns lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[33\]~1385 12 COMB LCCOMB_X32_Y14_N18 2 " "Info: 12: + IC(1.836 ns) + CELL(0.651 ns) = 33.941 ns; Loc. = LCCOMB_X32_Y14_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_vfm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|selnose\[33\]~1385'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[0]~18235 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[33]~1385 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 196 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.505 ns) + CELL(0.650 ns) 36.096 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~19697 13 COMB LCCOMB_X35_Y15_N26 6 " "Info: 13: + IC(1.505 ns) + CELL(0.650 ns) = 36.096 ns; Loc. = LCCOMB_X35_Y15_N26; Fanout = 6; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[32\]~19697'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.155 ns" { lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[33]~1385 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[32]~19697 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.621 ns) 38.213 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~18 14 COMB LCCOMB_X32_Y14_N6 2 " "Info: 14: + IC(1.496 ns) + CELL(0.621 ns) = 38.213 ns; Loc. = LCCOMB_X32_Y14_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[1\]~18'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[32]~19697 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~18 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 87 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 38.299 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~20 15 COMB LCCOMB_X32_Y14_N8 1 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 38.299 ns; Loc. = LCCOMB_X32_Y14_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[2\]~20'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~18 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~20 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 87 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 38.805 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~21 16 COMB LCCOMB_X32_Y14_N10 3 " "Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 38.805 ns; Loc. = LCCOMB_X32_Y14_N10; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_2_result_int\[3\]~21'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~20 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 87 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 39.391 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~19700 17 COMB LCCOMB_X32_Y14_N16 3 " "Info: 17: + IC(0.380 ns) + CELL(0.206 ns) = 39.391 ns; Loc. = LCCOMB_X32_Y14_N16; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[64\]~19700'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~21 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[64]~19700 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.596 ns) 40.683 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~20 18 COMB LCCOMB_X33_Y14_N24 2 " "Info: 18: + IC(0.696 ns) + CELL(0.596 ns) = 40.683 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[1\]~20'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[64]~19700 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~20 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 142 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.769 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~22 19 COMB LCCOMB_X33_Y14_N26 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 40.769 ns; Loc. = LCCOMB_X33_Y14_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[2\]~22'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~20 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~22 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 142 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 40.855 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~24 20 COMB LCCOMB_X33_Y14_N28 1 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 40.855 ns; Loc. = LCCOMB_X33_Y14_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[3\]~24'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~22 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~24 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 142 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 41.361 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~25 21 COMB LCCOMB_X33_Y14_N30 4 " "Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 41.361 ns; Loc. = LCCOMB_X33_Y14_N30; Fanout = 4; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_3_result_int\[4\]~25'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~24 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 142 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.624 ns) 42.385 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~19704 22 COMB LCCOMB_X33_Y14_N2 3 " "Info: 22: + IC(0.400 ns) + CELL(0.624 ns) = 42.385 ns; Loc. = LCCOMB_X33_Y14_N2; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[96\]~19704'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~25 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[96]~19704 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.596 ns) 44.081 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~22 23 COMB LCCOMB_X34_Y15_N16 2 " "Info: 23: + IC(1.100 ns) + CELL(0.596 ns) = 44.081 ns; Loc. = LCCOMB_X34_Y15_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[1\]~22'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[96]~19704 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~22 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 157 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.167 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~24 24 COMB LCCOMB_X34_Y15_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 44.167 ns; Loc. = LCCOMB_X34_Y15_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[2\]~24'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~22 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~24 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 157 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.253 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~26 25 COMB LCCOMB_X34_Y15_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 44.253 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[3\]~26'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~24 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~26 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 157 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 44.339 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~28 26 COMB LCCOMB_X34_Y15_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 44.339 ns; Loc. = LCCOMB_X34_Y15_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[4\]~28'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~26 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~28 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 157 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 44.845 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~29 27 COMB LCCOMB_X34_Y15_N24 5 " "Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 44.845 ns; Loc. = LCCOMB_X34_Y15_N24; Fanout = 5; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_4_result_int\[5\]~29'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~28 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~29 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 157 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.589 ns) 46.879 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[132\]~19705 28 COMB LCCOMB_X34_Y14_N24 3 " "Info: 28: + IC(1.445 ns) + CELL(0.589 ns) = 46.879 ns; Loc. = LCCOMB_X34_Y14_N24; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[132\]~19705'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~29 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[132]~19705 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.621 ns) 48.608 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~32 29 COMB LCCOMB_X35_Y15_N22 1 " "Info: 29: + IC(1.108 ns) + CELL(0.621 ns) = 48.608 ns; Loc. = LCCOMB_X35_Y15_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[5\]~32'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[132]~19705 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~32 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 162 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 49.114 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~33 30 COMB LCCOMB_X35_Y15_N24 6 " "Info: 30: + IC(0.000 ns) + CELL(0.506 ns) = 49.114 ns; Loc. = LCCOMB_X35_Y15_N24; Fanout = 6; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_5_result_int\[6\]~33'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~32 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~33 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 162 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.624 ns) 50.826 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~19715 31 COMB LCCOMB_X35_Y14_N30 3 " "Info: 31: + IC(1.088 ns) + CELL(0.624 ns) = 50.826 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[160\]~19715'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~33 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[160]~19715 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.621 ns) 52.614 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~26 32 COMB LCCOMB_X35_Y16_N6 2 " "Info: 32: + IC(1.167 ns) + CELL(0.621 ns) = 52.614 ns; Loc. = LCCOMB_X35_Y16_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[1\]~26'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.788 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[160]~19715 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~26 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 167 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.700 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~28 33 COMB LCCOMB_X35_Y16_N8 2 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 52.700 ns; Loc. = LCCOMB_X35_Y16_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[2\]~28'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~26 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~28 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 167 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 52.786 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~30 34 COMB LCCOMB_X35_Y16_N10 2 " "Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 52.786 ns; Loc. = LCCOMB_X35_Y16_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[3\]~30'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~28 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~30 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 167 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 53.292 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~31 35 COMB LCCOMB_X35_Y16_N12 1 " "Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 53.292 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_6_result_int\[4\]~31'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~30 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~31 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 167 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.211 ns) + CELL(0.370 ns) 55.873 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[196\]~19718 36 COMB LCCOMB_X34_Y15_N4 3 " "Info: 36: + IC(2.211 ns) + CELL(0.370 ns) = 55.873 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[196\]~19718'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~31 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[196]~19718 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.596 ns) 57.577 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~36 37 COMB LCCOMB_X34_Y16_N16 2 " "Info: 37: + IC(1.108 ns) + CELL(0.596 ns) = 57.577 ns; Loc. = LCCOMB_X34_Y16_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[5\]~36'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[196]~19718 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~36 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 172 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.663 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~38 38 COMB LCCOMB_X34_Y16_N18 2 " "Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 57.663 ns; Loc. = LCCOMB_X34_Y16_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[6\]~38'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~36 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 172 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 57.749 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~40 39 COMB LCCOMB_X34_Y16_N20 1 " "Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 57.749 ns; Loc. = LCCOMB_X34_Y16_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[7\]~40'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~38 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 172 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 58.255 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~41 40 COMB LCCOMB_X34_Y16_N22 8 " "Info: 40: + IC(0.000 ns) + CELL(0.506 ns) = 58.255 ns; Loc. = LCCOMB_X34_Y16_N22; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_7_result_int\[8\]~41'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~41 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 172 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.624 ns) 59.986 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[230\]~19724 41 COMB LCCOMB_X34_Y16_N0 3 " "Info: 41: + IC(1.107 ns) + CELL(0.624 ns) = 59.986 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[230\]~19724'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~41 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[230]~19724 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.748 ns) + CELL(0.621 ns) 63.355 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~42 42 COMB LCCOMB_X34_Y22_N24 2 " "Info: 42: + IC(2.748 ns) + CELL(0.621 ns) = 63.355 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[7\]~42'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.369 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[230]~19724 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 177 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 63.441 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~44 43 COMB LCCOMB_X34_Y22_N26 1 " "Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 63.441 ns; Loc. = LCCOMB_X34_Y22_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[8\]~44'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 177 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 63.947 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~45 44 COMB LCCOMB_X34_Y22_N28 9 " "Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 63.947 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 9; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_8_result_int\[9\]~45'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~45 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 177 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.642 ns) + CELL(0.650 ns) 66.239 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[260\]~19735 45 COMB LCCOMB_X34_Y16_N30 3 " "Info: 45: + IC(1.642 ns) + CELL(0.650 ns) = 66.239 ns; Loc. = LCCOMB_X34_Y16_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[260\]~19735'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~45 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[260]~19735 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.032 ns) + CELL(0.596 ns) 68.867 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~40 46 COMB LCCOMB_X31_Y22_N10 2 " "Info: 46: + IC(2.032 ns) + CELL(0.596 ns) = 68.867 ns; Loc. = LCCOMB_X31_Y22_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[5\]~40'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[260]~19735 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 182 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 68.953 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~42 47 COMB LCCOMB_X31_Y22_N12 2 " "Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 68.953 ns; Loc. = LCCOMB_X31_Y22_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[6\]~42'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 182 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 69.143 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~44 48 COMB LCCOMB_X31_Y22_N14 2 " "Info: 48: + IC(0.000 ns) + CELL(0.190 ns) = 69.143 ns; Loc. = LCCOMB_X31_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[7\]~44'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 182 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.229 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~46 49 COMB LCCOMB_X31_Y22_N16 2 " "Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 69.229 ns; Loc. = LCCOMB_X31_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[8\]~46'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 182 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 69.315 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~48 50 COMB LCCOMB_X31_Y22_N18 1 " "Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 69.315 ns; Loc. = LCCOMB_X31_Y22_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[9\]~48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 182 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 69.821 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~49 51 COMB LCCOMB_X31_Y22_N20 10 " "Info: 51: + IC(0.000 ns) + CELL(0.506 ns) = 69.821 ns; Loc. = LCCOMB_X31_Y22_N20; Fanout = 10; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_9_result_int\[10\]~49'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~49 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 182 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.080 ns) + CELL(0.624 ns) 71.525 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[290\]~19747 52 COMB LCCOMB_X28_Y22_N26 3 " "Info: 52: + IC(1.080 ns) + CELL(0.624 ns) = 71.525 ns; Loc. = LCCOMB_X28_Y22_N26; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[290\]~19747'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~49 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[290]~19747 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.621 ns) 73.214 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~38 53 COMB LCCOMB_X27_Y22_N10 2 " "Info: 53: + IC(1.068 ns) + CELL(0.621 ns) = 73.214 ns; Loc. = LCCOMB_X27_Y22_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[3\]~38'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[290]~19747 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.300 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~40 54 COMB LCCOMB_X27_Y22_N12 2 " "Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 73.300 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[4\]~40'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~38 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 73.490 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~42 55 COMB LCCOMB_X27_Y22_N14 2 " "Info: 55: + IC(0.000 ns) + CELL(0.190 ns) = 73.490 ns; Loc. = LCCOMB_X27_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[5\]~42'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.576 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~44 56 COMB LCCOMB_X27_Y22_N16 2 " "Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 73.576 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[6\]~44'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.662 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~46 57 COMB LCCOMB_X27_Y22_N18 2 " "Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 73.662 ns; Loc. = LCCOMB_X27_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[7\]~46'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.748 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~48 58 COMB LCCOMB_X27_Y22_N20 2 " "Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 73.748 ns; Loc. = LCCOMB_X27_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[8\]~48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.834 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~50 59 COMB LCCOMB_X27_Y22_N22 2 " "Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 73.834 ns; Loc. = LCCOMB_X27_Y22_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[9\]~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 73.920 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~52 60 COMB LCCOMB_X27_Y22_N24 1 " "Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 73.920 ns; Loc. = LCCOMB_X27_Y22_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[10\]~52'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 74.426 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~53 61 COMB LCCOMB_X27_Y22_N26 11 " "Info: 61: + IC(0.000 ns) + CELL(0.506 ns) = 74.426 ns; Loc. = LCCOMB_X27_Y22_N26; Fanout = 11; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_10_result_int\[11\]~53'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~53 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.366 ns) 75.941 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[324\]~19756 62 COMB LCCOMB_X28_Y22_N22 3 " "Info: 62: + IC(1.149 ns) + CELL(0.366 ns) = 75.941 ns; Loc. = LCCOMB_X28_Y22_N22; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[324\]~19756'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~53 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[324]~19756 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.832 ns) + CELL(0.621 ns) 78.394 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~44 63 COMB LCCOMB_X27_Y25_N10 2 " "Info: 63: + IC(1.832 ns) + CELL(0.621 ns) = 78.394 ns; Loc. = LCCOMB_X27_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[5\]~44'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[324]~19756 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 78.480 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~46 64 COMB LCCOMB_X27_Y25_N12 2 " "Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 78.480 ns; Loc. = LCCOMB_X27_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[6\]~46'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 78.670 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~48 65 COMB LCCOMB_X27_Y25_N14 2 " "Info: 65: + IC(0.000 ns) + CELL(0.190 ns) = 78.670 ns; Loc. = LCCOMB_X27_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[7\]~48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 78.756 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~50 66 COMB LCCOMB_X27_Y25_N16 2 " "Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 78.756 ns; Loc. = LCCOMB_X27_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[8\]~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 78.842 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~52 67 COMB LCCOMB_X27_Y25_N18 2 " "Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 78.842 ns; Loc. = LCCOMB_X27_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[9\]~52'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 78.928 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~54 68 COMB LCCOMB_X27_Y25_N20 2 " "Info: 68: + IC(0.000 ns) + CELL(0.086 ns) = 78.928 ns; Loc. = LCCOMB_X27_Y25_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[10\]~54'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 79.014 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~56 69 COMB LCCOMB_X27_Y25_N22 1 " "Info: 69: + IC(0.000 ns) + CELL(0.086 ns) = 79.014 ns; Loc. = LCCOMB_X27_Y25_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[11\]~56'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 79.520 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~57 70 COMB LCCOMB_X27_Y25_N24 12 " "Info: 70: + IC(0.000 ns) + CELL(0.506 ns) = 79.520 ns; Loc. = LCCOMB_X27_Y25_N24; Fanout = 12; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_11_result_int\[12\]~57'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~57 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(0.206 ns) 81.648 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[352\]~19772 71 COMB LCCOMB_X24_Y20_N24 3 " "Info: 71: + IC(1.922 ns) + CELL(0.206 ns) = 81.648 ns; Loc. = LCCOMB_X24_Y20_N24; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[352\]~19772'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.128 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~57 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[352]~19772 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.646 ns) + CELL(0.621 ns) 84.915 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[1\]~38 72 COMB LCCOMB_X29_Y25_N2 2 " "Info: 72: + IC(2.646 ns) + CELL(0.621 ns) = 84.915 ns; Loc. = LCCOMB_X29_Y25_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[1\]~38'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.267 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[352]~19772 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~38 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.001 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[2\]~40 73 COMB LCCOMB_X29_Y25_N4 2 " "Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 85.001 ns; Loc. = LCCOMB_X29_Y25_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[2\]~40'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~38 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~40 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.087 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[3\]~42 74 COMB LCCOMB_X29_Y25_N6 2 " "Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 85.087 ns; Loc. = LCCOMB_X29_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[3\]~42'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~42 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.173 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[4\]~44 75 COMB LCCOMB_X29_Y25_N8 2 " "Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 85.173 ns; Loc. = LCCOMB_X29_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[4\]~44'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.259 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~46 76 COMB LCCOMB_X29_Y25_N10 2 " "Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 85.259 ns; Loc. = LCCOMB_X29_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[5\]~46'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.345 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~48 77 COMB LCCOMB_X29_Y25_N12 2 " "Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 85.345 ns; Loc. = LCCOMB_X29_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[6\]~48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 85.535 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~50 78 COMB LCCOMB_X29_Y25_N14 2 " "Info: 78: + IC(0.000 ns) + CELL(0.190 ns) = 85.535 ns; Loc. = LCCOMB_X29_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[7\]~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.621 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~52 79 COMB LCCOMB_X29_Y25_N16 2 " "Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 85.621 ns; Loc. = LCCOMB_X29_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[8\]~52'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.707 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~54 80 COMB LCCOMB_X29_Y25_N18 2 " "Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 85.707 ns; Loc. = LCCOMB_X29_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[9\]~54'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.793 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~56 81 COMB LCCOMB_X29_Y25_N20 2 " "Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 85.793 ns; Loc. = LCCOMB_X29_Y25_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[10\]~56'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.879 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~58 82 COMB LCCOMB_X29_Y25_N22 2 " "Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 85.879 ns; Loc. = LCCOMB_X29_Y25_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[11\]~58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 85.965 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~60 83 COMB LCCOMB_X29_Y25_N24 1 " "Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 85.965 ns; Loc. = LCCOMB_X29_Y25_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[12\]~60'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 86.471 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~61 84 COMB LCCOMB_X29_Y25_N26 13 " "Info: 84: + IC(0.000 ns) + CELL(0.506 ns) = 86.471 ns; Loc. = LCCOMB_X29_Y25_N26; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_12_result_int\[13\]~61'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~61 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.865 ns) + CELL(0.206 ns) 89.542 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[396\]~19773 85 COMB LCCOMB_X24_Y23_N12 3 " "Info: 85: + IC(2.865 ns) + CELL(0.206 ns) = 89.542 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[396\]~19773'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~61 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[396]~19773 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.792 ns) + CELL(0.596 ns) 91.930 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~64 86 COMB LCCOMB_X29_Y24_N28 1 " "Info: 86: + IC(1.792 ns) + CELL(0.596 ns) = 91.930 ns; Loc. = LCCOMB_X29_Y24_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[13\]~64'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[396]~19773 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 92.436 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~65 87 COMB LCCOMB_X29_Y24_N30 14 " "Info: 87: + IC(0.000 ns) + CELL(0.506 ns) = 92.436 ns; Loc. = LCCOMB_X29_Y24_N30; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_13_result_int\[14\]~65'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~65 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.615 ns) 93.817 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~19798 88 COMB LCCOMB_X30_Y24_N20 3 " "Info: 88: + IC(0.766 ns) + CELL(0.615 ns) = 93.817 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[417\]~19798'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~65 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[417]~19798 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.621 ns) 96.484 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~44 89 COMB LCCOMB_X33_Y25_N4 2 " "Info: 89: + IC(2.046 ns) + CELL(0.621 ns) = 96.484 ns; Loc. = LCCOMB_X33_Y25_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[2\]~44'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[417]~19798 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~44 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.570 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~46 90 COMB LCCOMB_X33_Y25_N6 2 " "Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 96.570 ns; Loc. = LCCOMB_X33_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[3\]~46'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.656 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~48 91 COMB LCCOMB_X33_Y25_N8 2 " "Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 96.656 ns; Loc. = LCCOMB_X33_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[4\]~48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.742 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~50 92 COMB LCCOMB_X33_Y25_N10 2 " "Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 96.742 ns; Loc. = LCCOMB_X33_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[5\]~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 96.828 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~52 93 COMB LCCOMB_X33_Y25_N12 2 " "Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 96.828 ns; Loc. = LCCOMB_X33_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[6\]~52'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 97.018 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~54 94 COMB LCCOMB_X33_Y25_N14 2 " "Info: 94: + IC(0.000 ns) + CELL(0.190 ns) = 97.018 ns; Loc. = LCCOMB_X33_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[7\]~54'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 97.104 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~56 95 COMB LCCOMB_X33_Y25_N16 2 " "Info: 95: + IC(0.000 ns) + CELL(0.086 ns) = 97.104 ns; Loc. = LCCOMB_X33_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[8\]~56'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 97.190 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~58 96 COMB LCCOMB_X33_Y25_N18 2 " "Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 97.190 ns; Loc. = LCCOMB_X33_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[9\]~58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 97.276 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~60 97 COMB LCCOMB_X33_Y25_N20 2 " "Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 97.276 ns; Loc. = LCCOMB_X33_Y25_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[10\]~60'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 97.362 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~62 98 COMB LCCOMB_X33_Y25_N22 2 " "Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 97.362 ns; Loc. = LCCOMB_X33_Y25_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[11\]~62'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 97.448 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~64 99 COMB LCCOMB_X33_Y25_N24 2 " "Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 97.448 ns; Loc. = LCCOMB_X33_Y25_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[12\]~64'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 97.534 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~66 100 COMB LCCOMB_X33_Y25_N26 2 " "Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 97.534 ns; Loc. = LCCOMB_X33_Y25_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[13\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 97.620 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~68 101 COMB LCCOMB_X33_Y25_N28 1 " "Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 97.620 ns; Loc. = LCCOMB_X33_Y25_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[14\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 98.126 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~69 102 COMB LCCOMB_X33_Y25_N30 15 " "Info: 102: + IC(0.000 ns) + CELL(0.506 ns) = 98.126 ns; Loc. = LCCOMB_X33_Y25_N30; Fanout = 15; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_14_result_int\[15\]~69'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~69 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.206 ns) 99.861 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[450\]~19812 103 COMB LCCOMB_X30_Y23_N16 3 " "Info: 103: + IC(1.529 ns) + CELL(0.206 ns) = 99.861 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[450\]~19812'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~69 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[450]~19812 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.621 ns) 101.634 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~48 104 COMB LCCOMB_X31_Y26_N22 2 " "Info: 104: + IC(1.152 ns) + CELL(0.621 ns) = 101.634 ns; Loc. = LCCOMB_X31_Y26_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[3\]~48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[450]~19812 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.720 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~50 105 COMB LCCOMB_X31_Y26_N24 2 " "Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 101.720 ns; Loc. = LCCOMB_X31_Y26_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[4\]~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.806 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~52 106 COMB LCCOMB_X31_Y26_N26 2 " "Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 101.806 ns; Loc. = LCCOMB_X31_Y26_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[5\]~52'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 101.892 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~54 107 COMB LCCOMB_X31_Y26_N28 2 " "Info: 107: + IC(0.000 ns) + CELL(0.086 ns) = 101.892 ns; Loc. = LCCOMB_X31_Y26_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[6\]~54'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 102.067 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~56 108 COMB LCCOMB_X31_Y26_N30 2 " "Info: 108: + IC(0.000 ns) + CELL(0.175 ns) = 102.067 ns; Loc. = LCCOMB_X31_Y26_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[7\]~56'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 102.153 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~58 109 COMB LCCOMB_X31_Y25_N0 2 " "Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 102.153 ns; Loc. = LCCOMB_X31_Y25_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[8\]~58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 102.239 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~60 110 COMB LCCOMB_X31_Y25_N2 2 " "Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 102.239 ns; Loc. = LCCOMB_X31_Y25_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[9\]~60'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 102.325 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~62 111 COMB LCCOMB_X31_Y25_N4 2 " "Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 102.325 ns; Loc. = LCCOMB_X31_Y25_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[10\]~62'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 102.411 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~64 112 COMB LCCOMB_X31_Y25_N6 2 " "Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 102.411 ns; Loc. = LCCOMB_X31_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[11\]~64'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 102.497 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~66 113 COMB LCCOMB_X31_Y25_N8 2 " "Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 102.497 ns; Loc. = LCCOMB_X31_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[12\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 102.583 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~68 114 COMB LCCOMB_X31_Y25_N10 2 " "Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 102.583 ns; Loc. = LCCOMB_X31_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[13\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 102.669 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~70 115 COMB LCCOMB_X31_Y25_N12 2 " "Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 102.669 ns; Loc. = LCCOMB_X31_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[14\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 102.859 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~72 116 COMB LCCOMB_X31_Y25_N14 1 " "Info: 116: + IC(0.000 ns) + CELL(0.190 ns) = 102.859 ns; Loc. = LCCOMB_X31_Y25_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[15\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 103.365 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~73 117 COMB LCCOMB_X31_Y25_N16 16 " "Info: 117: + IC(0.000 ns) + CELL(0.506 ns) = 103.365 ns; Loc. = LCCOMB_X31_Y25_N16; Fanout = 16; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_15_result_int\[16\]~73'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~73 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 62 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.589 ns) 105.424 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[480\]~19830 118 COMB LCCOMB_X29_Y21_N6 3 " "Info: 118: + IC(1.470 ns) + CELL(0.589 ns) = 105.424 ns; Loc. = LCCOMB_X29_Y21_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[480\]~19830'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~73 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[480]~19830 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.621 ns) 107.584 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[1\]~46 119 COMB LCCOMB_X30_Y26_N16 2 " "Info: 119: + IC(1.539 ns) + CELL(0.621 ns) = 107.584 ns; Loc. = LCCOMB_X30_Y26_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[1\]~46'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.160 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[480]~19830 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[1]~46 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 107.670 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[2\]~48 120 COMB LCCOMB_X30_Y26_N18 2 " "Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 107.670 ns; Loc. = LCCOMB_X30_Y26_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[2\]~48'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[1]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[2]~48 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 107.756 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[3\]~50 121 COMB LCCOMB_X30_Y26_N20 2 " "Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 107.756 ns; Loc. = LCCOMB_X30_Y26_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[3\]~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[2]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[3]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 107.842 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[4\]~52 122 COMB LCCOMB_X30_Y26_N22 2 " "Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 107.842 ns; Loc. = LCCOMB_X30_Y26_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[4\]~52'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[3]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[4]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 107.928 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[5\]~54 123 COMB LCCOMB_X30_Y26_N24 2 " "Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 107.928 ns; Loc. = LCCOMB_X30_Y26_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[5\]~54'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[4]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 108.014 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[6\]~56 124 COMB LCCOMB_X30_Y26_N26 2 " "Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 108.014 ns; Loc. = LCCOMB_X30_Y26_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[6\]~56'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 108.100 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[7\]~58 125 COMB LCCOMB_X30_Y26_N28 2 " "Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 108.100 ns; Loc. = LCCOMB_X30_Y26_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[7\]~58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 108.275 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[8\]~60 126 COMB LCCOMB_X30_Y26_N30 2 " "Info: 126: + IC(0.000 ns) + CELL(0.175 ns) = 108.275 ns; Loc. = LCCOMB_X30_Y26_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[8\]~60'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 108.361 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~62 127 COMB LCCOMB_X30_Y25_N0 2 " "Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 108.361 ns; Loc. = LCCOMB_X30_Y25_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[9\]~62'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 108.447 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~64 128 COMB LCCOMB_X30_Y25_N2 2 " "Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 108.447 ns; Loc. = LCCOMB_X30_Y25_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[10\]~64'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 108.533 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~66 129 COMB LCCOMB_X30_Y25_N4 2 " "Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 108.533 ns; Loc. = LCCOMB_X30_Y25_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[11\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 108.619 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~68 130 COMB LCCOMB_X30_Y25_N6 2 " "Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 108.619 ns; Loc. = LCCOMB_X30_Y25_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[12\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 108.705 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~70 131 COMB LCCOMB_X30_Y25_N8 2 " "Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 108.705 ns; Loc. = LCCOMB_X30_Y25_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[13\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 108.791 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~72 132 COMB LCCOMB_X30_Y25_N10 2 " "Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 108.791 ns; Loc. = LCCOMB_X30_Y25_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[14\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 108.877 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~74 133 COMB LCCOMB_X30_Y25_N12 2 " "Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 108.877 ns; Loc. = LCCOMB_X30_Y25_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[15\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 109.067 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~76 134 COMB LCCOMB_X30_Y25_N14 1 " "Info: 134: + IC(0.000 ns) + CELL(0.190 ns) = 109.067 ns; Loc. = LCCOMB_X30_Y25_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[16\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 109.573 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~77 135 COMB LCCOMB_X30_Y25_N16 17 " "Info: 135: + IC(0.000 ns) + CELL(0.506 ns) = 109.573 ns; Loc. = LCCOMB_X30_Y25_N16; Fanout = 17; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_16_result_int\[17\]~77'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~77 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 67 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.370 ns) 111.103 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[513\]~19846 136 COMB LCCOMB_X30_Y26_N0 3 " "Info: 136: + IC(1.160 ns) + CELL(0.370 ns) = 111.103 ns; Loc. = LCCOMB_X30_Y26_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[513\]~19846'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~77 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[513]~19846 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(0.596 ns) 113.698 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[2\]~50 137 COMB LCCOMB_X31_Y24_N18 2 " "Info: 137: + IC(1.999 ns) + CELL(0.596 ns) = 113.698 ns; Loc. = LCCOMB_X31_Y24_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[2\]~50'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.595 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[513]~19846 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[2]~50 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 113.784 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[3\]~52 138 COMB LCCOMB_X31_Y24_N20 2 " "Info: 138: + IC(0.000 ns) + CELL(0.086 ns) = 113.784 ns; Loc. = LCCOMB_X31_Y24_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[3\]~52'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[2]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[3]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 113.870 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[4\]~54 139 COMB LCCOMB_X31_Y24_N22 2 " "Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 113.870 ns; Loc. = LCCOMB_X31_Y24_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[4\]~54'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[3]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 113.956 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[5\]~56 140 COMB LCCOMB_X31_Y24_N24 2 " "Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 113.956 ns; Loc. = LCCOMB_X31_Y24_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[5\]~56'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 114.042 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[6\]~58 141 COMB LCCOMB_X31_Y24_N26 2 " "Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 114.042 ns; Loc. = LCCOMB_X31_Y24_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[6\]~58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 114.128 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[7\]~60 142 COMB LCCOMB_X31_Y24_N28 2 " "Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 114.128 ns; Loc. = LCCOMB_X31_Y24_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[7\]~60'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 114.303 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[8\]~62 143 COMB LCCOMB_X31_Y24_N30 2 " "Info: 143: + IC(0.000 ns) + CELL(0.175 ns) = 114.303 ns; Loc. = LCCOMB_X31_Y24_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[8\]~62'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 114.389 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~64 144 COMB LCCOMB_X31_Y23_N0 2 " "Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 114.389 ns; Loc. = LCCOMB_X31_Y23_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[9\]~64'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 114.475 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~66 145 COMB LCCOMB_X31_Y23_N2 2 " "Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 114.475 ns; Loc. = LCCOMB_X31_Y23_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[10\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 114.561 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~68 146 COMB LCCOMB_X31_Y23_N4 2 " "Info: 146: + IC(0.000 ns) + CELL(0.086 ns) = 114.561 ns; Loc. = LCCOMB_X31_Y23_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[11\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 114.647 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~70 147 COMB LCCOMB_X31_Y23_N6 2 " "Info: 147: + IC(0.000 ns) + CELL(0.086 ns) = 114.647 ns; Loc. = LCCOMB_X31_Y23_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[12\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 114.733 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~72 148 COMB LCCOMB_X31_Y23_N8 2 " "Info: 148: + IC(0.000 ns) + CELL(0.086 ns) = 114.733 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[13\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 114.819 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~74 149 COMB LCCOMB_X31_Y23_N10 2 " "Info: 149: + IC(0.000 ns) + CELL(0.086 ns) = 114.819 ns; Loc. = LCCOMB_X31_Y23_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[14\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 114.905 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~76 150 COMB LCCOMB_X31_Y23_N12 2 " "Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 114.905 ns; Loc. = LCCOMB_X31_Y23_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[15\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 115.095 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~78 151 COMB LCCOMB_X31_Y23_N14 2 " "Info: 151: + IC(0.000 ns) + CELL(0.190 ns) = 115.095 ns; Loc. = LCCOMB_X31_Y23_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[16\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 115.181 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~80 152 COMB LCCOMB_X31_Y23_N16 1 " "Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 115.181 ns; Loc. = LCCOMB_X31_Y23_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[17\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 115.687 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~81 153 COMB LCCOMB_X31_Y23_N18 18 " "Info: 153: + IC(0.000 ns) + CELL(0.506 ns) = 115.687 ns; Loc. = LCCOMB_X31_Y23_N18; Fanout = 18; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_17_result_int\[18\]~81'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~81 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 72 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.624 ns) 116.714 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[548\]~19861 154 COMB LCCOMB_X31_Y23_N22 3 " "Info: 154: + IC(0.403 ns) + CELL(0.624 ns) = 116.714 ns; Loc. = LCCOMB_X31_Y23_N22; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[548\]~19861'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~81 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[548]~19861 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.596 ns) 119.250 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[5\]~58 155 COMB LCCOMB_X32_Y24_N22 2 " "Info: 155: + IC(1.940 ns) + CELL(0.596 ns) = 119.250 ns; Loc. = LCCOMB_X32_Y24_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[5\]~58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[548]~19861 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 119.336 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[6\]~60 156 COMB LCCOMB_X32_Y24_N24 2 " "Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 119.336 ns; Loc. = LCCOMB_X32_Y24_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[6\]~60'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 119.422 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~62 157 COMB LCCOMB_X32_Y24_N26 2 " "Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 119.422 ns; Loc. = LCCOMB_X32_Y24_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[7\]~62'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 119.508 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~64 158 COMB LCCOMB_X32_Y24_N28 2 " "Info: 158: + IC(0.000 ns) + CELL(0.086 ns) = 119.508 ns; Loc. = LCCOMB_X32_Y24_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[8\]~64'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 119.683 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~66 159 COMB LCCOMB_X32_Y24_N30 2 " "Info: 159: + IC(0.000 ns) + CELL(0.175 ns) = 119.683 ns; Loc. = LCCOMB_X32_Y24_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[9\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 119.769 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~68 160 COMB LCCOMB_X32_Y23_N0 2 " "Info: 160: + IC(0.000 ns) + CELL(0.086 ns) = 119.769 ns; Loc. = LCCOMB_X32_Y23_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[10\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 119.855 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~70 161 COMB LCCOMB_X32_Y23_N2 2 " "Info: 161: + IC(0.000 ns) + CELL(0.086 ns) = 119.855 ns; Loc. = LCCOMB_X32_Y23_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[11\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 119.941 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~72 162 COMB LCCOMB_X32_Y23_N4 2 " "Info: 162: + IC(0.000 ns) + CELL(0.086 ns) = 119.941 ns; Loc. = LCCOMB_X32_Y23_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[12\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 120.027 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~74 163 COMB LCCOMB_X32_Y23_N6 2 " "Info: 163: + IC(0.000 ns) + CELL(0.086 ns) = 120.027 ns; Loc. = LCCOMB_X32_Y23_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[13\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 120.113 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~76 164 COMB LCCOMB_X32_Y23_N8 2 " "Info: 164: + IC(0.000 ns) + CELL(0.086 ns) = 120.113 ns; Loc. = LCCOMB_X32_Y23_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[14\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 120.199 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~78 165 COMB LCCOMB_X32_Y23_N10 2 " "Info: 165: + IC(0.000 ns) + CELL(0.086 ns) = 120.199 ns; Loc. = LCCOMB_X32_Y23_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[15\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 120.285 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~80 166 COMB LCCOMB_X32_Y23_N12 2 " "Info: 166: + IC(0.000 ns) + CELL(0.086 ns) = 120.285 ns; Loc. = LCCOMB_X32_Y23_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[16\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 120.475 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~82 167 COMB LCCOMB_X32_Y23_N14 2 " "Info: 167: + IC(0.000 ns) + CELL(0.190 ns) = 120.475 ns; Loc. = LCCOMB_X32_Y23_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[17\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 120.561 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~84 168 COMB LCCOMB_X32_Y23_N16 1 " "Info: 168: + IC(0.000 ns) + CELL(0.086 ns) = 120.561 ns; Loc. = LCCOMB_X32_Y23_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[18\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 121.067 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~85 169 COMB LCCOMB_X32_Y23_N18 19 " "Info: 169: + IC(0.000 ns) + CELL(0.506 ns) = 121.067 ns; Loc. = LCCOMB_X32_Y23_N18; Fanout = 19; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_18_result_int\[19\]~85'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~85 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 77 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.370 ns) 123.056 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[576\]~19884 170 COMB LCCOMB_X33_Y24_N4 3 " "Info: 170: + IC(1.619 ns) + CELL(0.370 ns) = 123.056 ns; Loc. = LCCOMB_X33_Y24_N4; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[576\]~19884'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.989 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~85 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[576]~19884 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.735 ns) 125.665 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[1\]~52 171 COMB LCCOMB_X25_Y25_N14 2 " "Info: 171: + IC(1.874 ns) + CELL(0.735 ns) = 125.665 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[1\]~52'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[576]~19884 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[1]~52 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 125.751 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[2\]~54 172 COMB LCCOMB_X25_Y25_N16 2 " "Info: 172: + IC(0.000 ns) + CELL(0.086 ns) = 125.751 ns; Loc. = LCCOMB_X25_Y25_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[2\]~54'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[1]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[2]~54 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 125.837 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[3\]~56 173 COMB LCCOMB_X25_Y25_N18 2 " "Info: 173: + IC(0.000 ns) + CELL(0.086 ns) = 125.837 ns; Loc. = LCCOMB_X25_Y25_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[3\]~56'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[2]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[3]~56 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 125.923 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[4\]~58 174 COMB LCCOMB_X25_Y25_N20 2 " "Info: 174: + IC(0.000 ns) + CELL(0.086 ns) = 125.923 ns; Loc. = LCCOMB_X25_Y25_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[4\]~58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[3]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[4]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 126.009 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[5\]~60 175 COMB LCCOMB_X25_Y25_N22 2 " "Info: 175: + IC(0.000 ns) + CELL(0.086 ns) = 126.009 ns; Loc. = LCCOMB_X25_Y25_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[5\]~60'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[4]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[5]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 126.095 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[6\]~62 176 COMB LCCOMB_X25_Y25_N24 2 " "Info: 176: + IC(0.000 ns) + CELL(0.086 ns) = 126.095 ns; Loc. = LCCOMB_X25_Y25_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[6\]~62'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[5]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[6]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 126.181 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[7\]~64 177 COMB LCCOMB_X25_Y25_N26 2 " "Info: 177: + IC(0.000 ns) + CELL(0.086 ns) = 126.181 ns; Loc. = LCCOMB_X25_Y25_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[7\]~64'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[6]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 126.267 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~66 178 COMB LCCOMB_X25_Y25_N28 2 " "Info: 178: + IC(0.000 ns) + CELL(0.086 ns) = 126.267 ns; Loc. = LCCOMB_X25_Y25_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[8\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 126.442 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~68 179 COMB LCCOMB_X25_Y25_N30 2 " "Info: 179: + IC(0.000 ns) + CELL(0.175 ns) = 126.442 ns; Loc. = LCCOMB_X25_Y25_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[9\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 126.528 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~70 180 COMB LCCOMB_X25_Y24_N0 2 " "Info: 180: + IC(0.000 ns) + CELL(0.086 ns) = 126.528 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[10\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 126.614 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~72 181 COMB LCCOMB_X25_Y24_N2 2 " "Info: 181: + IC(0.000 ns) + CELL(0.086 ns) = 126.614 ns; Loc. = LCCOMB_X25_Y24_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[11\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 126.700 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~74 182 COMB LCCOMB_X25_Y24_N4 2 " "Info: 182: + IC(0.000 ns) + CELL(0.086 ns) = 126.700 ns; Loc. = LCCOMB_X25_Y24_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[12\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 126.786 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~76 183 COMB LCCOMB_X25_Y24_N6 2 " "Info: 183: + IC(0.000 ns) + CELL(0.086 ns) = 126.786 ns; Loc. = LCCOMB_X25_Y24_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[13\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 126.872 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~78 184 COMB LCCOMB_X25_Y24_N8 2 " "Info: 184: + IC(0.000 ns) + CELL(0.086 ns) = 126.872 ns; Loc. = LCCOMB_X25_Y24_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[14\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 126.958 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~80 185 COMB LCCOMB_X25_Y24_N10 2 " "Info: 185: + IC(0.000 ns) + CELL(0.086 ns) = 126.958 ns; Loc. = LCCOMB_X25_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[15\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 127.044 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~82 186 COMB LCCOMB_X25_Y24_N12 2 " "Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 127.044 ns; Loc. = LCCOMB_X25_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[16\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 127.234 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~84 187 COMB LCCOMB_X25_Y24_N14 2 " "Info: 187: + IC(0.000 ns) + CELL(0.190 ns) = 127.234 ns; Loc. = LCCOMB_X25_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[17\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 127.320 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~86 188 COMB LCCOMB_X25_Y24_N16 2 " "Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 127.320 ns; Loc. = LCCOMB_X25_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[18\]~86'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~86 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 127.406 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~88 189 COMB LCCOMB_X25_Y24_N18 1 " "Info: 189: + IC(0.000 ns) + CELL(0.086 ns) = 127.406 ns; Loc. = LCCOMB_X25_Y24_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[19\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 127.912 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~89 190 COMB LCCOMB_X25_Y24_N20 20 " "Info: 190: + IC(0.000 ns) + CELL(0.506 ns) = 127.912 ns; Loc. = LCCOMB_X25_Y24_N20; Fanout = 20; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_19_result_int\[20\]~89'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~89 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 82 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.624 ns) 129.998 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[616\]~19896 191 COMB LCCOMB_X32_Y24_N0 3 " "Info: 191: + IC(1.462 ns) + CELL(0.624 ns) = 129.998 ns; Loc. = LCCOMB_X32_Y24_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[616\]~19896'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~89 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[616]~19896 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.014 ns) + CELL(0.596 ns) 133.608 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~70 192 COMB LCCOMB_X22_Y25_N28 2 " "Info: 192: + IC(3.014 ns) + CELL(0.596 ns) = 133.608 ns; Loc. = LCCOMB_X22_Y25_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[9\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.610 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[616]~19896 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 133.783 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~72 193 COMB LCCOMB_X22_Y25_N30 2 " "Info: 193: + IC(0.000 ns) + CELL(0.175 ns) = 133.783 ns; Loc. = LCCOMB_X22_Y25_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[10\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 133.869 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~74 194 COMB LCCOMB_X22_Y24_N0 2 " "Info: 194: + IC(0.000 ns) + CELL(0.086 ns) = 133.869 ns; Loc. = LCCOMB_X22_Y24_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[11\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 133.955 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~76 195 COMB LCCOMB_X22_Y24_N2 2 " "Info: 195: + IC(0.000 ns) + CELL(0.086 ns) = 133.955 ns; Loc. = LCCOMB_X22_Y24_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[12\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.041 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~78 196 COMB LCCOMB_X22_Y24_N4 2 " "Info: 196: + IC(0.000 ns) + CELL(0.086 ns) = 134.041 ns; Loc. = LCCOMB_X22_Y24_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[13\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.127 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~80 197 COMB LCCOMB_X22_Y24_N6 2 " "Info: 197: + IC(0.000 ns) + CELL(0.086 ns) = 134.127 ns; Loc. = LCCOMB_X22_Y24_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[14\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.213 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~82 198 COMB LCCOMB_X22_Y24_N8 2 " "Info: 198: + IC(0.000 ns) + CELL(0.086 ns) = 134.213 ns; Loc. = LCCOMB_X22_Y24_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[15\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.299 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~84 199 COMB LCCOMB_X22_Y24_N10 2 " "Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 134.299 ns; Loc. = LCCOMB_X22_Y24_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[16\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.385 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~86 200 COMB LCCOMB_X22_Y24_N12 2 " "Info: 200: + IC(0.000 ns) + CELL(0.086 ns) = 134.385 ns; Loc. = LCCOMB_X22_Y24_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[17\]~86'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~86 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 134.575 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~88 201 COMB LCCOMB_X22_Y24_N14 2 " "Info: 201: + IC(0.000 ns) + CELL(0.190 ns) = 134.575 ns; Loc. = LCCOMB_X22_Y24_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[18\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.661 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~90 202 COMB LCCOMB_X22_Y24_N16 2 " "Info: 202: + IC(0.000 ns) + CELL(0.086 ns) = 134.661 ns; Loc. = LCCOMB_X22_Y24_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[19\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~90 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 134.747 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~92 203 COMB LCCOMB_X22_Y24_N18 1 " "Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 134.747 ns; Loc. = LCCOMB_X22_Y24_N18; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[20\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~92 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 135.253 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~93 204 COMB LCCOMB_X22_Y24_N20 21 " "Info: 204: + IC(0.000 ns) + CELL(0.506 ns) = 135.253 ns; Loc. = LCCOMB_X22_Y24_N20; Fanout = 21; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_20_result_int\[21\]~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~93 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 92 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.370 ns) 136.790 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[641\]~19924 205 COMB LCCOMB_X23_Y24_N12 3 " "Info: 205: + IC(1.167 ns) + CELL(0.370 ns) = 136.790 ns; Loc. = LCCOMB_X23_Y24_N12; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[641\]~19924'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~93 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[641]~19924 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.828 ns) + CELL(0.735 ns) 139.353 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[2\]~58 206 COMB LCCOMB_X22_Y22_N14 2 " "Info: 206: + IC(1.828 ns) + CELL(0.735 ns) = 139.353 ns; Loc. = LCCOMB_X22_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[2\]~58'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[641]~19924 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[2]~58 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.439 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[3\]~60 207 COMB LCCOMB_X22_Y22_N16 2 " "Info: 207: + IC(0.000 ns) + CELL(0.086 ns) = 139.439 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[3\]~60'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[2]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[3]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.525 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[4\]~62 208 COMB LCCOMB_X22_Y22_N18 2 " "Info: 208: + IC(0.000 ns) + CELL(0.086 ns) = 139.525 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[4\]~62'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[3]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[4]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.611 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[5\]~64 209 COMB LCCOMB_X22_Y22_N20 2 " "Info: 209: + IC(0.000 ns) + CELL(0.086 ns) = 139.611 ns; Loc. = LCCOMB_X22_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[5\]~64'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[4]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[5]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.697 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[6\]~66 210 COMB LCCOMB_X22_Y22_N22 2 " "Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 139.697 ns; Loc. = LCCOMB_X22_Y22_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[6\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[5]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.783 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[7\]~68 211 COMB LCCOMB_X22_Y22_N24 2 " "Info: 211: + IC(0.000 ns) + CELL(0.086 ns) = 139.783 ns; Loc. = LCCOMB_X22_Y22_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[7\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.869 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~70 212 COMB LCCOMB_X22_Y22_N26 2 " "Info: 212: + IC(0.000 ns) + CELL(0.086 ns) = 139.869 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[8\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 139.955 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~72 213 COMB LCCOMB_X22_Y22_N28 2 " "Info: 213: + IC(0.000 ns) + CELL(0.086 ns) = 139.955 ns; Loc. = LCCOMB_X22_Y22_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[9\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 140.130 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~74 214 COMB LCCOMB_X22_Y22_N30 2 " "Info: 214: + IC(0.000 ns) + CELL(0.175 ns) = 140.130 ns; Loc. = LCCOMB_X22_Y22_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[10\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.216 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~76 215 COMB LCCOMB_X22_Y21_N0 2 " "Info: 215: + IC(0.000 ns) + CELL(0.086 ns) = 140.216 ns; Loc. = LCCOMB_X22_Y21_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[11\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.302 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~78 216 COMB LCCOMB_X22_Y21_N2 2 " "Info: 216: + IC(0.000 ns) + CELL(0.086 ns) = 140.302 ns; Loc. = LCCOMB_X22_Y21_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[12\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.388 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~80 217 COMB LCCOMB_X22_Y21_N4 2 " "Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 140.388 ns; Loc. = LCCOMB_X22_Y21_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[13\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.474 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~82 218 COMB LCCOMB_X22_Y21_N6 2 " "Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 140.474 ns; Loc. = LCCOMB_X22_Y21_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[14\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.560 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~84 219 COMB LCCOMB_X22_Y21_N8 2 " "Info: 219: + IC(0.000 ns) + CELL(0.086 ns) = 140.560 ns; Loc. = LCCOMB_X22_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[15\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.646 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~86 220 COMB LCCOMB_X22_Y21_N10 2 " "Info: 220: + IC(0.000 ns) + CELL(0.086 ns) = 140.646 ns; Loc. = LCCOMB_X22_Y21_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[16\]~86'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~86 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 140.732 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~88 221 COMB LCCOMB_X22_Y21_N12 2 " "Info: 221: + IC(0.000 ns) + CELL(0.086 ns) = 140.732 ns; Loc. = LCCOMB_X22_Y21_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[17\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 140.922 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~90 222 COMB LCCOMB_X22_Y21_N14 2 " "Info: 222: + IC(0.000 ns) + CELL(0.190 ns) = 140.922 ns; Loc. = LCCOMB_X22_Y21_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[18\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~90 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.008 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~92 223 COMB LCCOMB_X22_Y21_N16 2 " "Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 141.008 ns; Loc. = LCCOMB_X22_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[19\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~92 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.094 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~94 224 COMB LCCOMB_X22_Y21_N18 2 " "Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 141.094 ns; Loc. = LCCOMB_X22_Y21_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[20\]~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~94 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 141.180 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~96 225 COMB LCCOMB_X22_Y21_N20 1 " "Info: 225: + IC(0.000 ns) + CELL(0.086 ns) = 141.180 ns; Loc. = LCCOMB_X22_Y21_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[21\]~96'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~96 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 141.686 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~97 226 COMB LCCOMB_X22_Y21_N22 22 " "Info: 226: + IC(0.000 ns) + CELL(0.506 ns) = 141.686 ns; Loc. = LCCOMB_X22_Y21_N22; Fanout = 22; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_21_result_int\[22\]~97'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~97 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 97 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(0.370 ns) 144.341 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[673\]~19946 227 COMB LCCOMB_X25_Y22_N4 3 " "Info: 227: + IC(2.285 ns) + CELL(0.370 ns) = 144.341 ns; Loc. = LCCOMB_X25_Y22_N4; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[673\]~19946'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~97 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[673]~19946 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.596 ns) 145.963 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[2\]~60 228 COMB LCCOMB_X21_Y22_N12 2 " "Info: 228: + IC(1.026 ns) + CELL(0.596 ns) = 145.963 ns; Loc. = LCCOMB_X21_Y22_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[2\]~60'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[673]~19946 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[2]~60 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 146.153 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~62 229 COMB LCCOMB_X21_Y22_N14 2 " "Info: 229: + IC(0.000 ns) + CELL(0.190 ns) = 146.153 ns; Loc. = LCCOMB_X21_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[3\]~62'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[2]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~62 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.239 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~64 230 COMB LCCOMB_X21_Y22_N16 2 " "Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 146.239 ns; Loc. = LCCOMB_X21_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[4\]~64'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.325 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~66 231 COMB LCCOMB_X21_Y22_N18 2 " "Info: 231: + IC(0.000 ns) + CELL(0.086 ns) = 146.325 ns; Loc. = LCCOMB_X21_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[5\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.411 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~68 232 COMB LCCOMB_X21_Y22_N20 2 " "Info: 232: + IC(0.000 ns) + CELL(0.086 ns) = 146.411 ns; Loc. = LCCOMB_X21_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[6\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.497 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~70 233 COMB LCCOMB_X21_Y22_N22 2 " "Info: 233: + IC(0.000 ns) + CELL(0.086 ns) = 146.497 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[7\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.583 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~72 234 COMB LCCOMB_X21_Y22_N24 2 " "Info: 234: + IC(0.000 ns) + CELL(0.086 ns) = 146.583 ns; Loc. = LCCOMB_X21_Y22_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[8\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.669 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~74 235 COMB LCCOMB_X21_Y22_N26 2 " "Info: 235: + IC(0.000 ns) + CELL(0.086 ns) = 146.669 ns; Loc. = LCCOMB_X21_Y22_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[9\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 146.755 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~76 236 COMB LCCOMB_X21_Y22_N28 2 " "Info: 236: + IC(0.000 ns) + CELL(0.086 ns) = 146.755 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[10\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 146.930 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~78 237 COMB LCCOMB_X21_Y22_N30 2 " "Info: 237: + IC(0.000 ns) + CELL(0.175 ns) = 146.930 ns; Loc. = LCCOMB_X21_Y22_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[11\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.016 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~80 238 COMB LCCOMB_X21_Y21_N0 2 " "Info: 238: + IC(0.000 ns) + CELL(0.086 ns) = 147.016 ns; Loc. = LCCOMB_X21_Y21_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[12\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.102 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~82 239 COMB LCCOMB_X21_Y21_N2 2 " "Info: 239: + IC(0.000 ns) + CELL(0.086 ns) = 147.102 ns; Loc. = LCCOMB_X21_Y21_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[13\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.188 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~84 240 COMB LCCOMB_X21_Y21_N4 2 " "Info: 240: + IC(0.000 ns) + CELL(0.086 ns) = 147.188 ns; Loc. = LCCOMB_X21_Y21_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[14\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.274 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~86 241 COMB LCCOMB_X21_Y21_N6 2 " "Info: 241: + IC(0.000 ns) + CELL(0.086 ns) = 147.274 ns; Loc. = LCCOMB_X21_Y21_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[15\]~86'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~86 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.360 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~88 242 COMB LCCOMB_X21_Y21_N8 2 " "Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 147.360 ns; Loc. = LCCOMB_X21_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[16\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.446 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~90 243 COMB LCCOMB_X21_Y21_N10 2 " "Info: 243: + IC(0.000 ns) + CELL(0.086 ns) = 147.446 ns; Loc. = LCCOMB_X21_Y21_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[17\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~90 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.532 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~92 244 COMB LCCOMB_X21_Y21_N12 2 " "Info: 244: + IC(0.000 ns) + CELL(0.086 ns) = 147.532 ns; Loc. = LCCOMB_X21_Y21_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[18\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~92 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 147.722 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~94 245 COMB LCCOMB_X21_Y21_N14 2 " "Info: 245: + IC(0.000 ns) + CELL(0.190 ns) = 147.722 ns; Loc. = LCCOMB_X21_Y21_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[19\]~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~94 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.808 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~96 246 COMB LCCOMB_X21_Y21_N16 2 " "Info: 246: + IC(0.000 ns) + CELL(0.086 ns) = 147.808 ns; Loc. = LCCOMB_X21_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[20\]~96'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~96 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.894 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~98 247 COMB LCCOMB_X21_Y21_N18 2 " "Info: 247: + IC(0.000 ns) + CELL(0.086 ns) = 147.894 ns; Loc. = LCCOMB_X21_Y21_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[21\]~98'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~98 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 147.980 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~100 248 COMB LCCOMB_X21_Y21_N20 1 " "Info: 248: + IC(0.000 ns) + CELL(0.086 ns) = 147.980 ns; Loc. = LCCOMB_X21_Y21_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[22\]~100'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~100 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 148.486 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~101 249 COMB LCCOMB_X21_Y21_N22 23 " "Info: 249: + IC(0.000 ns) + CELL(0.506 ns) = 148.486 ns; Loc. = LCCOMB_X21_Y21_N22; Fanout = 23; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_22_result_int\[23\]~101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~101 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 102 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.650 ns) 151.004 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[706\]~19968 250 COMB LCCOMB_X25_Y22_N10 3 " "Info: 250: + IC(1.868 ns) + CELL(0.650 ns) = 151.004 ns; Loc. = LCCOMB_X25_Y22_N10; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[706\]~19968'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~101 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[706]~19968 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.706 ns) 152.399 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[3\]~64 251 COMB LCCOMB_X24_Y22_N14 2 " "Info: 251: + IC(0.689 ns) + CELL(0.706 ns) = 152.399 ns; Loc. = LCCOMB_X24_Y22_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[3\]~64'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[706]~19968 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.485 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[4\]~66 252 COMB LCCOMB_X24_Y22_N16 2 " "Info: 252: + IC(0.000 ns) + CELL(0.086 ns) = 152.485 ns; Loc. = LCCOMB_X24_Y22_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[4\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.571 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~68 253 COMB LCCOMB_X24_Y22_N18 2 " "Info: 253: + IC(0.000 ns) + CELL(0.086 ns) = 152.571 ns; Loc. = LCCOMB_X24_Y22_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[5\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.657 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~70 254 COMB LCCOMB_X24_Y22_N20 2 " "Info: 254: + IC(0.000 ns) + CELL(0.086 ns) = 152.657 ns; Loc. = LCCOMB_X24_Y22_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[6\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.743 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~72 255 COMB LCCOMB_X24_Y22_N22 2 " "Info: 255: + IC(0.000 ns) + CELL(0.086 ns) = 152.743 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[7\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.829 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~74 256 COMB LCCOMB_X24_Y22_N24 2 " "Info: 256: + IC(0.000 ns) + CELL(0.086 ns) = 152.829 ns; Loc. = LCCOMB_X24_Y22_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[8\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 152.915 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~76 257 COMB LCCOMB_X24_Y22_N26 2 " "Info: 257: + IC(0.000 ns) + CELL(0.086 ns) = 152.915 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[9\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.001 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~78 258 COMB LCCOMB_X24_Y22_N28 2 " "Info: 258: + IC(0.000 ns) + CELL(0.086 ns) = 153.001 ns; Loc. = LCCOMB_X24_Y22_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[10\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 153.176 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~80 259 COMB LCCOMB_X24_Y22_N30 2 " "Info: 259: + IC(0.000 ns) + CELL(0.175 ns) = 153.176 ns; Loc. = LCCOMB_X24_Y22_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[11\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.262 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~82 260 COMB LCCOMB_X24_Y21_N0 2 " "Info: 260: + IC(0.000 ns) + CELL(0.086 ns) = 153.262 ns; Loc. = LCCOMB_X24_Y21_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[12\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.348 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~84 261 COMB LCCOMB_X24_Y21_N2 2 " "Info: 261: + IC(0.000 ns) + CELL(0.086 ns) = 153.348 ns; Loc. = LCCOMB_X24_Y21_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[13\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.434 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~86 262 COMB LCCOMB_X24_Y21_N4 2 " "Info: 262: + IC(0.000 ns) + CELL(0.086 ns) = 153.434 ns; Loc. = LCCOMB_X24_Y21_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[14\]~86'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~86 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.520 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~88 263 COMB LCCOMB_X24_Y21_N6 2 " "Info: 263: + IC(0.000 ns) + CELL(0.086 ns) = 153.520 ns; Loc. = LCCOMB_X24_Y21_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[15\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.606 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~90 264 COMB LCCOMB_X24_Y21_N8 2 " "Info: 264: + IC(0.000 ns) + CELL(0.086 ns) = 153.606 ns; Loc. = LCCOMB_X24_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[16\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~90 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.692 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~92 265 COMB LCCOMB_X24_Y21_N10 2 " "Info: 265: + IC(0.000 ns) + CELL(0.086 ns) = 153.692 ns; Loc. = LCCOMB_X24_Y21_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[17\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~92 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 153.778 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~94 266 COMB LCCOMB_X24_Y21_N12 2 " "Info: 266: + IC(0.000 ns) + CELL(0.086 ns) = 153.778 ns; Loc. = LCCOMB_X24_Y21_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[18\]~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~94 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 153.968 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~96 267 COMB LCCOMB_X24_Y21_N14 2 " "Info: 267: + IC(0.000 ns) + CELL(0.190 ns) = 153.968 ns; Loc. = LCCOMB_X24_Y21_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[19\]~96'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~96 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.054 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~98 268 COMB LCCOMB_X24_Y21_N16 2 " "Info: 268: + IC(0.000 ns) + CELL(0.086 ns) = 154.054 ns; Loc. = LCCOMB_X24_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[20\]~98'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~98 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.140 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~100 269 COMB LCCOMB_X24_Y21_N18 2 " "Info: 269: + IC(0.000 ns) + CELL(0.086 ns) = 154.140 ns; Loc. = LCCOMB_X24_Y21_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[21\]~100'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~100 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.226 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~102 270 COMB LCCOMB_X24_Y21_N20 2 " "Info: 270: + IC(0.000 ns) + CELL(0.086 ns) = 154.226 ns; Loc. = LCCOMB_X24_Y21_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[22\]~102'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~102 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 154.312 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~104 271 COMB LCCOMB_X24_Y21_N22 1 " "Info: 271: + IC(0.000 ns) + CELL(0.086 ns) = 154.312 ns; Loc. = LCCOMB_X24_Y21_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[23\]~104'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~104 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 154.818 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~105 272 COMB LCCOMB_X24_Y21_N24 24 " "Info: 272: + IC(0.000 ns) + CELL(0.506 ns) = 154.818 ns; Loc. = LCCOMB_X24_Y21_N24; Fanout = 24; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_23_result_int\[24\]~105'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~105 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 107 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.314 ns) + CELL(0.615 ns) 157.747 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[738\]~19992 273 COMB LCCOMB_X23_Y19_N0 3 " "Info: 273: + IC(2.314 ns) + CELL(0.615 ns) = 157.747 ns; Loc. = LCCOMB_X23_Y19_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[738\]~19992'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~105 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[738]~19992 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.192 ns) + CELL(0.621 ns) 160.560 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~66 274 COMB LCCOMB_X27_Y21_N12 2 " "Info: 274: + IC(2.192 ns) + CELL(0.621 ns) = 160.560 ns; Loc. = LCCOMB_X27_Y21_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[3\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[738]~19992 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 160.750 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~68 275 COMB LCCOMB_X27_Y21_N14 2 " "Info: 275: + IC(0.000 ns) + CELL(0.190 ns) = 160.750 ns; Loc. = LCCOMB_X27_Y21_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[4\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 160.836 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~70 276 COMB LCCOMB_X27_Y21_N16 2 " "Info: 276: + IC(0.000 ns) + CELL(0.086 ns) = 160.836 ns; Loc. = LCCOMB_X27_Y21_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[5\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 160.922 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~72 277 COMB LCCOMB_X27_Y21_N18 2 " "Info: 277: + IC(0.000 ns) + CELL(0.086 ns) = 160.922 ns; Loc. = LCCOMB_X27_Y21_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[6\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.008 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~74 278 COMB LCCOMB_X27_Y21_N20 2 " "Info: 278: + IC(0.000 ns) + CELL(0.086 ns) = 161.008 ns; Loc. = LCCOMB_X27_Y21_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[7\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.094 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~76 279 COMB LCCOMB_X27_Y21_N22 2 " "Info: 279: + IC(0.000 ns) + CELL(0.086 ns) = 161.094 ns; Loc. = LCCOMB_X27_Y21_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[8\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.180 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~78 280 COMB LCCOMB_X27_Y21_N24 2 " "Info: 280: + IC(0.000 ns) + CELL(0.086 ns) = 161.180 ns; Loc. = LCCOMB_X27_Y21_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[9\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.266 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~80 281 COMB LCCOMB_X27_Y21_N26 2 " "Info: 281: + IC(0.000 ns) + CELL(0.086 ns) = 161.266 ns; Loc. = LCCOMB_X27_Y21_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[10\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.352 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~82 282 COMB LCCOMB_X27_Y21_N28 2 " "Info: 282: + IC(0.000 ns) + CELL(0.086 ns) = 161.352 ns; Loc. = LCCOMB_X27_Y21_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[11\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 161.527 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~84 283 COMB LCCOMB_X27_Y21_N30 2 " "Info: 283: + IC(0.000 ns) + CELL(0.175 ns) = 161.527 ns; Loc. = LCCOMB_X27_Y21_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[12\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.613 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~86 284 COMB LCCOMB_X27_Y20_N0 2 " "Info: 284: + IC(0.000 ns) + CELL(0.086 ns) = 161.613 ns; Loc. = LCCOMB_X27_Y20_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[13\]~86'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~86 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.699 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~88 285 COMB LCCOMB_X27_Y20_N2 2 " "Info: 285: + IC(0.000 ns) + CELL(0.086 ns) = 161.699 ns; Loc. = LCCOMB_X27_Y20_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[14\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.785 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~90 286 COMB LCCOMB_X27_Y20_N4 2 " "Info: 286: + IC(0.000 ns) + CELL(0.086 ns) = 161.785 ns; Loc. = LCCOMB_X27_Y20_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[15\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~90 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.871 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~92 287 COMB LCCOMB_X27_Y20_N6 2 " "Info: 287: + IC(0.000 ns) + CELL(0.086 ns) = 161.871 ns; Loc. = LCCOMB_X27_Y20_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[16\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~92 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 161.957 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~94 288 COMB LCCOMB_X27_Y20_N8 2 " "Info: 288: + IC(0.000 ns) + CELL(0.086 ns) = 161.957 ns; Loc. = LCCOMB_X27_Y20_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[17\]~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~94 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.043 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~96 289 COMB LCCOMB_X27_Y20_N10 2 " "Info: 289: + IC(0.000 ns) + CELL(0.086 ns) = 162.043 ns; Loc. = LCCOMB_X27_Y20_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[18\]~96'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~96 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.129 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~98 290 COMB LCCOMB_X27_Y20_N12 2 " "Info: 290: + IC(0.000 ns) + CELL(0.086 ns) = 162.129 ns; Loc. = LCCOMB_X27_Y20_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[19\]~98'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~98 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 162.319 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~100 291 COMB LCCOMB_X27_Y20_N14 2 " "Info: 291: + IC(0.000 ns) + CELL(0.190 ns) = 162.319 ns; Loc. = LCCOMB_X27_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[20\]~100'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~100 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.405 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~102 292 COMB LCCOMB_X27_Y20_N16 2 " "Info: 292: + IC(0.000 ns) + CELL(0.086 ns) = 162.405 ns; Loc. = LCCOMB_X27_Y20_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[21\]~102'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~102 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.491 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~104 293 COMB LCCOMB_X27_Y20_N18 2 " "Info: 293: + IC(0.000 ns) + CELL(0.086 ns) = 162.491 ns; Loc. = LCCOMB_X27_Y20_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[22\]~104'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~104 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.577 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~106 294 COMB LCCOMB_X27_Y20_N20 2 " "Info: 294: + IC(0.000 ns) + CELL(0.086 ns) = 162.577 ns; Loc. = LCCOMB_X27_Y20_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[23\]~106'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~106 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 162.663 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~108 295 COMB LCCOMB_X27_Y20_N22 1 " "Info: 295: + IC(0.000 ns) + CELL(0.086 ns) = 162.663 ns; Loc. = LCCOMB_X27_Y20_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[24\]~108'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~108 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 163.169 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~109 296 COMB LCCOMB_X27_Y20_N24 25 " "Info: 296: + IC(0.000 ns) + CELL(0.506 ns) = 163.169 ns; Loc. = LCCOMB_X27_Y20_N24; Fanout = 25; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_24_result_int\[25\]~109'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~109 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 112 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.624 ns) 165.260 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[768\]~20019 297 COMB LCCOMB_X27_Y21_N0 3 " "Info: 297: + IC(1.467 ns) + CELL(0.624 ns) = 165.260 ns; Loc. = LCCOMB_X27_Y21_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[768\]~20019'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.091 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~109 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[768]~20019 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.621 ns) 167.387 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[1\]~64 298 COMB LCCOMB_X25_Y20_N8 2 " "Info: 298: + IC(1.506 ns) + CELL(0.621 ns) = 167.387 ns; Loc. = LCCOMB_X25_Y20_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[1\]~64'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[768]~20019 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[1]~64 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.473 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[2\]~66 299 COMB LCCOMB_X25_Y20_N10 2 " "Info: 299: + IC(0.000 ns) + CELL(0.086 ns) = 167.473 ns; Loc. = LCCOMB_X25_Y20_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[2\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[1]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.559 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~68 300 COMB LCCOMB_X25_Y20_N12 2 " "Info: 300: + IC(0.000 ns) + CELL(0.086 ns) = 167.559 ns; Loc. = LCCOMB_X25_Y20_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[3\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 167.749 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~70 301 COMB LCCOMB_X25_Y20_N14 2 " "Info: 301: + IC(0.000 ns) + CELL(0.190 ns) = 167.749 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[4\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.835 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~72 302 COMB LCCOMB_X25_Y20_N16 2 " "Info: 302: + IC(0.000 ns) + CELL(0.086 ns) = 167.835 ns; Loc. = LCCOMB_X25_Y20_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[5\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 167.921 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~74 303 COMB LCCOMB_X25_Y20_N18 2 " "Info: 303: + IC(0.000 ns) + CELL(0.086 ns) = 167.921 ns; Loc. = LCCOMB_X25_Y20_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[6\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.007 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~76 304 COMB LCCOMB_X25_Y20_N20 2 " "Info: 304: + IC(0.000 ns) + CELL(0.086 ns) = 168.007 ns; Loc. = LCCOMB_X25_Y20_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[7\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.093 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~78 305 COMB LCCOMB_X25_Y20_N22 2 " "Info: 305: + IC(0.000 ns) + CELL(0.086 ns) = 168.093 ns; Loc. = LCCOMB_X25_Y20_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[8\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.179 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~80 306 COMB LCCOMB_X25_Y20_N24 2 " "Info: 306: + IC(0.000 ns) + CELL(0.086 ns) = 168.179 ns; Loc. = LCCOMB_X25_Y20_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[9\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.265 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~82 307 COMB LCCOMB_X25_Y20_N26 2 " "Info: 307: + IC(0.000 ns) + CELL(0.086 ns) = 168.265 ns; Loc. = LCCOMB_X25_Y20_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[10\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.351 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~84 308 COMB LCCOMB_X25_Y20_N28 2 " "Info: 308: + IC(0.000 ns) + CELL(0.086 ns) = 168.351 ns; Loc. = LCCOMB_X25_Y20_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[11\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 168.526 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~86 309 COMB LCCOMB_X25_Y20_N30 2 " "Info: 309: + IC(0.000 ns) + CELL(0.175 ns) = 168.526 ns; Loc. = LCCOMB_X25_Y20_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[12\]~86'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~86 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.612 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~88 310 COMB LCCOMB_X25_Y19_N0 2 " "Info: 310: + IC(0.000 ns) + CELL(0.086 ns) = 168.612 ns; Loc. = LCCOMB_X25_Y19_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[13\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.698 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~90 311 COMB LCCOMB_X25_Y19_N2 2 " "Info: 311: + IC(0.000 ns) + CELL(0.086 ns) = 168.698 ns; Loc. = LCCOMB_X25_Y19_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[14\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~90 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.784 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~92 312 COMB LCCOMB_X25_Y19_N4 2 " "Info: 312: + IC(0.000 ns) + CELL(0.086 ns) = 168.784 ns; Loc. = LCCOMB_X25_Y19_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[15\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~92 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.870 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~94 313 COMB LCCOMB_X25_Y19_N6 2 " "Info: 313: + IC(0.000 ns) + CELL(0.086 ns) = 168.870 ns; Loc. = LCCOMB_X25_Y19_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[16\]~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~94 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 168.956 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~96 314 COMB LCCOMB_X25_Y19_N8 2 " "Info: 314: + IC(0.000 ns) + CELL(0.086 ns) = 168.956 ns; Loc. = LCCOMB_X25_Y19_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[17\]~96'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~96 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.042 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~98 315 COMB LCCOMB_X25_Y19_N10 2 " "Info: 315: + IC(0.000 ns) + CELL(0.086 ns) = 169.042 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[18\]~98'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~98 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.128 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~100 316 COMB LCCOMB_X25_Y19_N12 2 " "Info: 316: + IC(0.000 ns) + CELL(0.086 ns) = 169.128 ns; Loc. = LCCOMB_X25_Y19_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[19\]~100'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~100 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 169.318 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~102 317 COMB LCCOMB_X25_Y19_N14 2 " "Info: 317: + IC(0.000 ns) + CELL(0.190 ns) = 169.318 ns; Loc. = LCCOMB_X25_Y19_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[20\]~102'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~102 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.404 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~104 318 COMB LCCOMB_X25_Y19_N16 2 " "Info: 318: + IC(0.000 ns) + CELL(0.086 ns) = 169.404 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[21\]~104'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~104 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.490 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~106 319 COMB LCCOMB_X25_Y19_N18 2 " "Info: 319: + IC(0.000 ns) + CELL(0.086 ns) = 169.490 ns; Loc. = LCCOMB_X25_Y19_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[22\]~106'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~106 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.576 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~108 320 COMB LCCOMB_X25_Y19_N20 2 " "Info: 320: + IC(0.000 ns) + CELL(0.086 ns) = 169.576 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[23\]~108'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~108 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.662 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~110 321 COMB LCCOMB_X25_Y19_N22 2 " "Info: 321: + IC(0.000 ns) + CELL(0.086 ns) = 169.662 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[24\]~110'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~110 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 169.748 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~112 322 COMB LCCOMB_X25_Y19_N24 1 " "Info: 322: + IC(0.000 ns) + CELL(0.086 ns) = 169.748 ns; Loc. = LCCOMB_X25_Y19_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[25\]~112'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~112 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 170.254 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~113 323 COMB LCCOMB_X25_Y19_N26 26 " "Info: 323: + IC(0.000 ns) + CELL(0.506 ns) = 170.254 ns; Loc. = LCCOMB_X25_Y19_N26; Fanout = 26; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_25_result_int\[26\]~113'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~113 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 117 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.370 ns) 172.215 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~20045 324 COMB LCCOMB_X24_Y14_N24 3 " "Info: 324: + IC(1.591 ns) + CELL(0.370 ns) = 172.215 ns; Loc. = LCCOMB_X24_Y14_N24; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~20045'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~113 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[800]~20045 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.596 ns) 174.268 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[1\]~66 325 COMB LCCOMB_X23_Y16_N6 2 " "Info: 325: + IC(1.457 ns) + CELL(0.596 ns) = 174.268 ns; Loc. = LCCOMB_X23_Y16_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[1\]~66'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.053 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[800]~20045 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~66 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.354 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~68 326 COMB LCCOMB_X23_Y16_N8 2 " "Info: 326: + IC(0.000 ns) + CELL(0.086 ns) = 174.354 ns; Loc. = LCCOMB_X23_Y16_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[2\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~68 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.440 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~70 327 COMB LCCOMB_X23_Y16_N10 2 " "Info: 327: + IC(0.000 ns) + CELL(0.086 ns) = 174.440 ns; Loc. = LCCOMB_X23_Y16_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[3\]~70'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~70 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.526 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~72 328 COMB LCCOMB_X23_Y16_N12 2 " "Info: 328: + IC(0.000 ns) + CELL(0.086 ns) = 174.526 ns; Loc. = LCCOMB_X23_Y16_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[4\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 174.716 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~74 329 COMB LCCOMB_X23_Y16_N14 2 " "Info: 329: + IC(0.000 ns) + CELL(0.190 ns) = 174.716 ns; Loc. = LCCOMB_X23_Y16_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[5\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.802 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~76 330 COMB LCCOMB_X23_Y16_N16 2 " "Info: 330: + IC(0.000 ns) + CELL(0.086 ns) = 174.802 ns; Loc. = LCCOMB_X23_Y16_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[6\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.888 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~78 331 COMB LCCOMB_X23_Y16_N18 2 " "Info: 331: + IC(0.000 ns) + CELL(0.086 ns) = 174.888 ns; Loc. = LCCOMB_X23_Y16_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[7\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 174.974 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~80 332 COMB LCCOMB_X23_Y16_N20 2 " "Info: 332: + IC(0.000 ns) + CELL(0.086 ns) = 174.974 ns; Loc. = LCCOMB_X23_Y16_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[8\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.060 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~82 333 COMB LCCOMB_X23_Y16_N22 2 " "Info: 333: + IC(0.000 ns) + CELL(0.086 ns) = 175.060 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[9\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.146 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~84 334 COMB LCCOMB_X23_Y16_N24 2 " "Info: 334: + IC(0.000 ns) + CELL(0.086 ns) = 175.146 ns; Loc. = LCCOMB_X23_Y16_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[10\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.232 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~86 335 COMB LCCOMB_X23_Y16_N26 2 " "Info: 335: + IC(0.000 ns) + CELL(0.086 ns) = 175.232 ns; Loc. = LCCOMB_X23_Y16_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[11\]~86'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~86 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.318 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~88 336 COMB LCCOMB_X23_Y16_N28 2 " "Info: 336: + IC(0.000 ns) + CELL(0.086 ns) = 175.318 ns; Loc. = LCCOMB_X23_Y16_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[12\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 175.493 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~90 337 COMB LCCOMB_X23_Y16_N30 2 " "Info: 337: + IC(0.000 ns) + CELL(0.175 ns) = 175.493 ns; Loc. = LCCOMB_X23_Y16_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[13\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~90 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.579 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~92 338 COMB LCCOMB_X23_Y15_N0 2 " "Info: 338: + IC(0.000 ns) + CELL(0.086 ns) = 175.579 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[14\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~92 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.665 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~94 339 COMB LCCOMB_X23_Y15_N2 2 " "Info: 339: + IC(0.000 ns) + CELL(0.086 ns) = 175.665 ns; Loc. = LCCOMB_X23_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[15\]~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~94 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.751 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~96 340 COMB LCCOMB_X23_Y15_N4 2 " "Info: 340: + IC(0.000 ns) + CELL(0.086 ns) = 175.751 ns; Loc. = LCCOMB_X23_Y15_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[16\]~96'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~96 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.837 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~98 341 COMB LCCOMB_X23_Y15_N6 2 " "Info: 341: + IC(0.000 ns) + CELL(0.086 ns) = 175.837 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[17\]~98'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~98 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 175.923 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~100 342 COMB LCCOMB_X23_Y15_N8 2 " "Info: 342: + IC(0.000 ns) + CELL(0.086 ns) = 175.923 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[18\]~100'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~100 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.009 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~102 343 COMB LCCOMB_X23_Y15_N10 2 " "Info: 343: + IC(0.000 ns) + CELL(0.086 ns) = 176.009 ns; Loc. = LCCOMB_X23_Y15_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[19\]~102'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~102 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.095 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~104 344 COMB LCCOMB_X23_Y15_N12 2 " "Info: 344: + IC(0.000 ns) + CELL(0.086 ns) = 176.095 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[20\]~104'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~104 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 176.285 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~106 345 COMB LCCOMB_X23_Y15_N14 2 " "Info: 345: + IC(0.000 ns) + CELL(0.190 ns) = 176.285 ns; Loc. = LCCOMB_X23_Y15_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[21\]~106'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~106 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.371 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~108 346 COMB LCCOMB_X23_Y15_N16 2 " "Info: 346: + IC(0.000 ns) + CELL(0.086 ns) = 176.371 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[22\]~108'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~108 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.457 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~110 347 COMB LCCOMB_X23_Y15_N18 2 " "Info: 347: + IC(0.000 ns) + CELL(0.086 ns) = 176.457 ns; Loc. = LCCOMB_X23_Y15_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[23\]~110'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~110 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.543 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~112 348 COMB LCCOMB_X23_Y15_N20 2 " "Info: 348: + IC(0.000 ns) + CELL(0.086 ns) = 176.543 ns; Loc. = LCCOMB_X23_Y15_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[24\]~112'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~112 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.629 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~114 349 COMB LCCOMB_X23_Y15_N22 2 " "Info: 349: + IC(0.000 ns) + CELL(0.086 ns) = 176.629 ns; Loc. = LCCOMB_X23_Y15_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[25\]~114'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~114 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 176.715 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~116 350 COMB LCCOMB_X23_Y15_N24 1 " "Info: 350: + IC(0.000 ns) + CELL(0.086 ns) = 176.715 ns; Loc. = LCCOMB_X23_Y15_N24; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[26\]~116'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~116 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 177.221 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~117 351 COMB LCCOMB_X23_Y15_N26 27 " "Info: 351: + IC(0.000 ns) + CELL(0.506 ns) = 177.221 ns; Loc. = LCCOMB_X23_Y15_N26; Fanout = 27; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_26_result_int\[27\]~117'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~117 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 122 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.624 ns) 179.368 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[837\]~20067 352 COMB LCCOMB_X23_Y19_N8 3 " "Info: 352: + IC(1.523 ns) + CELL(0.624 ns) = 179.368 ns; Loc. = LCCOMB_X23_Y19_N8; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[837\]~20067'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~117 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[837]~20067 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.596 ns) 181.485 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~78 353 COMB LCCOMB_X23_Y14_N16 2 " "Info: 353: + IC(1.521 ns) + CELL(0.596 ns) = 181.485 ns; Loc. = LCCOMB_X23_Y14_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[6\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.117 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[837]~20067 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 181.571 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~80 354 COMB LCCOMB_X23_Y14_N18 2 " "Info: 354: + IC(0.000 ns) + CELL(0.086 ns) = 181.571 ns; Loc. = LCCOMB_X23_Y14_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[7\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 181.657 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~82 355 COMB LCCOMB_X23_Y14_N20 2 " "Info: 355: + IC(0.000 ns) + CELL(0.086 ns) = 181.657 ns; Loc. = LCCOMB_X23_Y14_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[8\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 181.743 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~84 356 COMB LCCOMB_X23_Y14_N22 2 " "Info: 356: + IC(0.000 ns) + CELL(0.086 ns) = 181.743 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[9\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 181.829 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~86 357 COMB LCCOMB_X23_Y14_N24 2 " "Info: 357: + IC(0.000 ns) + CELL(0.086 ns) = 181.829 ns; Loc. = LCCOMB_X23_Y14_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[10\]~86'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~86 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 181.915 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~88 358 COMB LCCOMB_X23_Y14_N26 2 " "Info: 358: + IC(0.000 ns) + CELL(0.086 ns) = 181.915 ns; Loc. = LCCOMB_X23_Y14_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[11\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.001 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~90 359 COMB LCCOMB_X23_Y14_N28 2 " "Info: 359: + IC(0.000 ns) + CELL(0.086 ns) = 182.001 ns; Loc. = LCCOMB_X23_Y14_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[12\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~90 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 182.176 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~92 360 COMB LCCOMB_X23_Y14_N30 2 " "Info: 360: + IC(0.000 ns) + CELL(0.175 ns) = 182.176 ns; Loc. = LCCOMB_X23_Y14_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[13\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~92 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.262 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~94 361 COMB LCCOMB_X23_Y13_N0 2 " "Info: 361: + IC(0.000 ns) + CELL(0.086 ns) = 182.262 ns; Loc. = LCCOMB_X23_Y13_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[14\]~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~94 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.348 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~96 362 COMB LCCOMB_X23_Y13_N2 2 " "Info: 362: + IC(0.000 ns) + CELL(0.086 ns) = 182.348 ns; Loc. = LCCOMB_X23_Y13_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[15\]~96'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~96 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.434 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~98 363 COMB LCCOMB_X23_Y13_N4 2 " "Info: 363: + IC(0.000 ns) + CELL(0.086 ns) = 182.434 ns; Loc. = LCCOMB_X23_Y13_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[16\]~98'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~98 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.520 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~100 364 COMB LCCOMB_X23_Y13_N6 2 " "Info: 364: + IC(0.000 ns) + CELL(0.086 ns) = 182.520 ns; Loc. = LCCOMB_X23_Y13_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[17\]~100'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~100 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.606 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~102 365 COMB LCCOMB_X23_Y13_N8 2 " "Info: 365: + IC(0.000 ns) + CELL(0.086 ns) = 182.606 ns; Loc. = LCCOMB_X23_Y13_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[18\]~102'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~102 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.692 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~104 366 COMB LCCOMB_X23_Y13_N10 2 " "Info: 366: + IC(0.000 ns) + CELL(0.086 ns) = 182.692 ns; Loc. = LCCOMB_X23_Y13_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[19\]~104'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~104 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 182.778 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~106 367 COMB LCCOMB_X23_Y13_N12 2 " "Info: 367: + IC(0.000 ns) + CELL(0.086 ns) = 182.778 ns; Loc. = LCCOMB_X23_Y13_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[20\]~106'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~106 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 182.968 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~108 368 COMB LCCOMB_X23_Y13_N14 2 " "Info: 368: + IC(0.000 ns) + CELL(0.190 ns) = 182.968 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[21\]~108'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~108 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.054 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~110 369 COMB LCCOMB_X23_Y13_N16 2 " "Info: 369: + IC(0.000 ns) + CELL(0.086 ns) = 183.054 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[22\]~110'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~110 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.140 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~112 370 COMB LCCOMB_X23_Y13_N18 2 " "Info: 370: + IC(0.000 ns) + CELL(0.086 ns) = 183.140 ns; Loc. = LCCOMB_X23_Y13_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[23\]~112'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~112 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.226 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~114 371 COMB LCCOMB_X23_Y13_N20 2 " "Info: 371: + IC(0.000 ns) + CELL(0.086 ns) = 183.226 ns; Loc. = LCCOMB_X23_Y13_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[24\]~114'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~114 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.312 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~116 372 COMB LCCOMB_X23_Y13_N22 2 " "Info: 372: + IC(0.000 ns) + CELL(0.086 ns) = 183.312 ns; Loc. = LCCOMB_X23_Y13_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[25\]~116'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~116 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.398 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~118 373 COMB LCCOMB_X23_Y13_N24 2 " "Info: 373: + IC(0.000 ns) + CELL(0.086 ns) = 183.398 ns; Loc. = LCCOMB_X23_Y13_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[26\]~118'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~118 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 183.484 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~120 374 COMB LCCOMB_X23_Y13_N26 1 " "Info: 374: + IC(0.000 ns) + CELL(0.086 ns) = 183.484 ns; Loc. = LCCOMB_X23_Y13_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[27\]~120'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~120 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 183.990 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~121 375 COMB LCCOMB_X23_Y13_N28 28 " "Info: 375: + IC(0.000 ns) + CELL(0.506 ns) = 183.990 ns; Loc. = LCCOMB_X23_Y13_N28; Fanout = 28; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_27_result_int\[28\]~121'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~121 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 127 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.863 ns) + CELL(0.615 ns) 186.468 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[873\]~20091 376 COMB LCCOMB_X24_Y12_N14 3 " "Info: 376: + IC(1.863 ns) + CELL(0.615 ns) = 186.468 ns; Loc. = LCCOMB_X24_Y12_N14; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[873\]~20091'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~121 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[873]~20091 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.621 ns) 189.645 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~88 377 COMB LCCOMB_X25_Y14_N22 2 " "Info: 377: + IC(2.556 ns) + CELL(0.621 ns) = 189.645 ns; Loc. = LCCOMB_X25_Y14_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[10\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[873]~20091 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.731 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~90 378 COMB LCCOMB_X25_Y14_N24 2 " "Info: 378: + IC(0.000 ns) + CELL(0.086 ns) = 189.731 ns; Loc. = LCCOMB_X25_Y14_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[11\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~90 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.817 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~92 379 COMB LCCOMB_X25_Y14_N26 2 " "Info: 379: + IC(0.000 ns) + CELL(0.086 ns) = 189.817 ns; Loc. = LCCOMB_X25_Y14_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[12\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~92 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 189.903 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~94 380 COMB LCCOMB_X25_Y14_N28 2 " "Info: 380: + IC(0.000 ns) + CELL(0.086 ns) = 189.903 ns; Loc. = LCCOMB_X25_Y14_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[13\]~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~94 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 190.078 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~96 381 COMB LCCOMB_X25_Y14_N30 2 " "Info: 381: + IC(0.000 ns) + CELL(0.175 ns) = 190.078 ns; Loc. = LCCOMB_X25_Y14_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[14\]~96'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~96 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.164 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~98 382 COMB LCCOMB_X25_Y13_N0 2 " "Info: 382: + IC(0.000 ns) + CELL(0.086 ns) = 190.164 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[15\]~98'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~98 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.250 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~100 383 COMB LCCOMB_X25_Y13_N2 2 " "Info: 383: + IC(0.000 ns) + CELL(0.086 ns) = 190.250 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[16\]~100'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~100 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.336 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~102 384 COMB LCCOMB_X25_Y13_N4 2 " "Info: 384: + IC(0.000 ns) + CELL(0.086 ns) = 190.336 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[17\]~102'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~102 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.422 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~104 385 COMB LCCOMB_X25_Y13_N6 2 " "Info: 385: + IC(0.000 ns) + CELL(0.086 ns) = 190.422 ns; Loc. = LCCOMB_X25_Y13_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[18\]~104'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~104 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.508 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~106 386 COMB LCCOMB_X25_Y13_N8 2 " "Info: 386: + IC(0.000 ns) + CELL(0.086 ns) = 190.508 ns; Loc. = LCCOMB_X25_Y13_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[19\]~106'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~106 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.594 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~108 387 COMB LCCOMB_X25_Y13_N10 2 " "Info: 387: + IC(0.000 ns) + CELL(0.086 ns) = 190.594 ns; Loc. = LCCOMB_X25_Y13_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[20\]~108'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~108 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.680 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~110 388 COMB LCCOMB_X25_Y13_N12 2 " "Info: 388: + IC(0.000 ns) + CELL(0.086 ns) = 190.680 ns; Loc. = LCCOMB_X25_Y13_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[21\]~110'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~110 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 190.870 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~112 389 COMB LCCOMB_X25_Y13_N14 2 " "Info: 389: + IC(0.000 ns) + CELL(0.190 ns) = 190.870 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[22\]~112'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~112 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 190.956 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~114 390 COMB LCCOMB_X25_Y13_N16 2 " "Info: 390: + IC(0.000 ns) + CELL(0.086 ns) = 190.956 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[23\]~114'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~114 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.042 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~116 391 COMB LCCOMB_X25_Y13_N18 2 " "Info: 391: + IC(0.000 ns) + CELL(0.086 ns) = 191.042 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[24\]~116'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~116 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.128 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~118 392 COMB LCCOMB_X25_Y13_N20 2 " "Info: 392: + IC(0.000 ns) + CELL(0.086 ns) = 191.128 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[25\]~118'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~118 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.214 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~120 393 COMB LCCOMB_X25_Y13_N22 2 " "Info: 393: + IC(0.000 ns) + CELL(0.086 ns) = 191.214 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[26\]~120'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~120 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.300 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~122 394 COMB LCCOMB_X25_Y13_N24 2 " "Info: 394: + IC(0.000 ns) + CELL(0.086 ns) = 191.300 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[27\]~122'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~122 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 191.386 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~124 395 COMB LCCOMB_X25_Y13_N26 1 " "Info: 395: + IC(0.000 ns) + CELL(0.086 ns) = 191.386 ns; Loc. = LCCOMB_X25_Y13_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[28\]~124'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~122 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~124 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 191.892 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~125 396 COMB LCCOMB_X25_Y13_N28 29 " "Info: 396: + IC(0.000 ns) + CELL(0.506 ns) = 191.892 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 29; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_28_result_int\[29\]~125'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~124 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~125 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 132 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(0.206 ns) 193.695 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~20129 397 COMB LCCOMB_X25_Y18_N14 3 " "Info: 397: + IC(1.597 ns) + CELL(0.206 ns) = 193.695 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~20129'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~125 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[896]~20129 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.013 ns) + CELL(0.621 ns) 196.329 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[1\]~72 398 COMB LCCOMB_X25_Y12_N4 2 " "Info: 398: + IC(2.013 ns) + CELL(0.621 ns) = 196.329 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[1\]~72'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[896]~20129 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~72 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.415 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~74 399 COMB LCCOMB_X25_Y12_N6 2 " "Info: 399: + IC(0.000 ns) + CELL(0.086 ns) = 196.415 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[2\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.501 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~76 400 COMB LCCOMB_X25_Y12_N8 2 " "Info: 400: + IC(0.000 ns) + CELL(0.086 ns) = 196.501 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[3\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.587 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~78 401 COMB LCCOMB_X25_Y12_N10 2 " "Info: 401: + IC(0.000 ns) + CELL(0.086 ns) = 196.587 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[4\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.673 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~80 402 COMB LCCOMB_X25_Y12_N12 2 " "Info: 402: + IC(0.000 ns) + CELL(0.086 ns) = 196.673 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[5\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 196.863 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~82 403 COMB LCCOMB_X25_Y12_N14 2 " "Info: 403: + IC(0.000 ns) + CELL(0.190 ns) = 196.863 ns; Loc. = LCCOMB_X25_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[6\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 196.949 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~84 404 COMB LCCOMB_X25_Y12_N16 2 " "Info: 404: + IC(0.000 ns) + CELL(0.086 ns) = 196.949 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[7\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.035 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~86 405 COMB LCCOMB_X25_Y12_N18 2 " "Info: 405: + IC(0.000 ns) + CELL(0.086 ns) = 197.035 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[8\]~86'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~86 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.121 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~88 406 COMB LCCOMB_X25_Y12_N20 2 " "Info: 406: + IC(0.000 ns) + CELL(0.086 ns) = 197.121 ns; Loc. = LCCOMB_X25_Y12_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[9\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.207 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~90 407 COMB LCCOMB_X25_Y12_N22 2 " "Info: 407: + IC(0.000 ns) + CELL(0.086 ns) = 197.207 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[10\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~90 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.293 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~92 408 COMB LCCOMB_X25_Y12_N24 2 " "Info: 408: + IC(0.000 ns) + CELL(0.086 ns) = 197.293 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[11\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~92 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.379 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~94 409 COMB LCCOMB_X25_Y12_N26 2 " "Info: 409: + IC(0.000 ns) + CELL(0.086 ns) = 197.379 ns; Loc. = LCCOMB_X25_Y12_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[12\]~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~94 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.465 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~96 410 COMB LCCOMB_X25_Y12_N28 2 " "Info: 410: + IC(0.000 ns) + CELL(0.086 ns) = 197.465 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[13\]~96'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~96 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 197.640 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~98 411 COMB LCCOMB_X25_Y12_N30 2 " "Info: 411: + IC(0.000 ns) + CELL(0.175 ns) = 197.640 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[14\]~98'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~98 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.726 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~100 412 COMB LCCOMB_X25_Y11_N0 2 " "Info: 412: + IC(0.000 ns) + CELL(0.086 ns) = 197.726 ns; Loc. = LCCOMB_X25_Y11_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[15\]~100'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~100 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.812 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~102 413 COMB LCCOMB_X25_Y11_N2 2 " "Info: 413: + IC(0.000 ns) + CELL(0.086 ns) = 197.812 ns; Loc. = LCCOMB_X25_Y11_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[16\]~102'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~102 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.898 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~104 414 COMB LCCOMB_X25_Y11_N4 2 " "Info: 414: + IC(0.000 ns) + CELL(0.086 ns) = 197.898 ns; Loc. = LCCOMB_X25_Y11_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[17\]~104'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~104 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 197.984 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~106 415 COMB LCCOMB_X25_Y11_N6 2 " "Info: 415: + IC(0.000 ns) + CELL(0.086 ns) = 197.984 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[18\]~106'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~106 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 198.070 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~108 416 COMB LCCOMB_X25_Y11_N8 2 " "Info: 416: + IC(0.000 ns) + CELL(0.086 ns) = 198.070 ns; Loc. = LCCOMB_X25_Y11_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[19\]~108'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~108 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 198.156 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~110 417 COMB LCCOMB_X25_Y11_N10 2 " "Info: 417: + IC(0.000 ns) + CELL(0.086 ns) = 198.156 ns; Loc. = LCCOMB_X25_Y11_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[20\]~110'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~110 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 198.242 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~112 418 COMB LCCOMB_X25_Y11_N12 2 " "Info: 418: + IC(0.000 ns) + CELL(0.086 ns) = 198.242 ns; Loc. = LCCOMB_X25_Y11_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[21\]~112'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~112 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 198.432 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~114 419 COMB LCCOMB_X25_Y11_N14 2 " "Info: 419: + IC(0.000 ns) + CELL(0.190 ns) = 198.432 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[22\]~114'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~114 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 198.518 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~116 420 COMB LCCOMB_X25_Y11_N16 2 " "Info: 420: + IC(0.000 ns) + CELL(0.086 ns) = 198.518 ns; Loc. = LCCOMB_X25_Y11_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[23\]~116'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~116 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 198.604 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~118 421 COMB LCCOMB_X25_Y11_N18 2 " "Info: 421: + IC(0.000 ns) + CELL(0.086 ns) = 198.604 ns; Loc. = LCCOMB_X25_Y11_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[24\]~118'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~118 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 198.690 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~120 422 COMB LCCOMB_X25_Y11_N20 2 " "Info: 422: + IC(0.000 ns) + CELL(0.086 ns) = 198.690 ns; Loc. = LCCOMB_X25_Y11_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[25\]~120'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~120 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 198.776 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~122 423 COMB LCCOMB_X25_Y11_N22 2 " "Info: 423: + IC(0.000 ns) + CELL(0.086 ns) = 198.776 ns; Loc. = LCCOMB_X25_Y11_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[26\]~122'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~122 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 198.862 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~124 424 COMB LCCOMB_X25_Y11_N24 2 " "Info: 424: + IC(0.000 ns) + CELL(0.086 ns) = 198.862 ns; Loc. = LCCOMB_X25_Y11_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[27\]~124'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~122 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~124 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 198.948 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~126 425 COMB LCCOMB_X25_Y11_N26 2 " "Info: 425: + IC(0.000 ns) + CELL(0.086 ns) = 198.948 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[28\]~126'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~124 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~126 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 199.034 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~128 426 COMB LCCOMB_X25_Y11_N28 1 " "Info: 426: + IC(0.000 ns) + CELL(0.086 ns) = 199.034 ns; Loc. = LCCOMB_X25_Y11_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[29\]~128'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~126 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~128 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 199.540 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~129 427 COMB LCCOMB_X25_Y11_N30 30 " "Info: 427: + IC(0.000 ns) + CELL(0.506 ns) = 199.540 ns; Loc. = LCCOMB_X25_Y11_N30; Fanout = 30; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_29_result_int\[30\]~129'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~128 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~129 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 137 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(0.624 ns) 202.227 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[928\]~20159 428 COMB LCCOMB_X22_Y18_N22 3 " "Info: 428: + IC(2.063 ns) + CELL(0.624 ns) = 202.227 ns; Loc. = LCCOMB_X22_Y18_N22; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[928\]~20159'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~129 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[928]~20159 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.279 ns) + CELL(0.621 ns) 205.127 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[1\]~74 429 COMB LCCOMB_X23_Y12_N2 2 " "Info: 429: + IC(2.279 ns) + CELL(0.621 ns) = 205.127 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[1\]~74'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[928]~20159 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~74 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 205.213 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[2\]~76 430 COMB LCCOMB_X23_Y12_N4 2 " "Info: 430: + IC(0.000 ns) + CELL(0.086 ns) = 205.213 ns; Loc. = LCCOMB_X23_Y12_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[2\]~76'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~76 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 205.299 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~78 431 COMB LCCOMB_X23_Y12_N6 2 " "Info: 431: + IC(0.000 ns) + CELL(0.086 ns) = 205.299 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[3\]~78'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~78 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 205.385 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~80 432 COMB LCCOMB_X23_Y12_N8 2 " "Info: 432: + IC(0.000 ns) + CELL(0.086 ns) = 205.385 ns; Loc. = LCCOMB_X23_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[4\]~80'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~80 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 205.471 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~82 433 COMB LCCOMB_X23_Y12_N10 2 " "Info: 433: + IC(0.000 ns) + CELL(0.086 ns) = 205.471 ns; Loc. = LCCOMB_X23_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[5\]~82'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~82 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 205.557 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~84 434 COMB LCCOMB_X23_Y12_N12 2 " "Info: 434: + IC(0.000 ns) + CELL(0.086 ns) = 205.557 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[6\]~84'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~84 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 205.747 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~86 435 COMB LCCOMB_X23_Y12_N14 2 " "Info: 435: + IC(0.000 ns) + CELL(0.190 ns) = 205.747 ns; Loc. = LCCOMB_X23_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[7\]~86'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~86 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 205.833 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~88 436 COMB LCCOMB_X23_Y12_N16 2 " "Info: 436: + IC(0.000 ns) + CELL(0.086 ns) = 205.833 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[8\]~88'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~88 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 205.919 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~90 437 COMB LCCOMB_X23_Y12_N18 2 " "Info: 437: + IC(0.000 ns) + CELL(0.086 ns) = 205.919 ns; Loc. = LCCOMB_X23_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[9\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~90 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 206.005 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~92 438 COMB LCCOMB_X23_Y12_N20 2 " "Info: 438: + IC(0.000 ns) + CELL(0.086 ns) = 206.005 ns; Loc. = LCCOMB_X23_Y12_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[10\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~92 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 206.091 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~94 439 COMB LCCOMB_X23_Y12_N22 2 " "Info: 439: + IC(0.000 ns) + CELL(0.086 ns) = 206.091 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[11\]~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~94 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 206.177 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~96 440 COMB LCCOMB_X23_Y12_N24 2 " "Info: 440: + IC(0.000 ns) + CELL(0.086 ns) = 206.177 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[12\]~96'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~96 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 206.263 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~98 441 COMB LCCOMB_X23_Y12_N26 2 " "Info: 441: + IC(0.000 ns) + CELL(0.086 ns) = 206.263 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[13\]~98'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~98 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 206.349 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~100 442 COMB LCCOMB_X23_Y12_N28 2 " "Info: 442: + IC(0.000 ns) + CELL(0.086 ns) = 206.349 ns; Loc. = LCCOMB_X23_Y12_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[14\]~100'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~100 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 206.524 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~102 443 COMB LCCOMB_X23_Y12_N30 2 " "Info: 443: + IC(0.000 ns) + CELL(0.175 ns) = 206.524 ns; Loc. = LCCOMB_X23_Y12_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[15\]~102'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~102 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 206.610 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~104 444 COMB LCCOMB_X23_Y11_N0 2 " "Info: 444: + IC(0.000 ns) + CELL(0.086 ns) = 206.610 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[16\]~104'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~104 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 206.696 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~106 445 COMB LCCOMB_X23_Y11_N2 2 " "Info: 445: + IC(0.000 ns) + CELL(0.086 ns) = 206.696 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[17\]~106'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~106 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 206.782 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~108 446 COMB LCCOMB_X23_Y11_N4 2 " "Info: 446: + IC(0.000 ns) + CELL(0.086 ns) = 206.782 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[18\]~108'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~108 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 206.868 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~110 447 COMB LCCOMB_X23_Y11_N6 2 " "Info: 447: + IC(0.000 ns) + CELL(0.086 ns) = 206.868 ns; Loc. = LCCOMB_X23_Y11_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[19\]~110'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~110 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 206.954 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~112 448 COMB LCCOMB_X23_Y11_N8 2 " "Info: 448: + IC(0.000 ns) + CELL(0.086 ns) = 206.954 ns; Loc. = LCCOMB_X23_Y11_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[20\]~112'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~112 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 207.040 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~114 449 COMB LCCOMB_X23_Y11_N10 2 " "Info: 449: + IC(0.000 ns) + CELL(0.086 ns) = 207.040 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[21\]~114'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~114 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 207.126 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~116 450 COMB LCCOMB_X23_Y11_N12 2 " "Info: 450: + IC(0.000 ns) + CELL(0.086 ns) = 207.126 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[22\]~116'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~116 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 207.316 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~118 451 COMB LCCOMB_X23_Y11_N14 2 " "Info: 451: + IC(0.000 ns) + CELL(0.190 ns) = 207.316 ns; Loc. = LCCOMB_X23_Y11_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[23\]~118'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~118 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 207.402 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~120 452 COMB LCCOMB_X23_Y11_N16 2 " "Info: 452: + IC(0.000 ns) + CELL(0.086 ns) = 207.402 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[24\]~120'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~120 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 207.488 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~122 453 COMB LCCOMB_X23_Y11_N18 2 " "Info: 453: + IC(0.000 ns) + CELL(0.086 ns) = 207.488 ns; Loc. = LCCOMB_X23_Y11_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[25\]~122'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~122 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 207.574 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~124 454 COMB LCCOMB_X23_Y11_N20 2 " "Info: 454: + IC(0.000 ns) + CELL(0.086 ns) = 207.574 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[26\]~124'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~122 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~124 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 207.660 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~126 455 COMB LCCOMB_X23_Y11_N22 2 " "Info: 455: + IC(0.000 ns) + CELL(0.086 ns) = 207.660 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[27\]~126'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~124 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~126 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 207.746 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~128 456 COMB LCCOMB_X23_Y11_N24 2 " "Info: 456: + IC(0.000 ns) + CELL(0.086 ns) = 207.746 ns; Loc. = LCCOMB_X23_Y11_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[28\]~128'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~126 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~128 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 207.832 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~130 457 COMB LCCOMB_X23_Y11_N26 2 " "Info: 457: + IC(0.000 ns) + CELL(0.086 ns) = 207.832 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[29\]~130'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~128 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~130 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 207.918 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~132 458 COMB LCCOMB_X23_Y11_N28 1 " "Info: 458: + IC(0.000 ns) + CELL(0.086 ns) = 207.918 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[30\]~132'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~130 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~132 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 208.424 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~133 459 COMB LCCOMB_X23_Y11_N30 31 " "Info: 459: + IC(0.000 ns) + CELL(0.506 ns) = 208.424 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 31; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_30_result_int\[31\]~133'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~132 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~133 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 147 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.206 ns) 210.576 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[960\]~20190 460 COMB LCCOMB_X25_Y17_N8 3 " "Info: 460: + IC(1.946 ns) + CELL(0.206 ns) = 210.576 ns; Loc. = LCCOMB_X25_Y17_N8; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[960\]~20190'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~133 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[960]~20190 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.596 ns) 212.715 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[1\]~69 461 COMB LCCOMB_X28_Y13_N18 2 " "Info: 461: + IC(1.543 ns) + CELL(0.596 ns) = 212.715 ns; Loc. = LCCOMB_X28_Y13_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[1\]~69'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[960]~20190 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[1]~69 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 212.801 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[2\]~71 462 COMB LCCOMB_X28_Y13_N20 2 " "Info: 462: + IC(0.000 ns) + CELL(0.086 ns) = 212.801 ns; Loc. = LCCOMB_X28_Y13_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[2\]~71'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[1]~69 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[2]~71 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 212.887 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[3\]~73 463 COMB LCCOMB_X28_Y13_N22 2 " "Info: 463: + IC(0.000 ns) + CELL(0.086 ns) = 212.887 ns; Loc. = LCCOMB_X28_Y13_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[3\]~73'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[2]~71 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[3]~73 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 212.973 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[4\]~75 464 COMB LCCOMB_X28_Y13_N24 2 " "Info: 464: + IC(0.000 ns) + CELL(0.086 ns) = 212.973 ns; Loc. = LCCOMB_X28_Y13_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[4\]~75'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[3]~73 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[4]~75 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 213.059 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[5\]~77 465 COMB LCCOMB_X28_Y13_N26 2 " "Info: 465: + IC(0.000 ns) + CELL(0.086 ns) = 213.059 ns; Loc. = LCCOMB_X28_Y13_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[5\]~77'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[4]~75 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~77 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 213.145 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[6\]~79 466 COMB LCCOMB_X28_Y13_N28 2 " "Info: 466: + IC(0.000 ns) + CELL(0.086 ns) = 213.145 ns; Loc. = LCCOMB_X28_Y13_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[6\]~79'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~77 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~79 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 213.320 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[7\]~81 467 COMB LCCOMB_X28_Y13_N30 2 " "Info: 467: + IC(0.000 ns) + CELL(0.175 ns) = 213.320 ns; Loc. = LCCOMB_X28_Y13_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[7\]~81'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~79 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~81 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 213.406 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~83 468 COMB LCCOMB_X28_Y12_N0 2 " "Info: 468: + IC(0.000 ns) + CELL(0.086 ns) = 213.406 ns; Loc. = LCCOMB_X28_Y12_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[8\]~83'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~81 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~83 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 213.492 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~85 469 COMB LCCOMB_X28_Y12_N2 2 " "Info: 469: + IC(0.000 ns) + CELL(0.086 ns) = 213.492 ns; Loc. = LCCOMB_X28_Y12_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[9\]~85'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~83 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~85 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 213.578 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~87 470 COMB LCCOMB_X28_Y12_N4 2 " "Info: 470: + IC(0.000 ns) + CELL(0.086 ns) = 213.578 ns; Loc. = LCCOMB_X28_Y12_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[10\]~87'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~85 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~87 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 213.664 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~89 471 COMB LCCOMB_X28_Y12_N6 2 " "Info: 471: + IC(0.000 ns) + CELL(0.086 ns) = 213.664 ns; Loc. = LCCOMB_X28_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[11\]~89'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~87 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~89 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 213.750 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~91 472 COMB LCCOMB_X28_Y12_N8 2 " "Info: 472: + IC(0.000 ns) + CELL(0.086 ns) = 213.750 ns; Loc. = LCCOMB_X28_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[12\]~91'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~89 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~91 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 213.836 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~93 473 COMB LCCOMB_X28_Y12_N10 2 " "Info: 473: + IC(0.000 ns) + CELL(0.086 ns) = 213.836 ns; Loc. = LCCOMB_X28_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[13\]~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~91 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~93 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 213.922 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~95 474 COMB LCCOMB_X28_Y12_N12 2 " "Info: 474: + IC(0.000 ns) + CELL(0.086 ns) = 213.922 ns; Loc. = LCCOMB_X28_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[14\]~95'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~93 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~95 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 214.112 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~97 475 COMB LCCOMB_X28_Y12_N14 2 " "Info: 475: + IC(0.000 ns) + CELL(0.190 ns) = 214.112 ns; Loc. = LCCOMB_X28_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[15\]~97'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~95 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~97 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 214.198 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~99 476 COMB LCCOMB_X28_Y12_N16 2 " "Info: 476: + IC(0.000 ns) + CELL(0.086 ns) = 214.198 ns; Loc. = LCCOMB_X28_Y12_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[16\]~99'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~97 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~99 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 214.284 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~101 477 COMB LCCOMB_X28_Y12_N18 2 " "Info: 477: + IC(0.000 ns) + CELL(0.086 ns) = 214.284 ns; Loc. = LCCOMB_X28_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[17\]~101'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~99 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~101 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 214.370 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~103 478 COMB LCCOMB_X28_Y12_N20 2 " "Info: 478: + IC(0.000 ns) + CELL(0.086 ns) = 214.370 ns; Loc. = LCCOMB_X28_Y12_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[18\]~103'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~101 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~103 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 214.456 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~105 479 COMB LCCOMB_X28_Y12_N22 2 " "Info: 479: + IC(0.000 ns) + CELL(0.086 ns) = 214.456 ns; Loc. = LCCOMB_X28_Y12_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[19\]~105'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~103 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~105 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 214.542 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~107 480 COMB LCCOMB_X28_Y12_N24 2 " "Info: 480: + IC(0.000 ns) + CELL(0.086 ns) = 214.542 ns; Loc. = LCCOMB_X28_Y12_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[20\]~107'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~105 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~107 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 214.628 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~109 481 COMB LCCOMB_X28_Y12_N26 2 " "Info: 481: + IC(0.000 ns) + CELL(0.086 ns) = 214.628 ns; Loc. = LCCOMB_X28_Y12_N26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[21\]~109'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~107 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~109 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 214.714 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~111 482 COMB LCCOMB_X28_Y12_N28 2 " "Info: 482: + IC(0.000 ns) + CELL(0.086 ns) = 214.714 ns; Loc. = LCCOMB_X28_Y12_N28; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[22\]~111'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~109 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~111 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 214.889 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~113 483 COMB LCCOMB_X28_Y12_N30 2 " "Info: 483: + IC(0.000 ns) + CELL(0.175 ns) = 214.889 ns; Loc. = LCCOMB_X28_Y12_N30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[23\]~113'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~111 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~113 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 214.975 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~115 484 COMB LCCOMB_X28_Y11_N0 2 " "Info: 484: + IC(0.000 ns) + CELL(0.086 ns) = 214.975 ns; Loc. = LCCOMB_X28_Y11_N0; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[24\]~115'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~113 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~115 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 215.061 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~117 485 COMB LCCOMB_X28_Y11_N2 2 " "Info: 485: + IC(0.000 ns) + CELL(0.086 ns) = 215.061 ns; Loc. = LCCOMB_X28_Y11_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[25\]~117'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~115 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~117 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 215.147 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~119 486 COMB LCCOMB_X28_Y11_N4 2 " "Info: 486: + IC(0.000 ns) + CELL(0.086 ns) = 215.147 ns; Loc. = LCCOMB_X28_Y11_N4; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[26\]~119'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~117 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~119 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 215.233 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~121 487 COMB LCCOMB_X28_Y11_N6 2 " "Info: 487: + IC(0.000 ns) + CELL(0.086 ns) = 215.233 ns; Loc. = LCCOMB_X28_Y11_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[27\]~121'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~119 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~121 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 215.319 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~123 488 COMB LCCOMB_X28_Y11_N8 2 " "Info: 488: + IC(0.000 ns) + CELL(0.086 ns) = 215.319 ns; Loc. = LCCOMB_X28_Y11_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[28\]~123'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~121 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~123 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 215.405 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~125 489 COMB LCCOMB_X28_Y11_N10 2 " "Info: 489: + IC(0.000 ns) + CELL(0.086 ns) = 215.405 ns; Loc. = LCCOMB_X28_Y11_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[29\]~125'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~123 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~125 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 215.491 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~127 490 COMB LCCOMB_X28_Y11_N12 2 " "Info: 490: + IC(0.000 ns) + CELL(0.086 ns) = 215.491 ns; Loc. = LCCOMB_X28_Y11_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[30\]~127'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~125 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~127 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 215.681 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~129 491 COMB LCCOMB_X28_Y11_N14 1 " "Info: 491: + IC(0.000 ns) + CELL(0.190 ns) = 215.681 ns; Loc. = LCCOMB_X28_Y11_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[31\]~129'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~127 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~129 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 216.187 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~130 492 COMB LCCOMB_X28_Y11_N16 32 " "Info: 492: + IC(0.000 ns) + CELL(0.506 ns) = 216.187 ns; Loc. = LCCOMB_X28_Y11_N16; Fanout = 32; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|add_sub_31_result_int\[32\]~130'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~129 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~130 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 152 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.778 ns) + CELL(0.370 ns) 219.335 ns lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[1020\]~20219 493 COMB LCCOMB_X24_Y11_N22 1 " "Info: 493: + IC(2.778 ns) + CELL(0.370 ns) = 219.335 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_28m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_k5f:divider\|StageOut\[1020\]~20219'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~130 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[1020]~20219 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf" 199 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.284 ns) + CELL(0.460 ns) 222.079 ns result\[60\] 494 REG LCFF_X28_Y14_N23 1 " "Info: 494: + IC(2.284 ns) + CELL(0.460 ns) = 222.079 ns; Loc. = LCFF_X28_Y14_N23; Fanout = 1; REG Node = 'result\[60\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[1020]~20219 result[60] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "92.345 ns ( 41.58 % ) " "Info: Total cell delay = 92.345 ns ( 41.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "129.734 ns ( 58.42 % ) " "Info: Total interconnect delay = 129.734 ns ( 58.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "222.079 ns" { db[29] lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[891]~1377 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[792]~1378 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[693]~1379 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[594]~446 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[495]~1380 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[396]~1381 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[297]~1382 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[198]~830 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[0]~1384 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[0]~18235 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[33]~1385 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[32]~19697 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~18 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~20 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~21 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[64]~19700 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~20 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~22 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~24 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~25 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[96]~19704 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~22 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~24 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~26 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~28 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~29 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[132]~19705 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~32 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~33 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[160]~19715 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~26 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~28 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~30 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~31 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[196]~19718 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~36 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~38 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~41 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[230]~19724 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~45 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[260]~19735 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~49 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[290]~19747 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~38 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~53 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[324]~19756 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~57 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[352]~19772 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~38 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~61 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[396]~19773 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~65 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[417]~19798 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~69 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[450]~19812 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~73 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[480]~19830 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[1]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[2]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[3]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[4]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~77 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[513]~19846 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[2]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[3]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~81 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[548]~19861 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~85 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[576]~19884 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[1]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[2]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[3]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[4]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[5]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[6]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~89 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[616]~19896 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~93 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[641]~19924 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[2]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[3]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[4]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[5]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~97 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[673]~19946 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[2]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~101 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[706]~19968 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~105 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[738]~19992 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~109 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[768]~20019 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[1]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~113 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[800]~20045 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~117 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[837]~20067 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~121 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[873]~20091 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~122 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~124 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~125 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[896]~20129 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~122 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~124 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~126 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~128 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~129 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[928]~20159 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~122 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~124 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~126 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~128 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~130 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~132 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~133 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[960]~20190 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[1]~69 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[2]~71 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[3]~73 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[4]~75 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~77 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~79 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~81 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~83 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~85 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~87 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~89 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~91 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~93 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~95 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~97 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~99 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~101 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~103 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~105 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~107 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~109 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~111 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~113 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~115 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~117 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~119 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~121 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~123 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~125 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~127 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~129 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~130 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[1020]~20219 result[60] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "222.079 ns" { db[29] {} db[29]~combout {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[891]~1377 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[792]~1378 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[693]~1379 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[594]~446 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[495]~1380 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[396]~1381 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[297]~1382 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[198]~830 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[0]~1384 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[0]~18235 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[33]~1385 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[32]~19697 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~18 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~20 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~21 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[64]~19700 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~20 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~22 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~24 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~25 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[96]~19704 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~22 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~24 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~26 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~28 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~29 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[132]~19705 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~32 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~33 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[160]~19715 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~26 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~28 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~30 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~31 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[196]~19718 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~36 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~38 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~40 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~41 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[230]~19724 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~42 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~45 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[260]~19735 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~40 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~42 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~49 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[290]~19747 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~38 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~40 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~42 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~53 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[324]~19756 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~57 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[352]~19772 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~38 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~40 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~42 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~61 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[396]~19773 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~65 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[417]~19798 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~69 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[450]~19812 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~73 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[480]~19830 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[1]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[2]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[3]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[4]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~77 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[513]~19846 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[2]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[3]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~81 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[548]~19861 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~85 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[576]~19884 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[1]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[2]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[3]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[4]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[5]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[6]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~89 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[616]~19896 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~93 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[641]~19924 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[2]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[3]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[4]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[5]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~97 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[673]~19946 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[2]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~101 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[706]~19968 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~105 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[738]~19992 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~109 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[768]~20019 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[1]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~113 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[800]~20045 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~114 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~116 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~117 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[837]~20067 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~114 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~116 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~118 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~120 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~121 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[873]~20091 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~114 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~116 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~118 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~120 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~122 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~124 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~125 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[896]~20129 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~114 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~116 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~118 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~120 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~122 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~124 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~126 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~128 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~129 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[928]~20159 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~114 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~116 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~118 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~120 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~122 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~124 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~126 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~128 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~130 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~132 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~133 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[960]~20190 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[1]~69 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[2]~71 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[3]~73 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[4]~75 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~77 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~79 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~81 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~83 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~85 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~87 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~89 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~91 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~93 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~95 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~97 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~99 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~101 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~103 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~105 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~107 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~109 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~111 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~113 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~115 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~117 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~119 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~121 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~123 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~125 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~127 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~129 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~130 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[1020]~20219 {} result[60] {} } { 0.000ns 0.000ns 7.154ns 1.488ns 1.930ns 2.324ns 2.425ns 2.330ns 2.047ns 3.136ns 1.983ns 2.165ns 1.836ns 1.505ns 1.496ns 0.000ns 0.000ns 0.380ns 0.696ns 0.000ns 0.000ns 0.000ns 0.400ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 1.445ns 1.108ns 0.000ns 1.088ns 1.167ns 0.000ns 0.000ns 0.000ns 2.211ns 1.108ns 0.000ns 0.000ns 0.000ns 1.107ns 2.748ns 0.000ns 0.000ns 1.642ns 2.032ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.080ns 1.068ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.149ns 1.832ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.922ns 2.646ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.865ns 1.792ns 0.000ns 0.766ns 2.046ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.529ns 1.152ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.470ns 1.539ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.160ns 1.999ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.403ns 1.940ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.619ns 1.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.462ns 3.014ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.167ns 1.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.285ns 1.026ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.868ns 0.689ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.314ns 2.192ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.467ns 1.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.591ns 1.457ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.523ns 1.521ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.863ns 2.556ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.597ns 2.013ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.063ns 2.279ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.946ns 1.543ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.778ns 2.284ns } { 0.000ns 0.915ns 0.529ns 0.615ns 0.206ns 0.206ns 0.370ns 0.206ns 0.647ns 0.206ns 0.202ns 0.370ns 0.651ns 0.650ns 0.621ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.589ns 0.621ns 0.506ns 0.624ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.506ns 0.624ns 0.621ns 0.086ns 0.506ns 0.650ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.624ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.506ns 0.615ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.370ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.624ns 0.596ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.650ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.615ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.615ns 0.621ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.263 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.970 ns) 2.583 ns finish 2 REG LCFF_X1_Y18_N21 36 " "Info: 2: + IC(0.523 ns) + CELL(0.970 ns) = 2.583 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 36; REG Node = 'finish'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk finish } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.000 ns) 3.396 ns finish~clkctrl 3 COMB CLKCTRL_G2 64 " "Info: 3: + IC(0.813 ns) + CELL(0.000 ns) = 3.396 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'finish~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { finish finish~clkctrl } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.666 ns) 5.263 ns result\[60\] 4 REG LCFF_X28_Y14_N23 1 " "Info: 4: + IC(1.201 ns) + CELL(0.666 ns) = 5.263 ns; Loc. = LCFF_X28_Y14_N23; Fanout = 1; REG Node = 'result\[60\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { finish~clkctrl result[60] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 51.80 % ) " "Info: Total cell delay = 2.726 ns ( 51.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.537 ns ( 48.20 % ) " "Info: Total interconnect delay = 2.537 ns ( 48.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { clk finish finish~clkctrl result[60] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.263 ns" { clk {} clk~combout {} finish {} finish~clkctrl {} result[60] {} } { 0.000ns 0.000ns 0.523ns 0.813ns 1.201ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "222.079 ns" { db[29] lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[891]~1377 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[792]~1378 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[693]~1379 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[594]~446 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[495]~1380 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[396]~1381 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[297]~1382 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[198]~830 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[0]~1384 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[0]~18235 lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[33]~1385 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[32]~19697 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~18 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~20 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~21 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[64]~19700 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~20 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~22 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~24 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~25 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[96]~19704 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~22 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~24 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~26 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~28 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~29 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[132]~19705 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~32 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~33 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[160]~19715 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~26 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~28 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~30 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~31 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[196]~19718 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~36 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~38 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~41 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[230]~19724 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~45 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[260]~19735 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~49 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[290]~19747 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~38 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~53 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[324]~19756 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~57 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[352]~19772 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~38 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~40 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~42 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~61 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[396]~19773 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~65 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[417]~19798 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~44 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~69 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[450]~19812 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~73 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[480]~19830 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[1]~46 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[2]~48 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[3]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[4]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~77 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[513]~19846 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[2]~50 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[3]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~81 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[548]~19861 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~85 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[576]~19884 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[1]~52 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[2]~54 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[3]~56 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[4]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[5]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[6]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~89 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[616]~19896 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~93 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[641]~19924 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[2]~58 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[3]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[4]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[5]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~97 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[673]~19946 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[2]~60 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~62 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~101 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[706]~19968 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~105 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[738]~19992 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~109 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[768]~20019 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[1]~64 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~113 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[800]~20045 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~66 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~68 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~70 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~117 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[837]~20067 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~121 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[873]~20091 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~122 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~124 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~125 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[896]~20129 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~72 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~122 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~124 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~126 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~128 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~129 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[928]~20159 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~74 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~76 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~78 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~80 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~82 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~84 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~86 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~88 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~90 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~92 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~94 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~96 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~98 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~100 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~102 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~104 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~106 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~108 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~110 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~112 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~114 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~116 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~118 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~120 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~122 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~124 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~126 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~128 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~130 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~132 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~133 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[960]~20190 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[1]~69 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[2]~71 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[3]~73 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[4]~75 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~77 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~79 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~81 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~83 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~85 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~87 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~89 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~91 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~93 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~95 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~97 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~99 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~101 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~103 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~105 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~107 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~109 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~111 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~113 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~115 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~117 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~119 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~121 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~123 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~125 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~127 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~129 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~130 lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[1020]~20219 result[60] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "222.079 ns" { db[29] {} db[29]~combout {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[891]~1377 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[792]~1378 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[693]~1379 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[594]~446 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[495]~1380 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[396]~1381 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[297]~1382 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|sel[198]~830 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[0]~1384 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[0]~18235 {} lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|selnose[33]~1385 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[32]~19697 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[1]~18 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[2]~20 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_2_result_int[3]~21 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[64]~19700 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[1]~20 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[2]~22 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[3]~24 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_3_result_int[4]~25 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[96]~19704 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[1]~22 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[2]~24 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[3]~26 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[4]~28 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_4_result_int[5]~29 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[132]~19705 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[5]~32 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_5_result_int[6]~33 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[160]~19715 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[1]~26 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[2]~28 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[3]~30 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_6_result_int[4]~31 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[196]~19718 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[5]~36 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[6]~38 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[7]~40 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_7_result_int[8]~41 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[230]~19724 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[7]~42 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[8]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_8_result_int[9]~45 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[260]~19735 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[5]~40 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[6]~42 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[7]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[8]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[9]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_9_result_int[10]~49 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[290]~19747 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[3]~38 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[4]~40 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[5]~42 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[6]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[7]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[8]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[9]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[10]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_10_result_int[11]~53 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[324]~19756 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[5]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[6]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[7]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[8]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[9]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[10]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[11]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_11_result_int[12]~57 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[352]~19772 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[1]~38 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[2]~40 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[3]~42 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[4]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[5]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[6]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[7]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[8]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[9]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[10]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[11]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[12]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_12_result_int[13]~61 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[396]~19773 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[13]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_13_result_int[14]~65 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[417]~19798 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[2]~44 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[3]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[4]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[5]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[6]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[7]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[8]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[9]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[10]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[11]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[12]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[13]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[14]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_14_result_int[15]~69 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[450]~19812 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[3]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[4]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[5]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[6]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[7]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[8]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[9]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[10]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[11]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[12]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[13]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[14]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[15]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_15_result_int[16]~73 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[480]~19830 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[1]~46 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[2]~48 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[3]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[4]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[5]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[6]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[7]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[8]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[9]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[10]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[11]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[12]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[13]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[14]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[15]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[16]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~77 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[513]~19846 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[2]~50 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[3]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[4]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[5]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[6]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[7]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[8]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[9]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[10]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[11]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[12]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[13]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[14]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[15]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[16]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[17]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~81 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[548]~19861 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[5]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[6]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[7]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[8]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[9]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[10]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[11]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[12]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[13]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[14]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[15]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[16]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[17]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[19]~85 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[576]~19884 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[1]~52 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[2]~54 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[3]~56 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[4]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[5]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[6]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[7]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[8]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[9]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[10]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[11]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[12]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[13]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[14]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[15]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[16]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[17]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[19]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[20]~89 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[616]~19896 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[9]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[10]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[11]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[12]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[13]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[14]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[15]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[16]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[17]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[18]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[19]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[20]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_20_result_int[21]~93 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[641]~19924 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[2]~58 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[3]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[4]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[5]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[6]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[7]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[8]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[9]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[10]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[11]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[12]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[13]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[14]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[15]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[16]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[17]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[18]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[19]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[20]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[21]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_21_result_int[22]~97 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[673]~19946 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[2]~60 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[3]~62 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[4]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[5]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[6]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[7]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[8]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[9]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[10]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[11]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[12]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[13]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[14]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[15]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[16]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[17]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[18]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[19]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[20]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[21]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[22]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_22_result_int[23]~101 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[706]~19968 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[3]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[4]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[5]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[6]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[7]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[8]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[9]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[10]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[11]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[12]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[13]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[14]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[15]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[16]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[17]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[18]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[19]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[20]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[21]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[22]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[23]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_23_result_int[24]~105 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[738]~19992 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[3]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[4]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[5]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[6]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[7]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[8]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[9]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[10]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[11]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[12]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[13]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[14]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[15]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[16]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[17]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[18]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[19]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[20]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[21]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[22]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[23]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[24]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_24_result_int[25]~109 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[768]~20019 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[1]~64 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[2]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[3]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[4]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[5]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[6]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[7]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[8]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[9]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[10]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[11]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[12]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[13]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[14]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[15]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[16]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[17]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[18]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[19]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[20]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[21]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[22]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[23]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[24]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[25]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_25_result_int[26]~113 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[800]~20045 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[1]~66 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[2]~68 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[3]~70 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[4]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[5]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[6]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[7]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[8]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[9]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[10]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[11]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[12]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[13]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[14]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[15]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[16]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[17]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[18]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[19]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[20]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[21]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[22]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[23]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[24]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[25]~114 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[26]~116 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_26_result_int[27]~117 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[837]~20067 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[6]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[7]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[8]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[9]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[10]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[11]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[12]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[13]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[14]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[15]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[16]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[17]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[18]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[19]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[20]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[21]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[22]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[23]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[24]~114 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[25]~116 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[26]~118 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[27]~120 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_27_result_int[28]~121 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[873]~20091 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[10]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[11]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[12]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[13]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[14]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[15]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[16]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[17]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[18]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[19]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[20]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[21]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[22]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[23]~114 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[24]~116 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[25]~118 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[26]~120 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[27]~122 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[28]~124 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_28_result_int[29]~125 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[896]~20129 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[1]~72 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[2]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[3]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[4]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[5]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[6]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[7]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[8]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[9]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[10]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[11]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[12]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[13]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[14]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[15]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[16]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[17]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[18]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[19]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[20]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[21]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[22]~114 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[23]~116 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[24]~118 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[25]~120 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[26]~122 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[27]~124 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[28]~126 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[29]~128 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_29_result_int[30]~129 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[928]~20159 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[1]~74 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[2]~76 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[3]~78 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[4]~80 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[5]~82 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[6]~84 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[7]~86 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[8]~88 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[9]~90 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[10]~92 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[11]~94 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[12]~96 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[13]~98 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[14]~100 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[15]~102 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[16]~104 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[17]~106 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[18]~108 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[19]~110 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[20]~112 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[21]~114 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[22]~116 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[23]~118 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[24]~120 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[25]~122 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[26]~124 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[27]~126 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[28]~128 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[29]~130 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[30]~132 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_30_result_int[31]~133 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[960]~20190 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[1]~69 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[2]~71 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[3]~73 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[4]~75 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[5]~77 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[6]~79 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[7]~81 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[8]~83 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[9]~85 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[10]~87 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[11]~89 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[12]~91 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[13]~93 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[14]~95 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[15]~97 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[16]~99 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[17]~101 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[18]~103 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[19]~105 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[20]~107 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[21]~109 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[22]~111 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[23]~113 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[24]~115 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[25]~117 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[26]~119 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[27]~121 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[28]~123 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[29]~125 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[30]~127 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[31]~129 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_31_result_int[32]~130 {} lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|StageOut[1020]~20219 {} result[60] {} } { 0.000ns 0.000ns 7.154ns 1.488ns 1.930ns 2.324ns 2.425ns 2.330ns 2.047ns 3.136ns 1.983ns 2.165ns 1.836ns 1.505ns 1.496ns 0.000ns 0.000ns 0.380ns 0.696ns 0.000ns 0.000ns 0.000ns 0.400ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 1.445ns 1.108ns 0.000ns 1.088ns 1.167ns 0.000ns 0.000ns 0.000ns 2.211ns 1.108ns 0.000ns 0.000ns 0.000ns 1.107ns 2.748ns 0.000ns 0.000ns 1.642ns 2.032ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.080ns 1.068ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.149ns 1.832ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.922ns 2.646ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.865ns 1.792ns 0.000ns 0.766ns 2.046ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.529ns 1.152ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.470ns 1.539ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.160ns 1.999ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.403ns 1.940ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.619ns 1.874ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.462ns 3.014ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.167ns 1.828ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.285ns 1.026ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.868ns 0.689ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.314ns 2.192ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.467ns 1.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.591ns 1.457ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.523ns 1.521ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.863ns 2.556ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.597ns 2.013ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.063ns 2.279ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.946ns 1.543ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.778ns 2.284ns } { 0.000ns 0.915ns 0.529ns 0.615ns 0.206ns 0.206ns 0.370ns 0.206ns 0.647ns 0.206ns 0.202ns 0.370ns 0.651ns 0.650ns 0.621ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.506ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.589ns 0.621ns 0.506ns 0.624ns 0.621ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.506ns 0.624ns 0.621ns 0.086ns 0.506ns 0.650ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.624ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.366ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.506ns 0.615ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.589ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.370ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.624ns 0.596ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.650ns 0.706ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.615ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.621ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.370ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.615ns 0.621ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.624ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.460ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { clk finish finish~clkctrl result[60] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.263 ns" { clk {} clk~combout {} finish {} finish~clkctrl {} result[60] {} } { 0.000ns 0.000ns 0.523ns 0.813ns 1.201ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dc\[3\] finish 12.791 ns register " "Info: tco from clock \"clk\" to destination pin \"dc\[3\]\" through register \"finish\" is 12.791 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.279 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.666 ns) 2.279 ns finish 2 REG LCFF_X1_Y18_N21 36 " "Info: 2: + IC(0.523 ns) + CELL(0.666 ns) = 2.279 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 36; REG Node = 'finish'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.189 ns" { clk finish } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 77.05 % ) " "Info: Total cell delay = 1.756 ns ( 77.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.523 ns ( 22.95 % ) " "Info: Total interconnect delay = 0.523 ns ( 22.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { clk finish } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { clk {} clk~combout {} finish {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.090ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.208 ns + Longest register pin " "Info: + Longest register to pin delay is 10.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns finish 1 REG LCFF_X1_Y18_N21 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 36; REG Node = 'finish'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { finish } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.370 ns) 3.003 ns dc~1859 2 COMB LCCOMB_X27_Y15_N2 1 " "Info: 2: + IC(2.633 ns) + CELL(0.370 ns) = 3.003 ns; Loc. = LCCOMB_X27_Y15_N2; Fanout = 1; COMB Node = 'dc~1859'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { finish dc~1859 } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.159 ns) + CELL(3.046 ns) 10.208 ns dc\[3\] 3 PIN PIN_M16 0 " "Info: 3: + IC(4.159 ns) + CELL(3.046 ns) = 10.208 ns; Loc. = PIN_M16; Fanout = 0; PIN Node = 'dc\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.205 ns" { dc~1859 dc[3] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.416 ns ( 33.46 % ) " "Info: Total cell delay = 3.416 ns ( 33.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.792 ns ( 66.54 % ) " "Info: Total interconnect delay = 6.792 ns ( 66.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.208 ns" { finish dc~1859 dc[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.208 ns" { finish {} dc~1859 {} dc[3] {} } { 0.000ns 2.633ns 4.159ns } { 0.000ns 0.370ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { clk finish } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { clk {} clk~combout {} finish {} } { 0.000ns 0.000ns 0.523ns } { 0.000ns 1.090ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.208 ns" { finish dc~1859 dc[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.208 ns" { finish {} dc~1859 {} dc[3] {} } { 0.000ns 2.633ns 4.159ns } { 0.000ns 0.370ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "selhl dc\[28\] 16.398 ns Longest " "Info: Longest tpd from source pin \"selhl\" to destination pin \"dc\[28\]\" is 16.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns selhl 1 PIN PIN_AB11 34 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AB11; Fanout = 34; PIN Node = 'selhl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { selhl } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.635 ns) + CELL(0.615 ns) 9.174 ns dc~1884 2 COMB LCCOMB_X27_Y14_N20 1 " "Info: 2: + IC(7.635 ns) + CELL(0.615 ns) = 9.174 ns; Loc. = LCCOMB_X27_Y14_N20; Fanout = 1; COMB Node = 'dc~1884'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.250 ns" { selhl dc~1884 } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.018 ns) + CELL(3.206 ns) 16.398 ns dc\[28\] 3 PIN PIN_W8 0 " "Info: 3: + IC(4.018 ns) + CELL(3.206 ns) = 16.398 ns; Loc. = PIN_W8; Fanout = 0; PIN Node = 'dc\[28\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.224 ns" { dc~1884 dc[28] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.745 ns ( 28.94 % ) " "Info: Total cell delay = 4.745 ns ( 28.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.653 ns ( 71.06 % ) " "Info: Total interconnect delay = 11.653 ns ( 71.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.398 ns" { selhl dc~1884 dc[28] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.398 ns" { selhl {} selhl~combout {} dc~1884 {} dc[28] {} } { 0.000ns 0.000ns 7.635ns 4.018ns } { 0.000ns 0.924ns 0.615ns 3.206ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "result\[1\] db\[31\] clk 0.837 ns register " "Info: th for register \"result\[1\]\" (data pin = \"db\[31\]\", clock pin = \"clk\") is 0.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.263 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.263 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.970 ns) 2.583 ns finish 2 REG LCFF_X1_Y18_N21 36 " "Info: 2: + IC(0.523 ns) + CELL(0.970 ns) = 2.583 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 36; REG Node = 'finish'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clk finish } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.000 ns) 3.396 ns finish~clkctrl 3 COMB CLKCTRL_G2 64 " "Info: 3: + IC(0.813 ns) + CELL(0.000 ns) = 3.396 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'finish~clkctrl'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { finish finish~clkctrl } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.666 ns) 5.263 ns result\[1\] 4 REG LCFF_X25_Y15_N23 1 " "Info: 4: + IC(1.201 ns) + CELL(0.666 ns) = 5.263 ns; Loc. = LCFF_X25_Y15_N23; Fanout = 1; REG Node = 'result\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { finish~clkctrl result[1] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 51.80 % ) " "Info: Total cell delay = 2.726 ns ( 51.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.537 ns ( 48.20 % ) " "Info: Total interconnect delay = 2.537 ns ( 48.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { clk finish finish~clkctrl result[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.263 ns" { clk {} clk~combout {} finish {} finish~clkctrl {} result[1] {} } { 0.000ns 0.000ns 0.523ns 0.813ns 1.201ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.732 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns db\[31\] 1 PIN PIN_U11 105 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_U11; Fanout = 105; PIN Node = 'db\[31\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { db[31] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.920 ns) + CELL(0.624 ns) 4.624 ns result~996 2 COMB LCCOMB_X25_Y15_N22 1 " "Info: 2: + IC(2.920 ns) + CELL(0.624 ns) = 4.624 ns; Loc. = LCCOMB_X25_Y15_N22; Fanout = 1; COMB Node = 'result~996'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.544 ns" { db[31] result~996 } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.732 ns result\[1\] 3 REG LCFF_X25_Y15_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 4.732 ns; Loc. = LCFF_X25_Y15_N23; Fanout = 1; REG Node = 'result\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { result~996 result[1] } "NODE_NAME" } } { "DIV.v" "" { Text "D:/编程/verilog HDL/cpu/DIV/DIV.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.812 ns ( 38.29 % ) " "Info: Total cell delay = 1.812 ns ( 38.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.920 ns ( 61.71 % ) " "Info: Total interconnect delay = 2.920 ns ( 61.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.732 ns" { db[31] result~996 result[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.732 ns" { db[31] {} db[31]~combout {} result~996 {} result[1] {} } { 0.000ns 0.000ns 2.920ns 0.000ns } { 0.000ns 1.080ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { clk finish finish~clkctrl result[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.263 ns" { clk {} clk~combout {} finish {} finish~clkctrl {} result[1] {} } { 0.000ns 0.000ns 0.523ns 0.813ns 1.201ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.732 ns" { db[31] result~996 result[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.732 ns" { db[31] {} db[31]~combout {} result~996 {} result[1] {} } { 0.000ns 0.000ns 2.920ns 0.000ns } { 0.000ns 1.080ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Allocated 164 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 22:41:15 2010 " "Info: Processing ended: Tue Jul 13 22:41:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
