0.6
2019.2
Nov  6 2019
21:57:16
E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v,1670612280,verilog,,,,TB_com_arr_mult,,,,,,,,
E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_mult.v,1670595156,verilog,,,,TB_com_mult,,,,,,,,
E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v,1669688686,verilog,,E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/nbit_ripple_add.v,,half_add,,,,,,,,
E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v,1669690814,verilog,,E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v,,full_add,,,,,,,,
E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/nbit_ripple_add.v,1670194224,verilog,,E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_mult.v,,nbit_ripple_add,,,,,,,,
E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v,1670470352,verilog,,E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v,,array_block,,,,,,,,
E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v,1670614234,verilog,,E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v,,array_com_mult,,,,,,,,
E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v,1670595730,verilog,,E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v,,array_row,,,,,,,,
E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/com_mult.v,1670595190,verilog,,E:/ENEE245 Verilog code/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v,,com_mult,,,,,,,,
