module module_0 (
    output [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    output logic id_4,
    input [id_1 : id_3] id_5,
    output logic id_6,
    inout id_7
);
  assign id_4 = id_4;
  id_8 id_9 (
      .id_4(id_7[id_3]),
      .id_6(id_5)
  );
  logic id_10 (
      id_4,
      id_2,
      1
  );
endmodule
