/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:29 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_HEVD_OL_CTL_1_H__
#define BCHP_HEVD_OL_CTL_1_H__

/***************************************************************************
 *HEVD_OL_CTL_1
 ***************************************************************************/
#define BCHP_HEVD_OL_CTL_1_CPU_ID                0x00d14004 /* [RO][32] CPU ID Regsiter */
#define BCHP_HEVD_OL_CTL_1_ENDIAN                0x00d14008 /* [RO][32] Stream Endian Control Register */
#define BCHP_HEVD_OL_CTL_1_BVN_INT               0x00d1400c /* [RO][32] BVN Interrupt Register */
#define BCHP_HEVD_OL_CTL_1_OL_CLK_GATE           0x00d14010 /* [CFG][32] Clock Gate Register */
#define BCHP_HEVD_OL_CTL_1_TIMER_REG             0x00d14014 /* [RW][32] Timer */
#define BCHP_HEVD_OL_CTL_1_SOFTSHUTDOWN_CTRL     0x00d14018 /* [CFG][32] Soft Shutdown */
#define BCHP_HEVD_OL_CTL_1_SHIM_DEBUG_CTL        0x00d1401c /* [CFG][32] Shim Debug Control */
#define BCHP_HEVD_OL_CTL_1_SHIM_DEBUG_READ       0x00d14020 /* [RO][32] Shim Debug Read */
#define BCHP_HEVD_OL_CTL_1_RM2_ARB_TIMEOUT       0x00d14024 /* [CFG][32] RM2 ARBITER TIMEOUT Register */
#define BCHP_HEVD_OL_CTL_1_RM2_ARB_TIMEOUT_SEEN  0x00d14028 /* [RW][32] RM2 Timeout detected */
#define BCHP_HEVD_OL_CTL_1_FIRMWARE_DEBUG        0x00d14030 /* [RW][32] Spare register bits for firmware debug state tracing */
#define BCHP_HEVD_OL_CTL_1_OTP_CTL_REG           0x00d14034 /* [RO][32] OTP Control Bits */
#define BCHP_HEVD_OL_CTL_1_SHIM_ERROR_REG        0x00d14038 /* [RO][32] SCB Shim error register */
#define BCHP_HEVD_OL_CTL_1_SOFTSHUTDOWN_STATUS   0x00d1403c /* [RO][32] Soft Shutdown Status */
#define BCHP_HEVD_OL_CTL_1_CLIENT_INIT_CONFIG    0x00d14040 /* [CFG][32] Client Init Config */
#define BCHP_HEVD_OL_CTL_1_HVD_REG_BASE          0x00d14060 /* [RO][64] Global I/O Base for HVD registers */
#define BCHP_HEVD_OL_CTL_1_MSAT_BASE             0x00d14068 /* [RO][64] Global I/O Base for MSAT registers */
#define BCHP_HEVD_OL_CTL_1_PMU_BASE              0x00d14070 /* [RO][64] Global I/O Base for PMU registers */

/***************************************************************************
 *STC_REG%i - Serial Time Stamp PTS
 ***************************************************************************/
#define BCHP_HEVD_OL_CTL_1_STC_REGi_ARRAY_BASE                     0x00d14100
#define BCHP_HEVD_OL_CTL_1_STC_REGi_ARRAY_START                    0
#define BCHP_HEVD_OL_CTL_1_STC_REGi_ARRAY_END                      15
#define BCHP_HEVD_OL_CTL_1_STC_REGi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *STC_REG%i - Serial Time Stamp PTS
 ***************************************************************************/
/* HEVD_OL_CTL_1 :: STC_REGi :: STC [31:00] */
#define BCHP_HEVD_OL_CTL_1_STC_REGi_STC_MASK                       0xffffffff
#define BCHP_HEVD_OL_CTL_1_STC_REGi_STC_SHIFT                      0


/***************************************************************************
 *ENTRY%i - Shared scratch RAM
 ***************************************************************************/
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ARRAY_BASE                       0x00d15000
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ARRAY_START                      0
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ARRAY_END                        255
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ARRAY_ELEMENT_SIZE               32

/***************************************************************************
 *ENTRY%i - Shared scratch RAM
 ***************************************************************************/
/* HEVD_OL_CTL_1 :: ENTRYi :: ENTRY [31:00] */
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ENTRY_MASK                       0xffffffff
#define BCHP_HEVD_OL_CTL_1_ENTRYi_ENTRY_SHIFT                      0


#endif /* #ifndef BCHP_HEVD_OL_CTL_1_H__ */

/* End of File */
